<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>38985</Best-caseLatency>
            <Average-caseLatency>38985</Average-caseLatency>
            <Worst-caseLatency>38985</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.390 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.390 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.390 ms</Worst-caseRealTimeLatency>
            <Interval-min>38986</Interval-min>
            <Interval-max>38986</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_36_2>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>30720</Latency>
                <AbsoluteTimeLatency>307200</AbsoluteTimeLatency>
                <IterationLatency>120</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_36_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:36</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_36_2>
                    <Name>VITIS_LOOP_36_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:36</SourceLocation>
                </VITIS_LOOP_36_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>32</BRAM_18K>
            <DSP>9</DSP>
            <FF>62671</FF>
            <LUT>53877</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_874</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_43_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>874</ID>
                    <BindInstances>icmp_ln43_fu_1061_p2 add_ln43_fu_1067_p2 add_ln45_fu_1077_p2 add_ln47_fu_1558_p2 add_ln47_1_fu_1564_p2 xor_ln47_fu_1586_p2 and_ln47_fu_1592_p2 xor_ln47_1_fu_1598_p2 select_ln47_fu_1604_p3 select_ln47_1_fu_1612_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_946</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_67_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>946</ID>
                    <BindInstances>icmp_ln67_fu_1557_p2 add_ln67_fu_1563_p2 sparsemux_129_6_24_1_1_U265 mul_40s_42ns_81_1_1_U264 sub_ln69_fu_2003_p2 select_ln69_1_fu_2027_p3 sub_ln69_1_fu_2038_p2 select_ln69_2_fu_2044_p3 or_ln69_fu_2082_p2 xor_ln69_fu_2088_p2 and_ln69_fu_2094_p2 and_ln69_2_fu_2100_p2 xor_ln69_1_fu_2106_p2 and_ln69_1_fu_2112_p2 select_ln69_fu_2118_p3 or_ln69_1_fu_2126_p2 scale_64_fu_2132_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1078</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_54_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1078</ID>
                    <BindInstances>sparsemux_9_6_24_1_1_U68 sdiv_40ns_24s_40_44_1_U69 icmp_ln60_fu_2861_p2 icmp_ln60_1_fu_2867_p2 or_ln60_fu_2873_p2 xor_ln60_fu_2879_p2 and_ln60_fu_2885_p2 xor_ln60_1_fu_2891_p2 or_ln60_1_fu_2897_p2 and_ln60_1_fu_2903_p2 select_ln60_fu_2909_p3 or_ln60_2_fu_2917_p2 t_1_fu_2923_p3 sparsemux_9_6_24_1_1_U100 col_sum_64_fu_2963_p2 add_ln62_1_fu_2969_p2 icmp_ln62_fu_2975_p2 xor_ln62_fu_3006_p2 and_ln62_fu_3012_p2 xor_ln62_1_fu_3018_p2 and_ln62_1_fu_3024_p2 xor_ln62_2_fu_3030_p2 sparsemux_9_6_24_1_1_U70 sdiv_40ns_24s_40_44_1_U71 icmp_ln60_2_fu_3075_p2 icmp_ln60_3_fu_3081_p2 or_ln60_3_fu_3087_p2 xor_ln60_2_fu_3093_p2 and_ln60_2_fu_3099_p2 xor_ln60_3_fu_3105_p2 or_ln60_4_fu_3111_p2 and_ln60_3_fu_3117_p2 select_ln60_2_fu_3123_p3 or_ln60_5_fu_3131_p2 t_3_fu_3137_p3 sparsemux_9_6_24_1_1_U101 col_sum_65_fu_3177_p2 add_ln62_2_fu_3183_p2 icmp_ln62_2_fu_3189_p2 xor_ln62_3_fu_3220_p2 and_ln62_2_fu_3226_p2 xor_ln62_4_fu_3232_p2 and_ln62_3_fu_3238_p2 xor_ln62_5_fu_3244_p2 sparsemux_9_6_24_1_1_U72 sdiv_40ns_24s_40_44_1_U73 icmp_ln60_4_fu_3289_p2 icmp_ln60_5_fu_3295_p2 or_ln60_6_fu_3301_p2 xor_ln60_4_fu_3307_p2 and_ln60_4_fu_3313_p2 xor_ln60_5_fu_3319_p2 or_ln60_7_fu_3325_p2 and_ln60_5_fu_3331_p2 select_ln60_4_fu_3337_p3 or_ln60_8_fu_3345_p2 t_5_fu_3351_p3 sparsemux_9_6_24_1_1_U102 col_sum_66_fu_3391_p2 add_ln62_3_fu_3397_p2 icmp_ln62_3_fu_3403_p2 xor_ln62_6_fu_3434_p2 and_ln62_4_fu_3440_p2 xor_ln62_7_fu_3446_p2 and_ln62_5_fu_3452_p2 xor_ln62_8_fu_3458_p2 sparsemux_9_6_24_1_1_U74 sdiv_40ns_24s_40_44_1_U75 icmp_ln60_6_fu_3503_p2 icmp_ln60_7_fu_3509_p2 or_ln60_9_fu_3515_p2 xor_ln60_6_fu_3521_p2 and_ln60_6_fu_3527_p2 xor_ln60_7_fu_3533_p2 or_ln60_10_fu_3539_p2 and_ln60_7_fu_3545_p2 select_ln60_6_fu_3551_p3 or_ln60_11_fu_3559_p2 t_7_fu_3565_p3 sparsemux_9_6_24_1_1_U103 col_sum_67_fu_3605_p2 add_ln62_4_fu_3611_p2 icmp_ln62_4_fu_3617_p2 xor_ln62_9_fu_3648_p2 and_ln62_6_fu_3654_p2 xor_ln62_10_fu_3660_p2 and_ln62_7_fu_3666_p2 xor_ln62_11_fu_3672_p2 sparsemux_9_6_24_1_1_U76 sdiv_40ns_24s_40_44_1_U77 icmp_ln60_8_fu_3717_p2 icmp_ln60_9_fu_3723_p2 or_ln60_12_fu_3729_p2 xor_ln60_8_fu_3735_p2 and_ln60_8_fu_3741_p2 xor_ln60_9_fu_3747_p2 or_ln60_13_fu_3753_p2 and_ln60_9_fu_3759_p2 select_ln60_8_fu_3765_p3 or_ln60_14_fu_3773_p2 t_9_fu_3779_p3 sparsemux_9_6_24_1_1_U104 col_sum_68_fu_3819_p2 add_ln62_5_fu_3825_p2 icmp_ln62_5_fu_3831_p2 xor_ln62_12_fu_3862_p2 and_ln62_8_fu_3868_p2 xor_ln62_13_fu_3874_p2 and_ln62_9_fu_3880_p2 xor_ln62_14_fu_3886_p2 sparsemux_9_6_24_1_1_U78 sdiv_40ns_24s_40_44_1_U79 icmp_ln60_10_fu_3931_p2 icmp_ln60_11_fu_3937_p2 or_ln60_15_fu_3943_p2 xor_ln60_10_fu_3949_p2 and_ln60_10_fu_3955_p2 xor_ln60_11_fu_3961_p2 or_ln60_16_fu_3967_p2 and_ln60_11_fu_3973_p2 select_ln60_10_fu_3979_p3 or_ln60_17_fu_3987_p2 t_11_fu_3993_p3 sparsemux_9_6_24_1_1_U105 col_sum_69_fu_4033_p2 add_ln62_6_fu_4039_p2 icmp_ln62_6_fu_4045_p2 xor_ln62_15_fu_4076_p2 and_ln62_10_fu_4082_p2 xor_ln62_16_fu_4088_p2 and_ln62_11_fu_4094_p2 xor_ln62_17_fu_4100_p2 sparsemux_9_6_24_1_1_U80 sdiv_40ns_24s_40_44_1_U81 icmp_ln60_12_fu_4145_p2 icmp_ln60_13_fu_4151_p2 or_ln60_18_fu_4157_p2 xor_ln60_12_fu_4163_p2 and_ln60_12_fu_4169_p2 xor_ln60_13_fu_4175_p2 or_ln60_19_fu_4181_p2 and_ln60_13_fu_4187_p2 select_ln60_12_fu_4193_p3 or_ln60_20_fu_4201_p2 t_13_fu_4207_p3 sparsemux_9_6_24_1_1_U106 col_sum_70_fu_4247_p2 add_ln62_7_fu_4253_p2 icmp_ln62_7_fu_4259_p2 xor_ln62_18_fu_4290_p2 and_ln62_12_fu_4296_p2 xor_ln62_19_fu_4302_p2 and_ln62_13_fu_4308_p2 xor_ln62_20_fu_4314_p2 sparsemux_9_6_24_1_1_U82 sdiv_40ns_24s_40_44_1_U83 icmp_ln60_14_fu_4359_p2 icmp_ln60_15_fu_4365_p2 or_ln60_21_fu_4371_p2 xor_ln60_14_fu_4377_p2 and_ln60_14_fu_4383_p2 xor_ln60_15_fu_4389_p2 or_ln60_22_fu_4395_p2 and_ln60_15_fu_4401_p2 select_ln60_14_fu_4407_p3 or_ln60_23_fu_4415_p2 t_15_fu_4421_p3 sparsemux_9_6_24_1_1_U107 col_sum_71_fu_4461_p2 add_ln62_8_fu_4467_p2 icmp_ln62_8_fu_4473_p2 xor_ln62_21_fu_4504_p2 and_ln62_14_fu_4510_p2 xor_ln62_22_fu_4516_p2 and_ln62_15_fu_4522_p2 xor_ln62_23_fu_4528_p2 sparsemux_9_6_24_1_1_U84 sdiv_40ns_24s_40_44_1_U85 icmp_ln60_16_fu_4573_p2 icmp_ln60_17_fu_4579_p2 or_ln60_24_fu_4585_p2 xor_ln60_16_fu_4591_p2 and_ln60_16_fu_4597_p2 xor_ln60_17_fu_4603_p2 or_ln60_25_fu_4609_p2 and_ln60_17_fu_4615_p2 select_ln60_16_fu_4621_p3 or_ln60_26_fu_4629_p2 t_17_fu_4635_p3 sparsemux_9_6_24_1_1_U108 col_sum_72_fu_4675_p2 add_ln62_9_fu_4681_p2 icmp_ln62_9_fu_4687_p2 xor_ln62_24_fu_4718_p2 and_ln62_16_fu_4724_p2 xor_ln62_25_fu_4730_p2 and_ln62_17_fu_4736_p2 xor_ln62_26_fu_4742_p2 sparsemux_9_6_24_1_1_U86 sdiv_40ns_24s_40_44_1_U87 icmp_ln60_18_fu_4787_p2 icmp_ln60_19_fu_4793_p2 or_ln60_27_fu_4799_p2 xor_ln60_18_fu_4805_p2 and_ln60_18_fu_4811_p2 xor_ln60_19_fu_4817_p2 or_ln60_28_fu_4823_p2 and_ln60_19_fu_4829_p2 select_ln60_18_fu_4835_p3 or_ln60_29_fu_4843_p2 t_19_fu_4849_p3 sparsemux_9_6_24_1_1_U109 col_sum_73_fu_4889_p2 add_ln62_10_fu_4895_p2 icmp_ln62_10_fu_4901_p2 xor_ln62_27_fu_4932_p2 and_ln62_18_fu_4938_p2 xor_ln62_28_fu_4944_p2 and_ln62_19_fu_4950_p2 xor_ln62_29_fu_4956_p2 sparsemux_9_6_24_1_1_U88 sdiv_40ns_24s_40_44_1_U89 icmp_ln60_20_fu_5001_p2 icmp_ln60_21_fu_5007_p2 or_ln60_30_fu_5013_p2 xor_ln60_20_fu_5019_p2 and_ln60_20_fu_5025_p2 xor_ln60_21_fu_5031_p2 or_ln60_31_fu_5037_p2 and_ln60_21_fu_5043_p2 select_ln60_20_fu_5049_p3 or_ln60_32_fu_5057_p2 t_21_fu_5063_p3 sparsemux_9_6_24_1_1_U110 col_sum_74_fu_5103_p2 add_ln62_11_fu_5109_p2 icmp_ln62_11_fu_5115_p2 xor_ln62_30_fu_5146_p2 and_ln62_20_fu_5152_p2 xor_ln62_31_fu_5158_p2 and_ln62_21_fu_5164_p2 xor_ln62_32_fu_5170_p2 sparsemux_9_6_24_1_1_U90 sdiv_40ns_24s_40_44_1_U91 icmp_ln60_22_fu_5215_p2 icmp_ln60_23_fu_5221_p2 or_ln60_33_fu_5227_p2 xor_ln60_22_fu_5233_p2 and_ln60_22_fu_5239_p2 xor_ln60_23_fu_5245_p2 or_ln60_34_fu_5251_p2 and_ln60_23_fu_5257_p2 select_ln60_22_fu_5263_p3 or_ln60_35_fu_5271_p2 t_23_fu_5277_p3 sparsemux_9_6_24_1_1_U111 col_sum_75_fu_5317_p2 add_ln62_12_fu_5323_p2 icmp_ln62_12_fu_5329_p2 xor_ln62_33_fu_5360_p2 and_ln62_22_fu_5366_p2 xor_ln62_34_fu_5372_p2 and_ln62_23_fu_5378_p2 xor_ln62_35_fu_5384_p2 sparsemux_9_6_24_1_1_U92 sdiv_40ns_24s_40_44_1_U93 icmp_ln60_24_fu_5429_p2 icmp_ln60_25_fu_5435_p2 or_ln60_36_fu_5441_p2 xor_ln60_24_fu_5447_p2 and_ln60_24_fu_5453_p2 xor_ln60_25_fu_5459_p2 or_ln60_37_fu_5465_p2 and_ln60_25_fu_5471_p2 select_ln60_24_fu_5477_p3 or_ln60_38_fu_5485_p2 t_25_fu_5491_p3 sparsemux_9_6_24_1_1_U112 col_sum_76_fu_5531_p2 add_ln62_13_fu_5537_p2 icmp_ln62_13_fu_5543_p2 xor_ln62_36_fu_5574_p2 and_ln62_24_fu_5580_p2 xor_ln62_37_fu_5586_p2 and_ln62_25_fu_5592_p2 xor_ln62_38_fu_5598_p2 sparsemux_9_6_24_1_1_U94 sdiv_40ns_24s_40_44_1_U95 icmp_ln60_26_fu_5643_p2 icmp_ln60_27_fu_5649_p2 or_ln60_39_fu_5655_p2 xor_ln60_26_fu_5661_p2 and_ln60_26_fu_5667_p2 xor_ln60_27_fu_5673_p2 or_ln60_40_fu_5679_p2 and_ln60_27_fu_5685_p2 select_ln60_26_fu_5691_p3 or_ln60_41_fu_5699_p2 t_27_fu_5705_p3 sparsemux_9_6_24_1_1_U113 col_sum_77_fu_5745_p2 add_ln62_14_fu_5751_p2 icmp_ln62_14_fu_5757_p2 xor_ln62_39_fu_5788_p2 and_ln62_26_fu_5794_p2 xor_ln62_40_fu_5800_p2 and_ln62_27_fu_5806_p2 xor_ln62_41_fu_5812_p2 sparsemux_9_6_24_1_1_U96 sdiv_40ns_24s_40_44_1_U97 icmp_ln60_28_fu_5857_p2 icmp_ln60_29_fu_5863_p2 or_ln60_42_fu_5869_p2 xor_ln60_28_fu_5875_p2 and_ln60_28_fu_5881_p2 xor_ln60_29_fu_5887_p2 or_ln60_43_fu_5893_p2 and_ln60_29_fu_5899_p2 select_ln60_28_fu_5905_p3 or_ln60_44_fu_5913_p2 t_29_fu_5919_p3 sparsemux_9_6_24_1_1_U114 col_sum_78_fu_5959_p2 add_ln62_15_fu_5965_p2 icmp_ln62_15_fu_5971_p2 xor_ln62_42_fu_6002_p2 and_ln62_28_fu_6008_p2 xor_ln62_43_fu_6014_p2 and_ln62_29_fu_6020_p2 xor_ln62_44_fu_6026_p2 sparsemux_9_6_24_1_1_U98 sdiv_40ns_24s_40_44_1_U99 icmp_ln60_30_fu_6071_p2 icmp_ln60_31_fu_6077_p2 or_ln60_45_fu_6083_p2 xor_ln60_30_fu_6089_p2 and_ln60_30_fu_6095_p2 xor_ln60_31_fu_6101_p2 or_ln60_46_fu_6107_p2 and_ln60_31_fu_6113_p2 select_ln60_30_fu_6119_p3 or_ln60_47_fu_6127_p2 t_31_fu_6133_p3 sparsemux_9_6_24_1_1_U115 col_sum_79_fu_6173_p2 add_ln62_16_fu_6179_p2 icmp_ln62_16_fu_6185_p2 xor_ln62_45_fu_6216_p2 and_ln62_30_fu_6222_p2 xor_ln62_46_fu_6228_p2 and_ln62_31_fu_6234_p2 xor_ln62_47_fu_6240_p2 add_ln54_fu_2794_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1244</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1244</ID>
                    <BindInstances>icmp_ln73_fu_1197_p2 add_ln73_1_fu_1203_p2 add_ln73_fu_1219_p2 select_ln74_fu_1233_p3 select_ln73_fu_1241_p3 sparsemux_9_6_24_1_1_U398 mul_24s_24s_48_1_1_U396 add_ln77_fu_1758_p2 xor_ln77_fu_1772_p2 and_ln77_fu_1778_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_fu_1792_p3 xor_ln77_1_fu_1800_p2 and_ln77_1_fu_1806_p2 select_ln77_1_fu_1812_p3 and_ln77_2_fu_1820_p2 xor_ln77_2_fu_1826_p2 or_ln77_fu_1832_p2 xor_ln77_3_fu_1838_p2 and_ln77_3_fu_1844_p2 and_ln77_4_fu_1850_p2 or_ln77_32_fu_1856_p2 xor_ln77_4_fu_1862_p2 and_ln77_5_fu_1868_p2 select_ln77_2_fu_1874_p3 or_ln77_1_fu_1882_p2 select_ln77_3_fu_1888_p3 sparsemux_9_6_24_1_1_U399 mul_24s_24s_48_1_1_U397 add_ln77_1_fu_1917_p2 xor_ln77_5_fu_1931_p2 and_ln77_6_fu_1937_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_4_fu_1951_p3 xor_ln77_6_fu_1959_p2 and_ln77_7_fu_1965_p2 select_ln77_5_fu_1971_p3 and_ln77_8_fu_1979_p2 xor_ln77_7_fu_1985_p2 or_ln77_2_fu_1991_p2 xor_ln77_8_fu_1997_p2 and_ln77_9_fu_2003_p2 and_ln77_10_fu_2009_p2 or_ln77_33_fu_2015_p2 xor_ln77_9_fu_2021_p2 and_ln77_11_fu_2027_p2 select_ln77_6_fu_2033_p3 or_ln77_3_fu_2041_p2 select_ln77_7_fu_2047_p3 sparsemux_9_6_24_1_1_U400 mul_24s_24s_48_1_1_U396 add_ln77_2_fu_2102_p2 xor_ln77_10_fu_2116_p2 and_ln77_12_fu_2122_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_8_fu_2136_p3 xor_ln77_11_fu_2144_p2 and_ln77_13_fu_2150_p2 select_ln77_9_fu_2156_p3 and_ln77_14_fu_2164_p2 xor_ln77_12_fu_2170_p2 or_ln77_4_fu_2176_p2 xor_ln77_13_fu_2182_p2 and_ln77_15_fu_2188_p2 and_ln77_16_fu_2194_p2 or_ln77_34_fu_2200_p2 xor_ln77_14_fu_2206_p2 and_ln77_17_fu_2212_p2 select_ln77_10_fu_2218_p3 or_ln77_5_fu_2226_p2 select_ln77_11_fu_2232_p3 sparsemux_9_6_24_1_1_U401 mul_24s_24s_48_1_1_U397 add_ln77_3_fu_2260_p2 xor_ln77_15_fu_2274_p2 and_ln77_18_fu_2280_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_12_fu_2294_p3 xor_ln77_16_fu_2302_p2 and_ln77_19_fu_2308_p2 select_ln77_13_fu_2314_p3 and_ln77_20_fu_2322_p2 xor_ln77_17_fu_2328_p2 or_ln77_6_fu_2334_p2 xor_ln77_18_fu_2340_p2 and_ln77_21_fu_2346_p2 and_ln77_22_fu_2352_p2 or_ln77_35_fu_2358_p2 xor_ln77_19_fu_2364_p2 and_ln77_23_fu_2370_p2 select_ln77_14_fu_2376_p3 or_ln77_7_fu_2384_p2 select_ln77_15_fu_2390_p3 sparsemux_9_6_24_1_1_U402 mul_24s_24s_48_1_1_U396 add_ln77_4_fu_2472_p2 xor_ln77_20_fu_2486_p2 and_ln77_24_fu_2492_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_16_fu_2506_p3 xor_ln77_21_fu_2514_p2 and_ln77_25_fu_2520_p2 select_ln77_17_fu_2526_p3 and_ln77_26_fu_2534_p2 xor_ln77_22_fu_2540_p2 or_ln77_8_fu_2546_p2 xor_ln77_23_fu_2552_p2 and_ln77_27_fu_2558_p2 and_ln77_28_fu_2564_p2 or_ln77_36_fu_2570_p2 xor_ln77_24_fu_2576_p2 and_ln77_29_fu_2582_p2 select_ln77_18_fu_2588_p3 or_ln77_9_fu_2596_p2 select_ln77_19_fu_2602_p3 sparsemux_9_6_24_1_1_U403 mul_24s_24s_48_1_1_U397 add_ln77_5_fu_2630_p2 xor_ln77_25_fu_2644_p2 and_ln77_30_fu_2650_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_20_fu_2664_p3 xor_ln77_26_fu_2672_p2 and_ln77_31_fu_2678_p2 select_ln77_21_fu_2684_p3 and_ln77_32_fu_2692_p2 xor_ln77_27_fu_2698_p2 or_ln77_10_fu_2704_p2 xor_ln77_28_fu_2710_p2 and_ln77_33_fu_2716_p2 and_ln77_34_fu_2722_p2 or_ln77_37_fu_2728_p2 xor_ln77_29_fu_2734_p2 and_ln77_35_fu_2740_p2 select_ln77_22_fu_2746_p3 or_ln77_11_fu_2754_p2 select_ln77_23_fu_2760_p3 sparsemux_9_6_24_1_1_U404 mul_24s_24s_48_1_1_U396 add_ln77_6_fu_2818_p2 xor_ln77_30_fu_2832_p2 and_ln77_36_fu_2838_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_24_fu_2852_p3 xor_ln77_31_fu_2860_p2 and_ln77_37_fu_2866_p2 select_ln77_25_fu_2872_p3 and_ln77_38_fu_2880_p2 xor_ln77_32_fu_2886_p2 or_ln77_12_fu_2892_p2 xor_ln77_33_fu_2898_p2 and_ln77_39_fu_2904_p2 and_ln77_40_fu_2910_p2 or_ln77_38_fu_2916_p2 xor_ln77_34_fu_2922_p2 and_ln77_41_fu_2928_p2 select_ln77_26_fu_2934_p3 or_ln77_13_fu_2942_p2 select_ln77_27_fu_2948_p3 sparsemux_9_6_24_1_1_U405 mul_24s_24s_48_1_1_U397 add_ln77_7_fu_2976_p2 xor_ln77_35_fu_2990_p2 and_ln77_42_fu_2996_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_28_fu_3010_p3 xor_ln77_36_fu_3018_p2 and_ln77_43_fu_3024_p2 select_ln77_29_fu_3030_p3 and_ln77_44_fu_3038_p2 xor_ln77_37_fu_3044_p2 or_ln77_14_fu_3050_p2 xor_ln77_38_fu_3056_p2 and_ln77_45_fu_3062_p2 and_ln77_46_fu_3068_p2 or_ln77_39_fu_3074_p2 xor_ln77_39_fu_3080_p2 and_ln77_47_fu_3086_p2 select_ln77_30_fu_3092_p3 or_ln77_15_fu_3100_p2 select_ln77_31_fu_3106_p3 sparsemux_9_6_24_1_1_U406 mul_24s_24s_48_1_1_U396 add_ln77_8_fu_3161_p2 xor_ln77_40_fu_3175_p2 and_ln77_48_fu_3181_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_32_fu_3195_p3 xor_ln77_41_fu_3203_p2 and_ln77_49_fu_3209_p2 select_ln77_33_fu_3215_p3 and_ln77_50_fu_3223_p2 xor_ln77_42_fu_3229_p2 or_ln77_16_fu_3235_p2 xor_ln77_43_fu_3241_p2 and_ln77_51_fu_3247_p2 and_ln77_52_fu_3253_p2 or_ln77_40_fu_3259_p2 xor_ln77_44_fu_3265_p2 and_ln77_53_fu_3271_p2 select_ln77_34_fu_3277_p3 or_ln77_17_fu_3285_p2 select_ln77_35_fu_3291_p3 sparsemux_9_6_24_1_1_U407 mul_24s_24s_48_1_1_U397 add_ln77_9_fu_3319_p2 xor_ln77_45_fu_3333_p2 and_ln77_54_fu_3339_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_36_fu_3353_p3 xor_ln77_46_fu_3361_p2 and_ln77_55_fu_3367_p2 select_ln77_37_fu_3373_p3 and_ln77_56_fu_3381_p2 xor_ln77_47_fu_3387_p2 or_ln77_18_fu_3393_p2 xor_ln77_48_fu_3399_p2 and_ln77_57_fu_3405_p2 and_ln77_58_fu_3411_p2 or_ln77_41_fu_3417_p2 xor_ln77_49_fu_3423_p2 and_ln77_59_fu_3429_p2 select_ln77_38_fu_3435_p3 or_ln77_19_fu_3443_p2 select_ln77_39_fu_3449_p3 sparsemux_9_6_24_1_1_U408 mul_24s_24s_48_1_1_U396 add_ln77_10_fu_3507_p2 xor_ln77_50_fu_3521_p2 and_ln77_60_fu_3527_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_40_fu_3541_p3 xor_ln77_51_fu_3549_p2 and_ln77_61_fu_3555_p2 select_ln77_41_fu_3561_p3 and_ln77_62_fu_3569_p2 xor_ln77_52_fu_3575_p2 or_ln77_20_fu_3581_p2 xor_ln77_53_fu_3587_p2 and_ln77_63_fu_3593_p2 and_ln77_64_fu_3599_p2 or_ln77_42_fu_3605_p2 xor_ln77_54_fu_3611_p2 and_ln77_65_fu_3617_p2 select_ln77_42_fu_3623_p3 or_ln77_21_fu_3631_p2 select_ln77_43_fu_3637_p3 sparsemux_9_6_24_1_1_U409 mul_24s_24s_48_1_1_U397 add_ln77_11_fu_3665_p2 xor_ln77_55_fu_3679_p2 and_ln77_66_fu_3685_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_44_fu_3699_p3 xor_ln77_56_fu_3707_p2 and_ln77_67_fu_3713_p2 select_ln77_45_fu_3719_p3 and_ln77_68_fu_3727_p2 xor_ln77_57_fu_3733_p2 or_ln77_22_fu_3739_p2 xor_ln77_58_fu_3745_p2 and_ln77_69_fu_3751_p2 and_ln77_70_fu_3757_p2 or_ln77_43_fu_3763_p2 xor_ln77_59_fu_3769_p2 and_ln77_71_fu_3775_p2 select_ln77_46_fu_3781_p3 or_ln77_23_fu_3789_p2 select_ln77_47_fu_3795_p3 sparsemux_9_6_24_1_1_U410 mul_24s_24s_48_1_1_U396 add_ln77_12_fu_3856_p2 xor_ln77_60_fu_3870_p2 and_ln77_72_fu_3876_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_48_fu_3890_p3 xor_ln77_61_fu_3898_p2 and_ln77_73_fu_3904_p2 select_ln77_49_fu_3910_p3 and_ln77_74_fu_3918_p2 xor_ln77_62_fu_3924_p2 or_ln77_24_fu_3930_p2 xor_ln77_63_fu_3936_p2 and_ln77_75_fu_3942_p2 and_ln77_76_fu_3948_p2 or_ln77_44_fu_3954_p2 xor_ln77_64_fu_3960_p2 and_ln77_77_fu_3966_p2 select_ln77_50_fu_3972_p3 or_ln77_25_fu_3980_p2 select_ln77_51_fu_3986_p3 sparsemux_9_6_24_1_1_U411 mul_24s_24s_48_1_1_U397 add_ln77_13_fu_4014_p2 xor_ln77_65_fu_4028_p2 and_ln77_78_fu_4034_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_52_fu_4048_p3 xor_ln77_66_fu_4056_p2 and_ln77_79_fu_4062_p2 select_ln77_53_fu_4068_p3 and_ln77_80_fu_4076_p2 xor_ln77_67_fu_4082_p2 or_ln77_26_fu_4088_p2 xor_ln77_68_fu_4094_p2 and_ln77_81_fu_4100_p2 and_ln77_82_fu_4106_p2 or_ln77_45_fu_4112_p2 xor_ln77_69_fu_4118_p2 and_ln77_83_fu_4124_p2 select_ln77_54_fu_4130_p3 or_ln77_27_fu_4138_p2 select_ln77_55_fu_4144_p3 sparsemux_9_6_24_1_1_U412 mul_24s_24s_48_1_1_U396 add_ln77_14_fu_4202_p2 xor_ln77_70_fu_4216_p2 and_ln77_84_fu_4222_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_56_fu_4236_p3 xor_ln77_71_fu_4244_p2 and_ln77_85_fu_4250_p2 select_ln77_57_fu_4256_p3 and_ln77_86_fu_4264_p2 xor_ln77_72_fu_4270_p2 or_ln77_28_fu_4276_p2 xor_ln77_73_fu_4282_p2 and_ln77_87_fu_4288_p2 and_ln77_88_fu_4294_p2 or_ln77_46_fu_4300_p2 xor_ln77_74_fu_4306_p2 and_ln77_89_fu_4312_p2 select_ln77_58_fu_4318_p3 or_ln77_29_fu_4326_p2 select_ln77_59_fu_4332_p3 sparsemux_9_6_24_1_1_U413 mul_24s_24s_48_1_1_U397 add_ln77_15_fu_4360_p2 xor_ln77_75_fu_4374_p2 and_ln77_90_fu_4380_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_60_fu_4394_p3 xor_ln77_76_fu_4402_p2 and_ln77_91_fu_4408_p2 select_ln77_61_fu_4414_p3 and_ln77_92_fu_4422_p2 xor_ln77_77_fu_4428_p2 or_ln77_30_fu_4434_p2 xor_ln77_78_fu_4440_p2 and_ln77_93_fu_4446_p2 and_ln77_94_fu_4452_p2 or_ln77_47_fu_4458_p2 xor_ln77_79_fu_4464_p2 and_ln77_95_fu_4470_p2 select_ln77_62_fu_4476_p3 or_ln77_31_fu_4484_p2 select_ln77_63_fu_4490_p3 add_ln74_fu_2414_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln36_fu_1674_p2 add_ln36_fu_1680_p2 add_ln51_fu_2223_p2 xor_ln51_fu_2249_p2 and_ln51_fu_2255_p2 xor_ln51_1_fu_2261_p2 select_ln51_fu_2267_p3 denom_1_fu_2275_p3 top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.385</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_43_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_43_3>
                            <Name>VITIS_LOOP_43_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:43</SourceLocation>
                        </VITIS_LOOP_43_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1576</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_1061_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_1067_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1077_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1558_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_1564_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln47_fu_1586_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln47_fu_1592_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln47_1_fu_1598_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln47_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_fu_1604_p3" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_1_fu_1612_p3" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_54_4</Name>
            <Loops>
                <VITIS_LOOP_54_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.737</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>50</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_4>
                        <Name>VITIS_LOOP_54_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>46</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_54_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_4>
                            <Name>VITIS_LOOP_54_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:54</SourceLocation>
                        </VITIS_LOOP_54_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>56654</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>40</UTIL_FF>
                    <LUT>48870</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>69</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U68" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U69" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_fu_2861_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_1_fu_2867_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_fu_2873_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_fu_2879_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_fu_2885_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_1_fu_2891_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_1_fu_2897_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_1_fu_2903_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_2909_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_2_fu_2917_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_2923_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U100" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_64_fu_2963_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_2969_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_2975_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_fu_3006_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_fu_3012_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_1_fu_3018_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_1_fu_3024_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_2_fu_3030_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U70" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U71" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_2_fu_3075_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_3_fu_3081_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_3_fu_3087_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_2_fu_3093_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_2_fu_3099_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_3_fu_3105_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_4_fu_3111_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_3_fu_3117_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_2_fu_3123_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_5_fu_3131_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_3137_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U101" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_65_fu_3177_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_3183_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_2_fu_3189_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_3_fu_3220_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_2_fu_3226_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_4_fu_3232_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_3_fu_3238_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_5_fu_3244_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U72" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U73" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_4_fu_3289_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_5_fu_3295_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_6_fu_3301_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_4_fu_3307_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_4_fu_3313_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_5_fu_3319_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_7_fu_3325_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_5_fu_3331_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_4_fu_3337_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_8_fu_3345_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_3351_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U102" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_66_fu_3391_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_3_fu_3397_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_3_fu_3403_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_6_fu_3434_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_4_fu_3440_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_7_fu_3446_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_5_fu_3452_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_8_fu_3458_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U74" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U75" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_6_fu_3503_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_7_fu_3509_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_9_fu_3515_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_6_fu_3521_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_6_fu_3527_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_7_fu_3533_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_10_fu_3539_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_7_fu_3545_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_6_fu_3551_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_11_fu_3559_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_3565_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U103" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_67_fu_3605_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_4_fu_3611_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_4_fu_3617_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_9_fu_3648_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_6_fu_3654_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_10_fu_3660_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_7_fu_3666_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_11_fu_3672_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U76" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U77" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_8_fu_3717_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_9_fu_3723_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_12_fu_3729_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_8_fu_3735_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_8_fu_3741_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_9_fu_3747_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_13_fu_3753_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_9_fu_3759_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_8_fu_3765_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_14_fu_3773_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_9_fu_3779_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U104" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_68_fu_3819_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_5_fu_3825_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_5_fu_3831_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_12_fu_3862_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_8_fu_3868_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_13_fu_3874_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_9_fu_3880_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_14_fu_3886_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U78" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U79" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_10_fu_3931_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_11_fu_3937_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_15_fu_3943_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_10_fu_3949_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_10_fu_3955_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_11_fu_3961_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_16_fu_3967_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_11_fu_3973_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_10_fu_3979_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_17_fu_3987_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_11_fu_3993_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U105" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_69_fu_4033_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_6_fu_4039_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_6_fu_4045_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_15_fu_4076_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_10_fu_4082_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_16_fu_4088_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_11_fu_4094_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_17_fu_4100_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U80" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U81" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_12_fu_4145_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_13_fu_4151_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_18_fu_4157_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_12_fu_4163_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_12_fu_4169_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_13_fu_4175_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_19_fu_4181_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_13_fu_4187_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_12_fu_4193_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_20_fu_4201_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_13_fu_4207_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U106" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_70_fu_4247_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_7_fu_4253_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_7_fu_4259_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_18_fu_4290_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_12_fu_4296_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_19_fu_4302_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_13_fu_4308_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_20_fu_4314_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U82" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U83" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_14_fu_4359_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_15_fu_4365_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_21_fu_4371_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_14_fu_4377_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_14_fu_4383_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_15_fu_4389_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_22_fu_4395_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_15_fu_4401_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_14_fu_4407_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_23_fu_4415_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_15_fu_4421_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U107" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_71_fu_4461_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_8_fu_4467_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_8_fu_4473_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_21_fu_4504_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_14_fu_4510_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_22_fu_4516_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_15_fu_4522_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_23_fu_4528_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U84" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U85" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_16_fu_4573_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_17_fu_4579_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_24_fu_4585_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_16_fu_4591_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_16_fu_4597_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_17_fu_4603_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_25_fu_4609_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_17_fu_4615_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_16_fu_4621_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_26_fu_4629_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_17_fu_4635_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U108" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_72_fu_4675_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_9_fu_4681_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_9_fu_4687_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_24_fu_4718_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_16_fu_4724_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_25_fu_4730_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_17_fu_4736_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_26_fu_4742_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U86" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U87" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_18_fu_4787_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_19_fu_4793_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_27_fu_4799_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_18_fu_4805_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_18_fu_4811_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_19_fu_4817_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_28_fu_4823_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_19_fu_4829_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_18_fu_4835_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_29_fu_4843_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_19_fu_4849_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U109" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_73_fu_4889_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_10_fu_4895_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_10_fu_4901_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_27_fu_4932_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_18_fu_4938_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_28_fu_4944_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_19_fu_4950_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_29_fu_4956_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U88" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U89" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_20_fu_5001_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_21_fu_5007_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_30_fu_5013_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_20_fu_5019_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_20_fu_5025_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_21_fu_5031_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_31_fu_5037_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_21_fu_5043_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_20_fu_5049_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_32_fu_5057_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_21_fu_5063_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U110" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_74_fu_5103_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_11_fu_5109_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_11_fu_5115_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_30_fu_5146_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_20_fu_5152_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_31_fu_5158_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_21_fu_5164_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_32_fu_5170_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U90" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U91" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_22_fu_5215_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_23_fu_5221_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_33_fu_5227_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_22_fu_5233_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_22_fu_5239_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_23_fu_5245_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_34_fu_5251_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_23_fu_5257_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_22_fu_5263_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_35_fu_5271_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_23_fu_5277_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U111" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_75_fu_5317_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_12_fu_5323_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_12_fu_5329_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_33_fu_5360_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_22_fu_5366_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_34_fu_5372_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_23_fu_5378_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_35_fu_5384_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U92" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U93" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_24_fu_5429_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_25_fu_5435_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_36_fu_5441_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_24_fu_5447_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_24_fu_5453_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_25_fu_5459_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_37_fu_5465_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_25_fu_5471_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_24_fu_5477_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_38_fu_5485_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_25_fu_5491_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U112" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_76_fu_5531_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_13_fu_5537_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_13_fu_5543_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_36_fu_5574_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_24_fu_5580_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_37_fu_5586_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_25_fu_5592_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_38_fu_5598_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U94" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U95" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_26_fu_5643_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_27_fu_5649_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_39_fu_5655_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_26_fu_5661_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_26_fu_5667_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_27_fu_5673_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_40_fu_5679_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_27_fu_5685_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_26_fu_5691_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_41_fu_5699_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_27_fu_5705_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U113" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_77_fu_5745_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_14_fu_5751_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_14_fu_5757_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_39_fu_5788_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_26_fu_5794_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_40_fu_5800_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_27_fu_5806_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_41_fu_5812_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U96" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U97" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_28_fu_5857_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_29_fu_5863_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_42_fu_5869_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_28_fu_5875_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_28_fu_5881_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_29_fu_5887_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_43_fu_5893_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_29_fu_5899_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_28_fu_5905_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_44_fu_5913_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_29_fu_5919_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U114" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_78_fu_5959_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_15_fu_5965_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_15_fu_5971_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_42_fu_6002_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_28_fu_6008_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_43_fu_6014_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_29_fu_6020_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_44_fu_6026_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U98" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U99" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_30_fu_6071_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_31_fu_6077_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_45_fu_6083_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_30_fu_6089_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_30_fu_6095_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_31_fu_6101_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_46_fu_6107_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_31_fu_6113_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_30_fu_6119_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_47_fu_6127_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_31_fu_6133_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U115" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_79_fu_6173_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_16_fu_6179_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_16_fu_6185_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_45_fu_6216_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_30_fu_6222_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_46_fu_6228_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_31_fu_6234_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_47_fu_6240_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_2794_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_67_5</Name>
            <Loops>
                <VITIS_LOOP_67_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.731</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_5>
                        <Name>VITIS_LOOP_67_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_67_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_5>
                            <Name>VITIS_LOOP_67_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:67</SourceLocation>
                        </VITIS_LOOP_67_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1652</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>572</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_1557_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_1563_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U265" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U264" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_fu_2003_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_2027_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_1_fu_2038_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln69_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_2044_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_fu_2082_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_fu_2088_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_fu_2094_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_2_fu_2100_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_1_fu_2106_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_1_fu_2112_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2118_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_1_fu_2126_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_67_5" OPTYPE="select" PRAGMA="" RTLNAME="scale_64_fu_2132_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_64" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7</Name>
            <Loops>
                <VITIS_LOOP_73_6_VITIS_LOOP_74_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8195</Best-caseLatency>
                    <Average-caseLatency>8195</Average-caseLatency>
                    <Worst-caseLatency>8195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8194</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_6_VITIS_LOOP_74_7>
                        <Name>VITIS_LOOP_73_6_VITIS_LOOP_74_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8193</Latency>
                        <AbsoluteTimeLatency>81.930 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_73_6_VITIS_LOOP_74_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:74</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_73_6_VITIS_LOOP_74_7>
                            <Name>VITIS_LOOP_73_6_VITIS_LOOP_74_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>top.cpp:73</SourceLocation>
                        </VITIS_LOOP_73_6_VITIS_LOOP_74_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1192</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2876</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_1197_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_1203_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1219_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_1233_p3" SOURCE="top.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_1241_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U398" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U396" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_1758_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_fu_1772_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_fu_1778_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1093_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1107_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_1792_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_1_fu_1800_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_1_fu_1806_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_1812_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_2_fu_1820_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_2_fu_1826_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_fu_1832_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_3_fu_1838_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_3_fu_1844_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_4_fu_1850_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_32_fu_1856_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_4_fu_1862_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_5_fu_1868_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_2_fu_1874_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_1_fu_1882_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_3_fu_1888_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U399" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U397" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_1917_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_5_fu_1931_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_6_fu_1937_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1153_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1167_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1173_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_4_fu_1951_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_6_fu_1959_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_7_fu_1965_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_5_fu_1971_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_8_fu_1979_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_7_fu_1985_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_2_fu_1991_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_8_fu_1997_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_9_fu_2003_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_10_fu_2009_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_33_fu_2015_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_9_fu_2021_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_11_fu_2027_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_6_fu_2033_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_3_fu_2041_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_7_fu_2047_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U400" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U396" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_2102_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_10_fu_2116_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_12_fu_2122_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1093_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1107_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_8_fu_2136_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_11_fu_2144_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_13_fu_2150_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_9_fu_2156_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_14_fu_2164_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_12_fu_2170_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_4_fu_2176_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_13_fu_2182_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_15_fu_2188_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_16_fu_2194_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_34_fu_2200_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_14_fu_2206_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_17_fu_2212_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_10_fu_2218_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_5_fu_2226_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_11_fu_2232_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U401" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U397" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_3_fu_2260_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_15_fu_2274_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_18_fu_2280_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1153_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1167_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1173_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_12_fu_2294_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_16_fu_2302_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_19_fu_2308_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_13_fu_2314_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_20_fu_2322_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_17_fu_2328_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_6_fu_2334_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_18_fu_2340_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_21_fu_2346_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_22_fu_2352_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_35_fu_2358_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_19_fu_2364_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_23_fu_2370_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_14_fu_2376_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_7_fu_2384_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_15_fu_2390_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U402" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U396" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_4_fu_2472_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_20_fu_2486_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_24_fu_2492_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1093_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1107_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_16_fu_2506_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_21_fu_2514_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_25_fu_2520_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_17_fu_2526_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_26_fu_2534_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_22_fu_2540_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_8_fu_2546_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_23_fu_2552_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_27_fu_2558_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_28_fu_2564_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_36_fu_2570_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_24_fu_2576_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_29_fu_2582_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_18_fu_2588_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_9_fu_2596_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_19_fu_2602_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U403" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U397" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_5_fu_2630_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_25_fu_2644_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_30_fu_2650_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1153_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1167_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1173_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_20_fu_2664_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_26_fu_2672_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_31_fu_2678_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_21_fu_2684_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_32_fu_2692_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_27_fu_2698_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_10_fu_2704_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_28_fu_2710_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_33_fu_2716_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_34_fu_2722_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_37_fu_2728_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_29_fu_2734_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_35_fu_2740_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_22_fu_2746_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_11_fu_2754_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_23_fu_2760_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U404" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U396" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_6_fu_2818_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_30_fu_2832_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_36_fu_2838_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1093_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1107_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_24_fu_2852_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_31_fu_2860_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_37_fu_2866_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_25_fu_2872_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_38_fu_2880_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_32_fu_2886_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_12_fu_2892_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_33_fu_2898_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_39_fu_2904_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_40_fu_2910_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_38_fu_2916_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_34_fu_2922_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_41_fu_2928_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_26_fu_2934_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_13_fu_2942_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_27_fu_2948_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U405" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U397" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_7_fu_2976_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_35_fu_2990_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_42_fu_2996_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1153_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1167_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1173_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_28_fu_3010_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_36_fu_3018_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_43_fu_3024_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_29_fu_3030_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_44_fu_3038_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_37_fu_3044_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_14_fu_3050_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_38_fu_3056_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_45_fu_3062_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_46_fu_3068_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_39_fu_3074_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_39_fu_3080_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_47_fu_3086_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_30_fu_3092_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_15_fu_3100_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_31_fu_3106_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U406" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U396" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_8_fu_3161_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_40_fu_3175_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_48_fu_3181_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1093_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1107_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_32_fu_3195_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_41_fu_3203_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_49_fu_3209_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_33_fu_3215_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_50_fu_3223_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_42_fu_3229_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_16_fu_3235_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_43_fu_3241_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_51_fu_3247_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_52_fu_3253_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_40_fu_3259_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_44_fu_3265_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_53_fu_3271_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_34_fu_3277_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_17_fu_3285_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_35_fu_3291_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U407" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U397" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_9_fu_3319_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_45_fu_3333_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_54_fu_3339_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1153_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1167_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1173_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_36_fu_3353_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_46_fu_3361_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_55_fu_3367_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_37_fu_3373_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_56_fu_3381_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_47_fu_3387_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_18_fu_3393_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_48_fu_3399_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_57_fu_3405_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_58_fu_3411_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_41_fu_3417_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_49_fu_3423_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_59_fu_3429_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_38_fu_3435_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_19_fu_3443_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_39_fu_3449_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U408" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U396" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_10_fu_3507_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_50_fu_3521_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_60_fu_3527_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1093_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1107_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_40_fu_3541_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_51_fu_3549_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_61_fu_3555_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_41_fu_3561_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_62_fu_3569_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_52_fu_3575_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_20_fu_3581_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_53_fu_3587_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_63_fu_3593_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_64_fu_3599_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_42_fu_3605_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_54_fu_3611_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_65_fu_3617_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_42_fu_3623_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_21_fu_3631_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_43_fu_3637_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U409" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U397" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_11_fu_3665_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_55_fu_3679_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_66_fu_3685_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1153_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1167_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1173_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_44_fu_3699_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_56_fu_3707_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_67_fu_3713_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_45_fu_3719_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_68_fu_3727_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_57_fu_3733_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_22_fu_3739_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_58_fu_3745_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_69_fu_3751_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_70_fu_3757_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_43_fu_3763_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_59_fu_3769_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_71_fu_3775_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_46_fu_3781_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_23_fu_3789_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_47_fu_3795_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U410" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U396" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_12_fu_3856_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_60_fu_3870_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_72_fu_3876_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1093_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1107_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_48_fu_3890_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_61_fu_3898_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_73_fu_3904_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_49_fu_3910_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_74_fu_3918_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_62_fu_3924_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_24_fu_3930_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_63_fu_3936_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_75_fu_3942_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_76_fu_3948_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_44_fu_3954_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_64_fu_3960_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_77_fu_3966_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_50_fu_3972_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_25_fu_3980_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_51_fu_3986_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U411" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U397" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_13_fu_4014_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_65_fu_4028_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_78_fu_4034_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1153_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1167_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1173_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_52_fu_4048_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_66_fu_4056_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_79_fu_4062_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_53_fu_4068_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_80_fu_4076_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_67_fu_4082_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_26_fu_4088_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_68_fu_4094_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_81_fu_4100_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_82_fu_4106_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_45_fu_4112_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_69_fu_4118_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_83_fu_4124_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_54_fu_4130_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_27_fu_4138_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_55_fu_4144_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U412" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U396" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_14_fu_4202_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_70_fu_4216_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_84_fu_4222_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1093_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1107_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_56_fu_4236_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_71_fu_4244_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_85_fu_4250_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_57_fu_4256_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_86_fu_4264_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_72_fu_4270_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_28_fu_4276_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_73_fu_4282_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_87_fu_4288_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_88_fu_4294_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_46_fu_4300_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_74_fu_4306_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_89_fu_4312_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_58_fu_4318_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_29_fu_4326_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_59_fu_4332_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_6_24_1_1_U413" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U397" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_15_fu_4360_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_75_fu_4374_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_90_fu_4380_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1153_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1167_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1173_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_60_fu_4394_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_76_fu_4402_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_91_fu_4408_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_61_fu_4414_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_92_fu_4422_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_77_fu_4428_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_30_fu_4434_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_78_fu_4440_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_93_fu_4446_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_94_fu_4452_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_47_fu_4458_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_79_fu_4464_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_95_fu_4470_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_62_fu_4476_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_31_fu_4484_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_63_fu_4490_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6_VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_2414_p2" SOURCE="top.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38985</Best-caseLatency>
                    <Average-caseLatency>38985</Average-caseLatency>
                    <Worst-caseLatency>38985</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38986</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_36_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>30720</Latency>
                        <AbsoluteTimeLatency>0.307 ms</AbsoluteTimeLatency>
                        <IterationLatency>120</IterationLatency>
                        <PipelineDepth>120</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_874</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1078</Instance>
                        </InstanceList>
                    </VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_36_2>
                            <Name>VITIS_LOOP_36_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:36</SourceLocation>
                        </VITIS_LOOP_36_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>62671</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>44</UTIL_FF>
                    <LUT>53877</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>76</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_1674_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1680_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_2223_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_2249_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_2255_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_1_fu_2261_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_2267_p3" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_2275_p3" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_U" SOURCE="" STORAGESIZE="24 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we1" name="C_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d1" name="C_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 14</column>
                    <column name="A_q0">in, 24</column>
                    <column name="C_address0">out, 14</column>
                    <column name="C_address1">out, 14</column>
                    <column name="C_d0">out, 24</column>
                    <column name="C_d1">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_we0, port, </column>
                    <column name="C">C_d0, port, </column>
                    <column name="C">C_address1, port, offset</column>
                    <column name="C">C_ce1, port, </column>
                    <column name="C">C_we1, port, </column>
                    <column name="C">C_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="top.cpp:11" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="top.cpp:25" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum complete"/>
        <Pragma type="array_partition" location="top.cpp:26" status="valid" parentFunction="top_kernel" variable="scale" isDirective="0" options="variable=scale complete"/>
        <Pragma type="array_partition" location="top.cpp:27" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF dim=2"/>
        <Pragma type="pipeline" location="top.cpp:31" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="top.cpp:38" status="valid" parentFunction="top_kernel" variable="row_buf" isDirective="0" options="variable=row_buf complete"/>
        <Pragma type="pipeline" location="top.cpp:44" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:55" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:56" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=UF"/>
        <Pragma type="pipeline" location="top.cpp:68" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:75" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:76" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=UF"/>
    </PragmaReport>
</profile>

