#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar  7 11:11:33 2021
# Process ID: 22468
# Current directory: D:/Vivado/lab2/lab2.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/Vivado/lab2/lab2.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/Vivado/lab2/lab2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/lab2_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_0/design_1_fir_n11_maxi_0_0.dcp' for cell 'design_1_i/fir_n11_maxi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_200M_0/design_1_rst_ps7_0_200M_0.dcp' for cell 'design_1_i/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 650.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_200M_0/design_1_rst_ps7_0_200M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_200M_0/design_1_rst_ps7_0_200M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_200M/U0'
Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_200M_0/design_1_rst_ps7_0_200M_0.xdc] for cell 'design_1_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_200M_0/design_1_rst_ps7_0_200M_0.xdc] for cell 'design_1_i/rst_ps7_0_200M/U0'
Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 798.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 798.297 ; gain = 475.746
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 819.387 ; gain = 21.090

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25d87e0fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1348.625 ; gain = 529.238

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15a4621f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 1542.668 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 1c9103ecb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.973 . Memory (MB): peak = 1542.668 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 215 cells and removed 762 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20434858e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.668 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 468 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 20434858e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.668 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20434858e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.668 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15d73caea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.668 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              86  |                                             24  |
|  Constant propagation         |             215  |             762  |                                             24  |
|  Sweep                        |               0  |             468  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1542.668 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2646748fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.668 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.140 | TNS=-91.896 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 176e89077

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1704.164 ; gain = 0.000
Ending Power Optimization Task | Checksum: 176e89077

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.164 ; gain = 161.496

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 176e89077

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.164 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1704.164 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10f7f75f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1704.164 ; gain = 905.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab2/lab2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/lab2/lab2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1704.164 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4a9bf5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1704.164 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b12e4ddb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e89fb796

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e89fb796

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.164 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e89fb796

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f5396f80

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 190 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 82 nets or cells. Created 26 new cells, deleted 56 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[30] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[16] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[1] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_19 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[3] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_17 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[15] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[10] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[22] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[6] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[7] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[25] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[28] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[4] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[11] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[12] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[29] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[24] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[19] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[0] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_20 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[21] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[9] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[23] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[17] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[13] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[26] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[14] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[20] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[18] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[27] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[8] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[5] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/an32Coef_q0[2] could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_18 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/reg_2900 could not be optimized because driver design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/buff0_reg_i_2__1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 22 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff1_reg. 15 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 22 nets or cells. Created 352 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1704.164 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           26  |             56  |                    82  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          352  |              0  |                    22  |           0  |           1  |  00:00:04  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          378  |             56  |                   104  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1522a5eb5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1704.164 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 11058efbd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1704.164 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11058efbd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 137b6fb33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 155a932c6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1464f02e4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1258a9a86

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13365ade8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d57f4aad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: cff26e71

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12815891b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a049e9dc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1704.164 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a049e9dc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1937f2ffd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1937f2ffd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.819. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13f43edf7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1704.164 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13f43edf7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13f43edf7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13f43edf7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1704.164 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e7104f7f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1704.164 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e7104f7f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1704.164 ; gain = 0.000
Ending Placer Task | Checksum: 19fc440c1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 1704.164 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab2/lab2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1704.164 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1704.164 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.819 | TNS=-43.581 |
Phase 1 Physical Synthesis Initialization | Checksum: 17b176d2b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.819 | TNS=-43.581 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17b176d2b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.819 | TNS=-43.581 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-43.436 |
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/usedw_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/p_0_out_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/p_0_out_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/S[0].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop.  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/raddr[7]_i_1
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/S[0]. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.677 | TNS=-41.178 |
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1
INFO: [Physopt 32-572] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst.  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2
INFO: [Physopt 32-134] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4_n_0.  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.569 | TNS=-38.714 |
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/q_buf[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[2].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_6
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.563 | TNS=-38.705 |
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[4].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_4
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop.  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/raddr[7]_i_1
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[4]. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.561 | TNS=-38.396 |
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[2].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_6
INFO: [Physopt 32-572] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop.  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/raddr[7]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/pop. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/raddr[7]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-35.192 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg_n_0_[4].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-34.853 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg_n_0_[5].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-34.514 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg_n_0_[6].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/beat_len_buf_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-34.175 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[6].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-33.892 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[7].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-33.609 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[8].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-33.326 |
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[9].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg[9]
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[14].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg[14]
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/fifo_rreq_valid_buf_i_2_n_0.  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/fifo_rreq_valid_buf_i_2
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/E[0]. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/fifo_rreq_valid_buf_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/fifo_rreq_valid_buf_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.437 | TNS=-10.578 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/S[0]. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.376 | TNS=-9.216 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.195 | TNS=-6.242 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/wreq_throttl/Q[1].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/wreq_throttl/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.195 | TNS=-6.446 |
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[4].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[4]
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/throttl_cnt[7]_i_1
INFO: [Physopt 32-81] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.192 | TNS=-6.398 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[4]. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_4_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-6.221 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[1]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.153 | TNS=-6.056 |
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/s_axi_AXILiteS_RDATA[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38].  Re-placed instance design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
INFO: [Physopt 32-735] Processed net design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-5.309 |
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]_repN.  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/throttl_cnt[7]_i_1_replica
INFO: [Physopt 32-572] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-4.736 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[29].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg[29]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-4.599 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[30].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg[30]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-4.462 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[31].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg[31]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.092 | TNS=-4.325 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Re-placed instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.085 | TNS=-4.233 |
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[0].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_8
INFO: [Physopt 32-572] Net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[0]. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_8_comp.
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.079 | TNS=-4.160 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/an32Coef_load_5_reg_768[6].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/an32Coef_load_5_reg_768_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/an32Coef_load_5_reg_768[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-4.081 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_in_progress_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_in_progress_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_empty_reg.  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/multiple_id_non_split_i_2
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_empty_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/s_axi_wvalid_0.  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__1
INFO: [Physopt 32-710] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_empty_reg. Critical path length was reduced through logic transformation on cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/multiple_id_non_split_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/s_axi_wvalid_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-4.031 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Re-placed instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-3.959 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_9_psdsp_n_10.  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_9_psdsp_10
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_9_psdsp_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-3.888 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i.  Re-placed instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-3.803 |
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/S_AXI_HP0_WREADY. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_arlen_ii[2].  Re-placed instance design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[46]
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_arlen_ii[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.068 | TNS=-3.733 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_19_psdsp_n_1.  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_19_psdsp_1
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_19_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-3.664 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[13].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-3.601 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[14].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-3.538 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[15].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg[15]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-3.475 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[16].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.061 | TNS=-3.412 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_9_psdsp_n.  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_9_psdsp
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_9_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.060 | TNS=-3.351 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[2].  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[2]
INFO: [Physopt 32-702] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth[5]_i_3__0_n_0.  Did not re-place instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth[5]_i_3__0
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth[5]_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-3.291 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[2].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-3.235 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[3].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-3.179 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[4].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/align_len_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-3.123 |
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/s_axi_AXILiteS_RDATA[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_0.  Re-placed instance design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg
INFO: [Physopt 32-735] Processed net design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-3.102 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[2].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-3.046 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[3].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-2.991 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[4].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.055 | TNS=-2.935 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.055 | TNS=-2.935 |
Phase 3 Critical Path Optimization | Checksum: 17b176d2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.164 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.055 | TNS=-2.935 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_1_psdsp_n.  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_1_psdsp
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-2.879 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_20_psdsp_n_1.  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_20_psdsp_1
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff0_reg_i_20_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.053 | TNS=-2.825 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_1_psdsp_n_1.  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.053 | TNS=-2.771 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_11_psdsp_n_1.  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_11_psdsp_1
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/buff1_reg_i_11_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-2.718 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0].  Re-placed instance design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-2.666 |
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[5].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg[5]
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/align_len_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[14].  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg[14]
INFO: [Physopt 32-702] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/end_addr_buf_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/fifo_rreq_valid_buf_i_2_n_0.  Did not re-place instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/fifo_rreq_valid_buf_i_2
INFO: [Physopt 32-710] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg_1[0]. Critical path length was reduced through logic transformation on cell design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/align_len[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rctl/fifo_rreq_valid_buf_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.985 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[16].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.934 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[17].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[17]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.883 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[18].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[18]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.832 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[19].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[19]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.781 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[20].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[20]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.730 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[21].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[21]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.679 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[22].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[22]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.628 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[23].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[23]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[60]_0[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.577 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.530 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.483 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.435 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.388 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.341 |
INFO: [Physopt 32-663] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5].  Re-placed instance design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.294 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.294 |
Phase 4 Critical Path Optimization | Checksum: 17b176d2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.164 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.047 | TNS=-1.294 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.772  |         42.288  |            1  |              0  |                    66  |           0  |           2  |  00:00:03  |
|  Total          |          0.772  |         42.288  |            1  |              0  |                    66  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1704.164 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 17b176d2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
414 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1704.164 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1704.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab2/lab2.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7a883866 ConstDB: 0 ShapeSum: 720ea6be RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 918f6255

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1711.625 ; gain = 7.461
Post Restoration Checksum: NetGraph: 78053f52 NumContArr: 198a2303 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 918f6255

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1711.625 ; gain = 7.461

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 918f6255

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1718.559 ; gain = 14.395

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 918f6255

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1718.559 ; gain = 14.395
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16e940971

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1746.820 ; gain = 42.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-1.159 | WHS=-0.239 | THS=-92.176|

Phase 2 Router Initialization | Checksum: 130b78509

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1787.613 ; gain = 83.449

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7550
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7550
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c27d2832

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1787.613 ; gain = 83.449
INFO: [Route 35-580] Design has 33 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                              design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/rdata_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                               design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/rdata_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 | design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                              design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/rdata_reg[19]/D|
|               clk_fpga_0 |               clk_fpga_0 |                              design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_AXILiteS_s_axi_U/rdata_reg[16]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 706
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.650 | TNS=-17.983| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10accd84f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1787.613 ; gain = 83.449

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.744 | TNS=-18.031| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13ae9f00a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1787.613 ; gain = 83.449
Phase 4 Rip-up And Reroute | Checksum: 13ae9f00a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1787.613 ; gain = 83.449

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d11db21e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.535 | TNS=-11.260| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c621194c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c621194c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449
Phase 5 Delay and Skew Optimization | Checksum: 1c621194c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb6b0f56

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.475 | TNS=-10.071| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 182b4e390

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449
Phase 6 Post Hold Fix | Checksum: 182b4e390

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.0569 %
  Global Horizontal Routing Utilization  = 2.25296 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 201aa88b6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 201aa88b6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.613 ; gain = 83.449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e5f052b2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1787.613 ; gain = 83.449

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.475 | TNS=-10.071| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e5f052b2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1787.613 ; gain = 83.449
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1787.613 ; gain = 83.449

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
433 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.613 ; gain = 83.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1787.613 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1787.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/lab2/lab2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/lab2/lab2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado/lab2/lab2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
445 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U1/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U10/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U11/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U2/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U3/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U4/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U5/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U6/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U7/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U8/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg multiplier stage design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_mul_bkb_U9/fir_n11_maxi_mul_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: design_1_i/fir_n11_maxi_0/inst/fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Vivado/lab2/lab2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Mar  7 11:14:24 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
465 Infos, 37 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.590 ; gain = 403.945
INFO: [Common 17-206] Exiting Vivado at Sun Mar  7 11:14:24 2021...
