<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml system_top.twx system_top.ncd -o system_top.twr
system_top.pcf -ucf system_top.ucf

</twCmdLine><twDesign>system_top.ncd</twDesign><twDesignPath>system_top.ncd</twDesignPath><twPCF>system_top.pcf</twPCF><twPcfPath>system_top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.AQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.AQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.AQ</twSrc><twDest>IODELAY_X0Y256.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.AQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.AQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.528</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.072</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twNet><twDel>0.528</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.072</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.528</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.AQ</twSrc><twDest>IODELAY_X0Y96.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/><twPinLimit anchorID="25" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_IBUF"/><twPinLimit anchorID="26" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>384</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.780</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_120 (SLICE_X5Y115.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathFromToDelay"><twSlack>0.220</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_120</twDest><twTotPathDel>4.380</twTotPathDel><twClkSkew dest = "3.553" src = "3.742">0.189</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_120</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y123.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.319</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;119&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;123&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_120</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>3.823</twRouteDel><twTotDel>4.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_121 (SLICE_X5Y115.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>0.638</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_121</twDest><twTotPathDel>3.962</twTotPathDel><twClkSkew dest = "3.553" src = "3.742">0.189</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_121</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y115.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;123&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_121</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>3.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_11 (SLICE_X13Y51.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathFromToDelay"><twSlack>0.642</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_11</twDest><twTotPathDel>4.152</twTotPathDel><twClkSkew dest = "0.614" src = "0.729">0.115</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.267</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r&lt;71&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_11</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.606</twRouteDel><twTotDel>4.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66 (SLICE_X6Y49.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="34"><twSlack>0.287</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66</twDest><twClkSkew dest = "3.820" src = "3.560">0.260</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;67&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_66_mux00001</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.539</twRouteDel><twTotDel>0.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30 (SLICE_X7Y52.C5), 1 path
</twPathRptBanner><twRacePath anchorID="35"><twSlack>0.291</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30</twDest><twClkSkew dest = "3.807" src = "3.560">0.247</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;31&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_30_mux00001</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.530</twRouteDel><twTotDel>0.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31 (SLICE_X7Y52.D5), 1 path
</twPathRptBanner><twRacePath anchorID="36"><twSlack>0.295</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31</twDest><twClkSkew dest = "3.807" src = "3.560">0.247</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;31&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_31_mux00001</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="37" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="38" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>57</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>57</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.548</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8 (SLICE_X33Y78.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>0.452</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8</twDest><twTotPathDel>3.885</twTotPathDel><twClkSkew dest = "3.327" src = "3.779">0.452</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.844</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr&lt;9&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>3.091</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9 (SLICE_X33Y78.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>0.452</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9</twDest><twTotPathDel>3.885</twTotPathDel><twClkSkew dest = "3.327" src = "3.779">0.452</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.844</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr&lt;9&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>3.091</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (SLICE_X31Y83.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>0.632</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twTotPathDel>3.734</twTotPathDel><twClkSkew dest = "3.356" src = "3.779">0.423</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>2.940</twRouteDel><twTotDel>3.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6 (SLICE_X18Y108.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="45"><twSlack>0.394</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6</twDest><twClkSkew dest = "3.782" src = "3.515">0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;6&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.634</twRouteDel><twTotDel>0.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7 (SLICE_X18Y108.D6), 1 path
</twPathRptBanner><twRacePath anchorID="46"><twSlack>0.395</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twDest><twClkSkew dest = "3.782" src = "3.515">0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;7&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.635</twRouteDel><twTotDel>0.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (SLICE_X18Y111.B4), 1 path
</twPathRptBanner><twRacePath anchorID="47"><twSlack>0.748</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twDest><twClkSkew dest = "3.782" src = "3.515">0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;12&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;12&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.989</twRouteDel><twTotDel>1.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="48" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.993</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathFromToDelay"><twSlack>2.007</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew dest = "3.629" src = "3.768">0.139</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X1Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (SLICE_X0Y131.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathFromToDelay"><twSlack>2.158</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twTotPathDel>2.438</twTotPathDel><twClkSkew dest = "3.630" src = "3.823">0.193</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;35&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.960</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.960</twRouteDel><twTotDel>2.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (SLICE_X0Y51.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathFromToDelay"><twSlack>2.164</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twTotPathDel>2.416</twTotPathDel><twClkSkew dest = "3.559" src = "3.768">0.209</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X1Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.959</twRouteDel><twTotDel>2.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (SLICE_X0Y48.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="55"><twSlack>0.101</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twClkSkew dest = "3.826" src = "3.535">0.291</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff (SLICE_X0Y29.A5), 1 path
</twPathRptBanner><twRacePath anchorID="56"><twSlack>0.235</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twDest><twClkSkew dest = "3.884" src = "3.609">0.275</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X1Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[8].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>0.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff (SLICE_X0Y31.A3), 1 path
</twPathRptBanner><twRacePath anchorID="57"><twSlack>0.253</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twClkSkew dest = "3.895" src = "3.609">0.286</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X1Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.555</twRouteDel><twTotDel>0.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="58" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.898</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>3.102</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.412</twTotPathDel><twClkSkew dest = "3.401" src = "3.676">0.275</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y66.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>3.272</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.262</twTotPathDel><twClkSkew dest = "3.401" src = "3.656">0.255</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X21Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.805</twRouteDel><twTotDel>1.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>3.276</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.238</twTotPathDel><twClkSkew dest = "3.401" src = "3.676">0.275</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="65"><twSlack>0.112</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.657" src = "3.419">0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A4), 1 path
</twPathRptBanner><twRacePath anchorID="66"><twSlack>0.383</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.657" src = "3.419">0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>0.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A3), 1 path
</twPathRptBanner><twRacePath anchorID="67"><twSlack>0.464</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.657" src = "3.419">0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.718</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="68" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.916</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>3.084</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.442</twTotPathDel><twClkSkew dest = "3.415" src = "3.678">0.263</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>3.276</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.250</twTotPathDel><twClkSkew dest = "3.415" src = "3.678">0.263</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>3.480</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.046</twTotPathDel><twClkSkew dest = "3.415" src = "3.678">0.263</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>1.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="75"><twSlack>0.158</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.672" src = "3.423">0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X15Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A4), 1 path
</twPathRptBanner><twRacePath anchorID="76"><twSlack>0.242</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.672" src = "3.421">0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A5), 1 path
</twPathRptBanner><twRacePath anchorID="77"><twSlack>0.275</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.672" src = "3.421">0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="78" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         1.9 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.862</twMaxDel><twMinPer>3.676</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>0.038</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>0.062</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>0.038</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>0.062</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>0.053</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.885</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.885</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>0.077</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.861</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.861</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        1.9 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="91"><twSlack>0.998</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="92"><twSlack>1.024</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>1.105</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="93"><twSlack>1.004</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="94"><twSlack>1.030</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="95"><twSlack>1.004</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="96"><twSlack>1.030</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="97" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_microblaze_0_to_writecopimage_0 = MAXDELAY FROM TIMEGRP         &quot;microblaze_0_to_writecopimage_0_fsl&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>57</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>57</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.021</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecopimage_0/writecopimage_0/DATA_MB_9 (SLICE_X11Y82.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>4.979</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twSrc><twDest BELType="FF">system_i/writecopimage_0/writecopimage_0/DATA_MB_9</twDest><twTotPathDel>3.021</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twSrc><twDest BELType='FF'>system_i/writecopimage_0/writecopimage_0/DATA_MB_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y83.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/writecopimage_0_XIL_NPI_WrFIFO_Data&lt;41&gt;</twComp><twBEL>system_i/writecopimage_0/writecopimage_0/DATA_MB_9_rstpot</twBEL><twBEL>system_i/writecopimage_0/writecopimage_0/DATA_MB_9</twBEL></twPathDel><twLogDel>1.668</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>3.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecopimage_0/writecopimage_0/ADDR_MB_11 (SLICE_X28Y91.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>5.006</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA</twSrc><twDest BELType="FF">system_i/writecopimage_0/writecopimage_0/ADDR_MB_11</twDest><twTotPathDel>2.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA</twSrc><twDest BELType='FF'>system_i/writecopimage_0/writecopimage_0/ADDR_MB_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X28Y82.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/writecopimage_0_XIL_NPI_Addr&lt;14&gt;</twComp><twBEL>system_i/writecopimage_0/writecopimage_0/ADDR_MB_11_rstpot</twBEL><twBEL>system_i/writecopimage_0/writecopimage_0/ADDR_MB_11</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>1.347</twRouteDel><twTotDel>2.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecopimage_0/writecopimage_0/DATA_MB_23 (SLICE_X16Y81.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>5.036</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twSrc><twDest BELType="FF">system_i/writecopimage_0/writecopimage_0/DATA_MB_23</twDest><twTotPathDel>2.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twSrc><twDest BELType='FF'>system_i/writecopimage_0/writecopimage_0/DATA_MB_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X28Y82.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>system_i/writecopimage_0_XIL_NPI_WrFIFO_Data&lt;26&gt;</twComp><twBEL>system_i/writecopimage_0/writecopimage_0/DATA_MB_23_rstpot</twBEL><twBEL>system_i/writecopimage_0/writecopimage_0/DATA_MB_23</twBEL></twPathDel><twLogDel>1.675</twLogDel><twRouteDel>1.289</twRouteDel><twTotDel>2.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_microblaze_0_to_writecopimage_0 = MAXDELAY FROM TIMEGRP
        &quot;microblaze_0_to_writecopimage_0_fsl&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecopimage_0/writecopimage_0/ADDR_MB_5 (SLICE_X25Y82.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="104"><twSlack>1.601</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA</twSrc><twDest BELType="FF">system_i/writecopimage_0/writecopimage_0/ADDR_MB_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA</twSrc><twDest BELType='FF'>system_i/writecopimage_0/writecopimage_0/ADDR_MB_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X20Y82.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/writecopimage_0_XIL_NPI_Addr&lt;6&gt;</twComp><twBEL>system_i/writecopimage_0/writecopimage_0/ADDR_MB_5_rstpot</twBEL><twBEL>system_i/writecopimage_0/writecopimage_0/ADDR_MB_5</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>1.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>82.1</twPctLog><twPctRoute>17.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecopimage_0/writecopimage_0/ADDR_MB_26 (SLICE_X32Y88.D6), 1 path
</twPathRptBanner><twRacePath anchorID="105"><twSlack>1.680</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twSrc><twDest BELType="FF">system_i/writecopimage_0/writecopimage_0/ADDR_MB_26</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twSrc><twDest BELType='FF'>system_i/writecopimage_0/writecopimage_0/ADDR_MB_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y83.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y88.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>system_i/writecopimage_0_XIL_NPI_Addr&lt;26&gt;</twComp><twBEL>system_i/writecopimage_0/writecopimage_0/ADDR_MB_26_rstpot</twBEL><twBEL>system_i/writecopimage_0/writecopimage_0/ADDR_MB_26</twBEL></twPathDel><twLogDel>1.189</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>1.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecopimage_0/writecopimage_0/DATA_MB_31 (SLICE_X16Y82.A5), 1 path
</twPathRptBanner><twRacePath anchorID="106"><twSlack>1.687</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twSrc><twDest BELType="FF">system_i/writecopimage_0/writecopimage_0/DATA_MB_31</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twSrc><twDest BELType='FF'>system_i/writecopimage_0/writecopimage_0/DATA_MB_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X20Y82.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>system_i/microblaze_0_to_writecopimage_0_FSL_S_Data&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/writecopimage_0_XIL_NPI_WrFIFO_Data&lt;37&gt;</twComp><twBEL>system_i/writecopimage_0/writecopimage_0/DATA_MB_31_rstpot</twBEL><twBEL>system_i/writecopimage_0/writecopimage_0/DATA_MB_31</twBEL></twPathDel><twLogDel>1.308</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>1.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>77.5</twPctLog><twPctRoute>22.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="107" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM TIMEGRP         &quot;microblaze_0_to_readfgcop_0_fsl&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.360</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_27 (SLICE_X42Y99.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>5.640</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_27</twDest><twTotPathDel>2.360</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X44Y94.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;5&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_Addr&lt;27&gt;</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_27</twBEL></twPathDel><twLogDel>1.670</twLogDel><twRouteDel>0.690</twRouteDel><twTotDel>2.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_9 (SLICE_X43Y90.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>5.680</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_9</twDest><twTotPathDel>2.320</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X44Y90.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y90.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_Addr&lt;10&gt;</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_9</twBEL></twPathDel><twLogDel>1.672</twLogDel><twRouteDel>0.648</twRouteDel><twTotDel>2.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>72.1</twPctLog><twPctRoute>27.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_25 (SLICE_X44Y98.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>5.740</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_25</twDest><twTotPathDel>2.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_25</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X44Y94.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;5&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_Addr&lt;26&gt;</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_25</twBEL></twPathDel><twLogDel>1.655</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>2.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>73.2</twPctLog><twPctRoute>26.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM TIMEGRP
        &quot;microblaze_0_to_readfgcop_0_fsl&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_8 (SLICE_X43Y90.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="114"><twSlack>1.460</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X44Y90.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_Addr&lt;10&gt;</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_8</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.4</twPctLog><twPctRoute>19.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_14 (SLICE_X43Y95.DX), 1 path
</twPathRptBanner><twRacePath anchorID="115"><twSlack>1.474</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_14</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X44Y95.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_Addr&lt;14&gt;</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_14</twBEL></twPathDel><twLogDel>1.186</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>1.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_10 (SLICE_X43Y90.DX), 1 path
</twPathRptBanner><twRacePath anchorID="116"><twSlack>1.483</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X44Y90.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y90.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_Addr&lt;10&gt;</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_10</twBEL></twPathDel><twLogDel>1.195</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>1.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="117" twConstType="PATHDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         &quot;readfgcop_0_to_microblaze_0_fsl&quot; 16 ns DATAPATHONLY;</twConstName><twItemCnt>196</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>196</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.329</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7 (SLICE_X48Y79.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>9.671</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7</twDest><twTotPathDel>6.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X40Y48.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y78.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;7&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;7&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;7&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[7].MUXF7_I1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.468</twRouteDel><twTotDel>6.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7 (SLICE_X51Y80.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>9.699</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twDest><twTotPathDel>6.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X40Y48.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y78.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;7&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3&lt;7&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op3&lt;7&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>4.570</twRouteDel><twTotDel>6.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 (SLICE_X50Y78.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>9.706</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3</twDest><twTotPathDel>6.294</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X40Y48.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;6&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;3&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;3&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;3&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[3].MUXF7_I1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3</twBEL></twPathDel><twLogDel>1.909</twLogDel><twRouteDel>4.385</twRouteDel><twTotDel>6.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP
        &quot;readfgcop_0_to_microblaze_0_fsl&quot; 16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst (SLICE_X48Y57.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="124"><twSlack>1.681</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X48Y55.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;27&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.217</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;29&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;28&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.318</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>78.4</twPctLog><twPctRoute>21.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst (SLICE_X48Y57.D5), 1 path
</twPathRptBanner><twRacePath anchorID="125"><twSlack>1.687</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X48Y55.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;27&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;29&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;29&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.189</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>1.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst (SLICE_X48Y57.B5), 1 path
</twPathRptBanner><twRacePath anchorID="126"><twSlack>1.716</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X48Y55.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;27&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;29&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;27&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>1.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="127" twConstType="PATHDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM TIMEGRP         &quot;microblaze_0_to_readbgcop_0_fsl&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.443</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_19 (SLICE_X36Y97.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>5.557</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_19</twDest><twTotPathDel>2.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y96.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y97.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_Addr&lt;22&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_19</twBEL></twPathDel><twLogDel>1.648</twLogDel><twRouteDel>0.795</twRouteDel><twTotDel>2.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_23 (SLICE_X40Y97.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>5.598</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_23</twDest><twTotPathDel>2.402</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X40Y96.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;5&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y97.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_Addr&lt;26&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_23</twBEL></twPathDel><twLogDel>1.628</twLogDel><twRouteDel>0.774</twRouteDel><twTotDel>2.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_14 (SLICE_X34Y96.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>5.698</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_14</twDest><twTotPathDel>2.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y95.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_Addr&lt;14&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_14</twBEL></twPathDel><twLogDel>1.529</twLogDel><twRouteDel>0.773</twRouteDel><twTotDel>2.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM TIMEGRP
        &quot;microblaze_0_to_readbgcop_0_fsl&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_24 (SLICE_X40Y97.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="134"><twSlack>1.444</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_24</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X40Y96.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;5&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_Addr&lt;26&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_24</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>1.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>79.8</twPctLog><twPctRoute>20.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_26 (SLICE_X40Y97.DX), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>1.452</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_26</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X40Y96.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;5&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_Addr&lt;26&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_26</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>1.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.9</twPctLog><twPctRoute>19.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_22 (SLICE_X36Y97.DX), 1 path
</twPathRptBanner><twRacePath anchorID="136"><twSlack>1.461</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_22</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y96.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_Addr&lt;22&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_22</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>1.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>81.0</twPctLog><twPctRoute>19.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="137" twConstType="PATHDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         &quot;readbgcop_0_to_microblaze_0_fsl&quot; 16 ns DATAPATHONLY;</twConstName><twItemCnt>196</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>196</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.025</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 (SLICE_X51Y75.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>8.975</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16</twDest><twTotPathDel>7.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;17&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;17&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;16&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;16&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[16].MUXF7_I1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16</twBEL></twPathDel><twLogDel>2.040</twLogDel><twRouteDel>4.985</twRouteDel><twTotDel>7.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16 (SLICE_X51Y75.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>9.131</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16</twDest><twTotPathDel>6.869</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;17&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;17&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;16&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;16&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16</twBEL></twPathDel><twLogDel>1.884</twLogDel><twRouteDel>4.985</twRouteDel><twTotDel>6.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 (SLICE_X50Y78.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>9.261</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3</twDest><twTotPathDel>6.739</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y51.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;6&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y78.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;3&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;3&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;3&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[3].MUXF7_I1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3</twBEL></twPathDel><twLogDel>1.909</twLogDel><twRouteDel>4.830</twRouteDel><twTotDel>6.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP
        &quot;readbgcop_0_to_microblaze_0_fsl&quot; 16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst (SLICE_X45Y60.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="144"><twSlack>1.819</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X36Y55.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;25&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;25&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.199</twLogDel><twRouteDel>0.620</twRouteDel><twTotDel>1.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst (SLICE_X41Y63.A6), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>1.979</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y51.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;7&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.197</twLogDel><twRouteDel>0.782</twRouteDel><twTotDel>1.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst (SLICE_X45Y60.C5), 1 path
</twPathRptBanner><twRacePath anchorID="146"><twSlack>2.098</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X36Y55.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;25&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;24&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>2.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="147" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>898</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>764</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.424</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X2Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.092</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>3.416</twTotPathDel><twClkSkew dest = "3.473" src = "3.754">0.281</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X15Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.096</twLogDel><twRouteDel>2.320</twRouteDel><twTotDel>3.416</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.314</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>3.164</twTotPathDel><twClkSkew dest = "3.473" src = "3.793">0.320</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y98.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>2.047</twRouteDel><twTotDel>3.164</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0 (SLICE_X2Y82.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.097</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twDest><twTotPathDel>1.858</twTotPathDel><twClkSkew dest = "0.166" src = "0.129">-0.037</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y91.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>0.868</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (SLICE_X3Y82.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.271</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twDest><twTotPathDel>1.659</twTotPathDel><twClkSkew dest = "0.141" src = "0.129">-0.012</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y91.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>0.669</twRouteDel><twTotDel>1.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0 (SLICE_X8Y79.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0</twDest><twTotPathDel>0.526</twTotPathDel><twClkSkew dest = "1.434" src = "1.342">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_mux0000&lt;11&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (SLICE_X5Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.473</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y86.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="14.000">system_i/clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0 (SLICE_X8Y79.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.506</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0</twDest><twTotPathDel>0.598</twTotPathDel><twClkSkew dest = "1.434" src = "1.342">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_mux0000&lt;11&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="162"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="163" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y84.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="164" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y86.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="165" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y91.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="166" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 1.25 HIGH 50%;</twConstName><twItemCnt>19693</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8953</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.476</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1 (SLICE_X50Y31.SR), 17 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.524</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twDest><twTotPathDel>7.171</twTotPathDel><twClkSkew dest = "1.284" src = "1.507">0.223</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.139</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twBEL></twPathDel><twLogDel>1.467</twLogDel><twRouteDel>5.704</twRouteDel><twTotDel>7.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.579</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twDest><twTotPathDel>7.092</twTotPathDel><twClkSkew dest = "1.284" src = "1.531">0.247</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_7</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.139</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twBEL></twPathDel><twLogDel>1.467</twLogDel><twRouteDel>5.625</twRouteDel><twTotDel>7.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.792</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twDest><twTotPathDel>6.881</twTotPathDel><twClkSkew dest = "1.284" src = "1.529">0.245</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_10</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.139</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>5.508</twRouteDel><twTotDel>6.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1 (SLICE_X49Y31.CE), 27 paths
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twDest><twTotPathDel>6.871</twTotPathDel><twClkSkew dest = "1.256" src = "1.507">0.251</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>5.722</twRouteDel><twTotDel>6.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.851</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twDest><twTotPathDel>6.792</twTotPathDel><twClkSkew dest = "1.256" src = "1.531">0.275</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_7</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>5.643</twRouteDel><twTotDel>6.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.064</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twDest><twTotPathDel>6.581</twTotPathDel><twClkSkew dest = "1.256" src = "1.529">0.273</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_10</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>5.526</twRouteDel><twTotDel>6.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2 (SLICE_X49Y31.CE), 27 paths
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twDest><twTotPathDel>6.871</twTotPathDel><twClkSkew dest = "1.256" src = "1.507">0.251</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>5.722</twRouteDel><twTotDel>6.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.851</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twDest><twTotPathDel>6.792</twTotPathDel><twClkSkew dest = "1.256" src = "1.531">0.275</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_7</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>5.643</twRouteDel><twTotDel>6.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.064</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twDest><twTotPathDel>6.581</twTotPathDel><twClkSkew dest = "1.256" src = "1.529">0.273</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_10</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>5.526</twRouteDel><twTotDel>6.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_39 (SLICE_X26Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_39</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_39</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew dest = "3.663" src = "3.380">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_39</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_39</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;39&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.301</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;39&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;39&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_39</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_7 (SLICE_X25Y64.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_7</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_7</twDest><twTotPathDel>0.482</twTotPathDel><twClkSkew dest = "3.664" src = "3.397">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_7</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;8&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y64.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_36 (SLICE_X26Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_36</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_36</twDest><twTotPathDel>0.503</twTotPathDel><twClkSkew dest = "3.663" src = "3.380">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_36</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;39&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;36&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;39&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_36</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="191"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="192" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="193" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y234.REV" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="194" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="195" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="196"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="197" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/></twPinLimitRpt></twConst><twConst anchorID="198" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;         TS_sys_clk_pin * 0.625 HIGH 50%;</twConstName><twItemCnt>403805</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17497</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.460</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5 (SLICE_X1Y140.SR), 5 paths
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.270</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twDest><twTotPathDel>6.548</twTotPathDel><twClkSkew dest = "3.689" src = "3.660">-0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[3].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>212</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y140.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>5.436</twRouteDel><twTotDel>6.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.825</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twDest><twTotPathDel>6.196</twTotPathDel><twClkSkew dest = "1.585" src = "1.473">-0.112</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyinc_gate</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">4.123</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y140.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>5.105</twRouteDel><twTotDel>6.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.932</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twDest><twTotPathDel>6.089</twTotPathDel><twClkSkew dest = "1.585" src = "1.473">-0.112</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyinc_gate</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">4.016</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y140.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate&lt;5&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.998</twRouteDel><twTotDel>6.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7 (SLICE_X4Y138.SR), 6 paths
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.424</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twDest><twTotPathDel>6.328</twTotPathDel><twClkSkew dest = "3.623" src = "3.660">0.037</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[3].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>212</twFanCnt><twDelInfo twEdge="twRising">4.464</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y138.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.218</twRouteDel><twTotDel>6.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.181</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twDest><twTotPathDel>5.762</twTotPathDel><twClkSkew dest = "1.519" src = "1.485">-0.034</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">3.919</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y138.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.673</twRouteDel><twTotDel>5.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.778</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twDest><twTotPathDel>5.165</twTotPathDel><twClkSkew dest = "1.519" src = "1.485">-0.034</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">3.322</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y138.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y138.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.076</twRouteDel><twTotDel>5.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7 (SLICE_X5Y135.SR), 6 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.564</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twDest><twTotPathDel>6.182</twTotPathDel><twClkSkew dest = "3.617" src = "3.660">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[3].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>212</twFanCnt><twDelInfo twEdge="twRising">4.464</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y135.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y135.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.072</twRouteDel><twTotDel>6.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.321</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twDest><twTotPathDel>5.616</twTotPathDel><twClkSkew dest = "1.513" src = "1.485">-0.028</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">3.919</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y135.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y135.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.527</twRouteDel><twTotDel>5.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.918</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twDest><twTotPathDel>5.019</twTotPathDel><twClkSkew dest = "1.513" src = "1.485">-0.028</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">3.322</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;6&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y135.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y135.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>3.930</twRouteDel><twTotDel>5.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;
        TS_sys_clk_pin * 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1_4 (SLICE_X4Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1_4</twDest><twTotPathDel>0.647</twTotPathDel><twClkSkew dest = "3.728" src = "3.436">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;99&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.469</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;96&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1_4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>0.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r (SLICE_X38Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r</twDest><twTotPathDel>0.662</twTotPathDel><twClkSkew dest = "3.729" src = "3.436">-0.293</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X41Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.477</twRouteDel><twTotDel>0.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid (SLICE_X9Y67.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid</twDest><twTotPathDel>0.665</twTotPathDel><twClkSkew dest = "3.688" src = "3.415">-0.273</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.461</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.461</twRouteDel><twTotDel>0.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="223"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;
        TS_sys_clk_pin * 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="224" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="clockgoing_pin_OBUF"/><twPinLimit anchorID="225" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="clockgoing_pin_OBUF"/><twPinLimit anchorID="226" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y57.C" clockNet="clockgoing_pin_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="227" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot;         TS_sys_clk_pin * 0.5 HIGH 50%;</twConstName><twItemCnt>891</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>500</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.485</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X3Y8.ENBWRENL), 6 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>3.387</twTotPathDel><twClkSkew dest = "3.602" src = "3.897">0.295</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X90Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIData/SyncBuf/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/PixelActive1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>video_ready1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y8.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y8.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>2.335</twRouteDel><twTotDel>3.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>3.364</twTotPathDel><twClkSkew dest = "3.602" src = "3.871">0.269</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X91Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIData/SyncBuf/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/PixelActive1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>video_ready1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y8.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y8.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>2.312</twRouteDel><twTotDel>3.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.632</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>3.279</twTotPathDel><twClkSkew dest = "1.498" src = "1.492">-0.006</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X85Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y8.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y8.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>2.321</twRouteDel><twTotDel>3.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0 (SLICE_X94Y29.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.240</twSlack><twSrc BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twDest><twTotPathDel>3.219</twTotPathDel><twClkSkew dest = "3.571" src = "3.897">0.326</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X90Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIData/SyncBuf/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/PixelActive1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>video_ready1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>pixelfeed/feeder_dout&lt;3&gt;</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.352</twRouteDel><twTotDel>3.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.289</twSlack><twSrc BELType="FF">dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twDest><twTotPathDel>3.196</twTotPathDel><twClkSkew dest = "3.571" src = "3.871">0.300</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X91Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIData/SyncBuf/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/PixelActive1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>video_ready1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>pixelfeed/feeder_dout&lt;3&gt;</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.329</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.386</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twDest><twTotPathDel>2.506</twTotPathDel><twClkSkew dest = "0.617" src = "0.630">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X89Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>pixelfeed/feeder_dout&lt;3&gt;</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.733</twRouteDel><twTotDel>2.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1 (SLICE_X94Y29.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.240</twSlack><twSrc BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twDest><twTotPathDel>3.219</twTotPathDel><twClkSkew dest = "3.571" src = "3.897">0.326</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X90Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIData/SyncBuf/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/PixelActive1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>video_ready1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>pixelfeed/feeder_dout&lt;3&gt;</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.352</twRouteDel><twTotDel>3.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.289</twSlack><twSrc BELType="FF">dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twDest><twTotPathDel>3.196</twTotPathDel><twClkSkew dest = "3.571" src = "3.871">0.300</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clockgoing_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X91Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAX/FSM.State/Out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIData/SyncBuf/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/PixelActive1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>video_ready1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>pixelfeed/feeder_dout&lt;3&gt;</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.329</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.386</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twDest><twTotPathDel>2.506</twTotPathDel><twClkSkew dest = "0.617" src = "0.630">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X89Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>pixelfeed/feeder_dout&lt;3&gt;</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.733</twRouteDel><twTotDel>2.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot;
        TS_sys_clk_pin * 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_12 (SLICE_X89Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_12</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_12</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.138" src = "0.129">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_12</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X88Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count[12]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count[12]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[12]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_12</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y4.ADDRBL5), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.386</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.583</twTotPathDel><twClkSkew dest = "0.781" src = "0.584">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X89Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[3]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y4.ADDRBL5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y4.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y4.ADDRBU5), 1 path
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.583</twTotPathDel><twClkSkew dest = "0.777" src = "0.584">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X89Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[3]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y4.ADDRBU5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y4.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="252"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot;
        TS_sys_clk_pin * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="253" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X3Y8.CLKBWRCLKL" clockNet="clock_generator_0_CLKOUT4_pin_OBUF"/><twPinLimit anchorID="254" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" logResource="pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" locationPin="RAMB36_X3Y8.REGCLKBWRRCLKL" clockNet="clock_generator_0_CLKOUT4_pin_OBUF"/><twPinLimit anchorID="255" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL" logResource="pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL" locationPin="RAMB36_X3Y2.CLKBWRCLKL" clockNet="clock_generator_0_CLKOUT4_pin_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="17" anchorID="256"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="9.742" errors="0" errorRollup="0" items="0" itemsRollup="425778"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.780" actualRollup="N/A" errors="0" errorRollup="0" items="384" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.548" actualRollup="N/A" errors="0" errorRollup="0" items="57" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="2.993" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="1.898" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="1.916" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.424" actualRollup="N/A" errors="0" errorRollup="0" items="898" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.476" actualRollup="N/A" errors="0" errorRollup="0" items="19693" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;         TS_sys_clk_pin * 0.625 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="13.460" actualRollup="N/A" errors="0" errorRollup="0" items="403805" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot;         TS_sys_clk_pin * 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="19.485" actualRollup="N/A" errors="0" errorRollup="0" items="891" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="257">0</twUnmetConstCnt><twDataSheet anchorID="258" twNameLen="33"><twClk2SUList anchorID="259" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.805</twFallRise><twFallFall>1.829</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.805</twFallRise><twFallFall>1.829</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="260" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="261" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="262" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.667</twFallRise><twFallFall>1.691</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.667</twFallRise><twFallFall>1.691</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="263" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="264" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="265" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="266" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="267" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.805</twFallRise><twFallFall>1.829</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.805</twFallRise><twFallFall>1.829</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="268" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="269" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="270" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.667</twFallRise><twFallFall>1.691</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.667</twFallRise><twFallFall>1.691</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="271" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="272" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="273" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="274" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="275" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>10.969</twRiseRise><twFallRise>3.115</twFallRise><twRiseFall>3.908</twRiseFall><twFallFall>4.211</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="276"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>426405</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>34508</twConnCnt></twConstCov><twStats anchorID="277"><twMinPer>19.485</twMinPer><twFootnote number="1" /><twMaxFreq>51.322</twMaxFreq><twMaxFromToDel>7.025</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Apr 28 14:20:54 2013 </twTimestamp></twFoot><twClientInfo anchorID="278"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 765 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
