Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ecad/Desktop/excersize2/ecad_fpga_2/ex2b.qsys --block-symbol-file --output-directory=/home/ecad/Desktop/excersize2/ecad_fpga_2/ex2b --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ecad_fpga_2/ex2b.qsys
Progress: Reading input file
Progress: Adding EightBitsToSevenSeg_0 [EightBitsToSevenSeg 1.0]
Progress: Parameterizing module EightBitsToSevenSeg_0
Progress: Adding RotaryCtl_0 [RotaryCtl 1.0]
Progress: Parameterizing module RotaryCtl_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ecad/Desktop/excersize2/ecad_fpga_2/ex2b.qsys --synthesis=VERILOG --output-directory=/home/ecad/Desktop/excersize2/ecad_fpga_2/ex2b/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ecad_fpga_2/ex2b.qsys
Progress: Reading input file
Progress: Adding EightBitsToSevenSeg_0 [EightBitsToSevenSeg 1.0]
Progress: Parameterizing module EightBitsToSevenSeg_0
Progress: Adding RotaryCtl_0 [RotaryCtl 1.0]
Progress: Parameterizing module RotaryCtl_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ex2b: Generating ex2b "ex2b" for QUARTUS_SYNTH
Info: EightBitsToSevenSeg_0: "ex2b" instantiated EightBitsToSevenSeg "EightBitsToSevenSeg_0"
Info: RotaryCtl_0: "ex2b" instantiated RotaryCtl "RotaryCtl_0"
Info: rst_controller: "ex2b" instantiated altera_reset_controller "rst_controller"
Info: ex2b: Done "ex2b" with 4 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
