#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13b6160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13b62f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x13c3940 .functor NOT 1, L_0x13ef8f0, C4<0>, C4<0>, C4<0>;
L_0x13ef650 .functor XOR 1, L_0x13ef4f0, L_0x13ef5b0, C4<0>, C4<0>;
L_0x13ef7e0 .functor XOR 1, L_0x13ef650, L_0x13ef710, C4<0>, C4<0>;
v0x13eab70_0 .net *"_ivl_10", 0 0, L_0x13ef710;  1 drivers
v0x13eac70_0 .net *"_ivl_12", 0 0, L_0x13ef7e0;  1 drivers
v0x13ead50_0 .net *"_ivl_2", 0 0, L_0x13ecb20;  1 drivers
v0x13eae10_0 .net *"_ivl_4", 0 0, L_0x13ef4f0;  1 drivers
v0x13eaef0_0 .net *"_ivl_6", 0 0, L_0x13ef5b0;  1 drivers
v0x13eb020_0 .net *"_ivl_8", 0 0, L_0x13ef650;  1 drivers
v0x13eb100_0 .net "a", 0 0, v0x13e7250_0;  1 drivers
v0x13eb1a0_0 .net "b", 0 0, v0x13e72f0_0;  1 drivers
v0x13eb240_0 .net "c", 0 0, v0x13e7390_0;  1 drivers
v0x13eb2e0_0 .var "clk", 0 0;
v0x13eb380_0 .net "d", 0 0, v0x13e74d0_0;  1 drivers
v0x13eb420_0 .net "q_dut", 0 0, L_0x13ef210;  1 drivers
v0x13eb4c0_0 .net "q_ref", 0 0, L_0x13ebb60;  1 drivers
v0x13eb560_0 .var/2u "stats1", 159 0;
v0x13eb600_0 .var/2u "strobe", 0 0;
v0x13eb6a0_0 .net "tb_match", 0 0, L_0x13ef8f0;  1 drivers
v0x13eb760_0 .net "tb_mismatch", 0 0, L_0x13c3940;  1 drivers
v0x13eb820_0 .net "wavedrom_enable", 0 0, v0x13e75c0_0;  1 drivers
v0x13eb8c0_0 .net "wavedrom_title", 511 0, v0x13e7660_0;  1 drivers
L_0x13ecb20 .concat [ 1 0 0 0], L_0x13ebb60;
L_0x13ef4f0 .concat [ 1 0 0 0], L_0x13ebb60;
L_0x13ef5b0 .concat [ 1 0 0 0], L_0x13ef210;
L_0x13ef710 .concat [ 1 0 0 0], L_0x13ebb60;
L_0x13ef8f0 .cmp/eeq 1, L_0x13ecb20, L_0x13ef7e0;
S_0x13b6480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x13b62f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x13a1ea0 .functor NOT 1, v0x13e7250_0, C4<0>, C4<0>, C4<0>;
L_0x13b6be0 .functor XOR 1, L_0x13a1ea0, v0x13e72f0_0, C4<0>, C4<0>;
L_0x13c39b0 .functor XOR 1, L_0x13b6be0, v0x13e7390_0, C4<0>, C4<0>;
L_0x13ebb60 .functor XOR 1, L_0x13c39b0, v0x13e74d0_0, C4<0>, C4<0>;
v0x13c3bb0_0 .net *"_ivl_0", 0 0, L_0x13a1ea0;  1 drivers
v0x13c3c50_0 .net *"_ivl_2", 0 0, L_0x13b6be0;  1 drivers
v0x13a1ff0_0 .net *"_ivl_4", 0 0, L_0x13c39b0;  1 drivers
v0x13a2090_0 .net "a", 0 0, v0x13e7250_0;  alias, 1 drivers
v0x13e6610_0 .net "b", 0 0, v0x13e72f0_0;  alias, 1 drivers
v0x13e6720_0 .net "c", 0 0, v0x13e7390_0;  alias, 1 drivers
v0x13e67e0_0 .net "d", 0 0, v0x13e74d0_0;  alias, 1 drivers
v0x13e68a0_0 .net "q", 0 0, L_0x13ebb60;  alias, 1 drivers
S_0x13e6a00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x13b62f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x13e7250_0 .var "a", 0 0;
v0x13e72f0_0 .var "b", 0 0;
v0x13e7390_0 .var "c", 0 0;
v0x13e7430_0 .net "clk", 0 0, v0x13eb2e0_0;  1 drivers
v0x13e74d0_0 .var "d", 0 0;
v0x13e75c0_0 .var "wavedrom_enable", 0 0;
v0x13e7660_0 .var "wavedrom_title", 511 0;
E_0x13b10c0/0 .event negedge, v0x13e7430_0;
E_0x13b10c0/1 .event posedge, v0x13e7430_0;
E_0x13b10c0 .event/or E_0x13b10c0/0, E_0x13b10c0/1;
E_0x13b1310 .event posedge, v0x13e7430_0;
E_0x139a9f0 .event negedge, v0x13e7430_0;
S_0x13e6d50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x13e6a00;
 .timescale -12 -12;
v0x13e6f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13e7050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x13e6a00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13e77c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x13b62f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x13ebc90 .functor NOT 1, v0x13e7250_0, C4<0>, C4<0>, C4<0>;
L_0x13ebd00 .functor NOT 1, v0x13e72f0_0, C4<0>, C4<0>, C4<0>;
L_0x13ebd90 .functor AND 1, L_0x13ebc90, L_0x13ebd00, C4<1>, C4<1>;
L_0x13ebe50 .functor NOT 1, v0x13e7390_0, C4<0>, C4<0>, C4<0>;
L_0x13ebef0 .functor AND 1, L_0x13ebd90, L_0x13ebe50, C4<1>, C4<1>;
L_0x13ec000 .functor NOT 1, v0x13e74d0_0, C4<0>, C4<0>, C4<0>;
L_0x13ec0b0 .functor AND 1, L_0x13ebef0, L_0x13ec000, C4<1>, C4<1>;
L_0x13ec1c0 .functor NOT 1, v0x13e7250_0, C4<0>, C4<0>, C4<0>;
L_0x13ec280 .functor NOT 1, v0x13e72f0_0, C4<0>, C4<0>, C4<0>;
L_0x13ec2f0 .functor AND 1, L_0x13ec1c0, L_0x13ec280, C4<1>, C4<1>;
L_0x13ec460 .functor AND 1, L_0x13ec2f0, v0x13e7390_0, C4<1>, C4<1>;
L_0x13ec4d0 .functor AND 1, L_0x13ec460, v0x13e74d0_0, C4<1>, C4<1>;
L_0x13ec600 .functor OR 1, L_0x13ec0b0, L_0x13ec4d0, C4<0>, C4<0>;
L_0x13ec710 .functor NOT 1, v0x13e7250_0, C4<0>, C4<0>, C4<0>;
L_0x13ec590 .functor AND 1, L_0x13ec710, v0x13e72f0_0, C4<1>, C4<1>;
L_0x13ec850 .functor NOT 1, v0x13e7390_0, C4<0>, C4<0>, C4<0>;
L_0x13ec950 .functor AND 1, L_0x13ec590, L_0x13ec850, C4<1>, C4<1>;
L_0x13eca60 .functor AND 1, L_0x13ec950, v0x13e74d0_0, C4<1>, C4<1>;
L_0x13ecbc0 .functor OR 1, L_0x13ec600, L_0x13eca60, C4<0>, C4<0>;
L_0x13eccd0 .functor NOT 1, v0x13e7250_0, C4<0>, C4<0>, C4<0>;
L_0x13ecf00 .functor AND 1, L_0x13eccd0, v0x13e72f0_0, C4<1>, C4<1>;
L_0x13ed0d0 .functor AND 1, L_0x13ecf00, v0x13e7390_0, C4<1>, C4<1>;
L_0x13ed360 .functor NOT 1, v0x13e74d0_0, C4<0>, C4<0>, C4<0>;
L_0x13ed4e0 .functor AND 1, L_0x13ed0d0, L_0x13ed360, C4<1>, C4<1>;
L_0x13ed6c0 .functor OR 1, L_0x13ecbc0, L_0x13ed4e0, C4<0>, C4<0>;
L_0x13ed7d0 .functor NOT 1, v0x13e72f0_0, C4<0>, C4<0>, C4<0>;
L_0x13ed920 .functor AND 1, v0x13e7250_0, L_0x13ed7d0, C4<1>, C4<1>;
L_0x13ed9e0 .functor AND 1, L_0x13ed920, v0x13e7390_0, C4<1>, C4<1>;
L_0x13edb90 .functor AND 1, L_0x13ed9e0, v0x13e74d0_0, C4<1>, C4<1>;
L_0x13edc50 .functor OR 1, L_0x13ed6c0, L_0x13edb90, C4<0>, C4<0>;
L_0x13ede60 .functor NOT 1, v0x13e72f0_0, C4<0>, C4<0>, C4<0>;
L_0x13eded0 .functor AND 1, v0x13e7250_0, L_0x13ede60, C4<1>, C4<1>;
L_0x13ee0a0 .functor NOT 1, v0x13e7390_0, C4<0>, C4<0>, C4<0>;
L_0x13ee110 .functor AND 1, L_0x13eded0, L_0x13ee0a0, C4<1>, C4<1>;
L_0x13ee340 .functor AND 1, L_0x13ee110, v0x13e74d0_0, C4<1>, C4<1>;
L_0x13ee400 .functor OR 1, L_0x13edc50, L_0x13ee340, C4<0>, C4<0>;
L_0x13ee640 .functor AND 1, v0x13e7250_0, v0x13e72f0_0, C4<1>, C4<1>;
L_0x13ee6b0 .functor NOT 1, v0x13e7390_0, C4<0>, C4<0>, C4<0>;
L_0x13ee860 .functor AND 1, L_0x13ee640, L_0x13ee6b0, C4<1>, C4<1>;
L_0x13ee970 .functor AND 1, L_0x13ee860, v0x13e74d0_0, C4<1>, C4<1>;
L_0x13eeb80 .functor OR 1, L_0x13ee400, L_0x13ee970, C4<0>, C4<0>;
L_0x13eec90 .functor AND 1, v0x13e7250_0, v0x13e72f0_0, C4<1>, C4<1>;
L_0x13eee60 .functor AND 1, L_0x13eec90, v0x13e7390_0, C4<1>, C4<1>;
L_0x13eef20 .functor NOT 1, v0x13e74d0_0, C4<0>, C4<0>, C4<0>;
L_0x13ef100 .functor AND 1, L_0x13eee60, L_0x13eef20, C4<1>, C4<1>;
L_0x13ef210 .functor OR 1, L_0x13eeb80, L_0x13ef100, C4<0>, C4<0>;
v0x13e7ab0_0 .net *"_ivl_0", 0 0, L_0x13ebc90;  1 drivers
v0x13e7b90_0 .net *"_ivl_10", 0 0, L_0x13ec000;  1 drivers
v0x13e7c70_0 .net *"_ivl_12", 0 0, L_0x13ec0b0;  1 drivers
v0x13e7d60_0 .net *"_ivl_14", 0 0, L_0x13ec1c0;  1 drivers
v0x13e7e40_0 .net *"_ivl_16", 0 0, L_0x13ec280;  1 drivers
v0x13e7f70_0 .net *"_ivl_18", 0 0, L_0x13ec2f0;  1 drivers
v0x13e8050_0 .net *"_ivl_2", 0 0, L_0x13ebd00;  1 drivers
v0x13e8130_0 .net *"_ivl_20", 0 0, L_0x13ec460;  1 drivers
v0x13e8210_0 .net *"_ivl_22", 0 0, L_0x13ec4d0;  1 drivers
v0x13e82f0_0 .net *"_ivl_24", 0 0, L_0x13ec600;  1 drivers
v0x13e83d0_0 .net *"_ivl_26", 0 0, L_0x13ec710;  1 drivers
v0x13e84b0_0 .net *"_ivl_28", 0 0, L_0x13ec590;  1 drivers
v0x13e8590_0 .net *"_ivl_30", 0 0, L_0x13ec850;  1 drivers
v0x13e8670_0 .net *"_ivl_32", 0 0, L_0x13ec950;  1 drivers
v0x13e8750_0 .net *"_ivl_34", 0 0, L_0x13eca60;  1 drivers
v0x13e8830_0 .net *"_ivl_36", 0 0, L_0x13ecbc0;  1 drivers
v0x13e8910_0 .net *"_ivl_38", 0 0, L_0x13eccd0;  1 drivers
v0x13e89f0_0 .net *"_ivl_4", 0 0, L_0x13ebd90;  1 drivers
v0x13e8ad0_0 .net *"_ivl_40", 0 0, L_0x13ecf00;  1 drivers
v0x13e8bb0_0 .net *"_ivl_42", 0 0, L_0x13ed0d0;  1 drivers
v0x13e8c90_0 .net *"_ivl_44", 0 0, L_0x13ed360;  1 drivers
v0x13e8d70_0 .net *"_ivl_46", 0 0, L_0x13ed4e0;  1 drivers
v0x13e8e50_0 .net *"_ivl_48", 0 0, L_0x13ed6c0;  1 drivers
v0x13e8f30_0 .net *"_ivl_50", 0 0, L_0x13ed7d0;  1 drivers
v0x13e9010_0 .net *"_ivl_52", 0 0, L_0x13ed920;  1 drivers
v0x13e90f0_0 .net *"_ivl_54", 0 0, L_0x13ed9e0;  1 drivers
v0x13e91d0_0 .net *"_ivl_56", 0 0, L_0x13edb90;  1 drivers
v0x13e92b0_0 .net *"_ivl_58", 0 0, L_0x13edc50;  1 drivers
v0x13e9390_0 .net *"_ivl_6", 0 0, L_0x13ebe50;  1 drivers
v0x13e9470_0 .net *"_ivl_60", 0 0, L_0x13ede60;  1 drivers
v0x13e9550_0 .net *"_ivl_62", 0 0, L_0x13eded0;  1 drivers
v0x13e9630_0 .net *"_ivl_64", 0 0, L_0x13ee0a0;  1 drivers
v0x13e9710_0 .net *"_ivl_66", 0 0, L_0x13ee110;  1 drivers
v0x13e9a00_0 .net *"_ivl_68", 0 0, L_0x13ee340;  1 drivers
v0x13e9ae0_0 .net *"_ivl_70", 0 0, L_0x13ee400;  1 drivers
v0x13e9bc0_0 .net *"_ivl_72", 0 0, L_0x13ee640;  1 drivers
v0x13e9ca0_0 .net *"_ivl_74", 0 0, L_0x13ee6b0;  1 drivers
v0x13e9d80_0 .net *"_ivl_76", 0 0, L_0x13ee860;  1 drivers
v0x13e9e60_0 .net *"_ivl_78", 0 0, L_0x13ee970;  1 drivers
v0x13e9f40_0 .net *"_ivl_8", 0 0, L_0x13ebef0;  1 drivers
v0x13ea020_0 .net *"_ivl_80", 0 0, L_0x13eeb80;  1 drivers
v0x13ea100_0 .net *"_ivl_82", 0 0, L_0x13eec90;  1 drivers
v0x13ea1e0_0 .net *"_ivl_84", 0 0, L_0x13eee60;  1 drivers
v0x13ea2c0_0 .net *"_ivl_86", 0 0, L_0x13eef20;  1 drivers
v0x13ea3a0_0 .net *"_ivl_88", 0 0, L_0x13ef100;  1 drivers
v0x13ea480_0 .net "a", 0 0, v0x13e7250_0;  alias, 1 drivers
v0x13ea520_0 .net "b", 0 0, v0x13e72f0_0;  alias, 1 drivers
v0x13ea610_0 .net "c", 0 0, v0x13e7390_0;  alias, 1 drivers
v0x13ea700_0 .net "d", 0 0, v0x13e74d0_0;  alias, 1 drivers
v0x13ea7f0_0 .net "q", 0 0, L_0x13ef210;  alias, 1 drivers
S_0x13ea950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x13b62f0;
 .timescale -12 -12;
E_0x13b0e60 .event anyedge, v0x13eb600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13eb600_0;
    %nor/r;
    %assign/vec4 v0x13eb600_0, 0;
    %wait E_0x13b0e60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13e6a00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e74d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e72f0_0, 0;
    %assign/vec4 v0x13e7250_0, 0;
    %wait E_0x139a9f0;
    %wait E_0x13b1310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e74d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e72f0_0, 0;
    %assign/vec4 v0x13e7250_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b10c0;
    %load/vec4 v0x13e7250_0;
    %load/vec4 v0x13e72f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e7390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e74d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e74d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e72f0_0, 0;
    %assign/vec4 v0x13e7250_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13e7050;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b10c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x13e74d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e72f0_0, 0;
    %assign/vec4 v0x13e7250_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13b62f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb600_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13b62f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13eb2e0_0;
    %inv;
    %store/vec4 v0x13eb2e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13b62f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13e7430_0, v0x13eb760_0, v0x13eb100_0, v0x13eb1a0_0, v0x13eb240_0, v0x13eb380_0, v0x13eb4c0_0, v0x13eb420_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13b62f0;
T_7 ;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13b62f0;
T_8 ;
    %wait E_0x13b10c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13eb560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb560_0, 4, 32;
    %load/vec4 v0x13eb6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb560_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13eb560_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb560_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13eb4c0_0;
    %load/vec4 v0x13eb4c0_0;
    %load/vec4 v0x13eb420_0;
    %xor;
    %load/vec4 v0x13eb4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb560_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13eb560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb560_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter2/response0/top_module.sv";
