
uart_isr_dma_hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094e4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  080096e4  080096e4  0000a6e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009838  08009838  0000b1a0  2**0
                  CONTENTS
  4 .ARM          00000008  08009838  08009838  0000a838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009840  08009840  0000b1a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009840  08009840  0000a840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009844  08009844  0000a844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08009848  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000060  080098a8  0000b060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000100  08009948  0000b100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00005dc0  200001a0  080099e8  0000b1a0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20005f60  080099e8  0000bf60  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00022d71  00000000  00000000  0000b1ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000044b5  00000000  00000000  0002df3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000019e8  00000000  00000000  000323f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000013fd  00000000  00000000  00033de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000074f1  00000000  00000000  000351dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001df6f  00000000  00000000  0003c6ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010ab45  00000000  00000000  0005a63d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00165182  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006fd8  00000000  00000000  001651c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000086  00000000  00000000  0016c1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001a0 	.word	0x200001a0
 800021c:	00000000 	.word	0x00000000
 8000220:	080096cc 	.word	0x080096cc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a4 	.word	0x200001a4
 800023c:	080096cc 	.word	0x080096cc

08000240 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000240:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000242:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000246:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002d0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800024a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800024e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000252:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000254:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000256:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000258:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800025a:	d332      	bcc.n	80002c2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800025c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800025e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000260:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000262:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000264:	d314      	bcc.n	8000290 <_CheckCase2>

08000266 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000266:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000268:	19d0      	adds	r0, r2, r7
 800026a:	bf00      	nop

0800026c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800026c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000270:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000274:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000276:	d005      	beq.n	8000284 <_CSDone>
        LDRB     R3,[R1], #+1
 8000278:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000280:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000282:	d1f3      	bne.n	800026c <_LoopCopyStraight>

08000284 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000284:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000288:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800028a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800028e:	4770      	bx	lr

08000290 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000290:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000292:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000294:	d319      	bcc.n	80002ca <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000296:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000298:	1b12      	subs	r2, r2, r4

0800029a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800029a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800029e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80002a2:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80002a4:	d1f9      	bne.n	800029a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80002a6:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80002a8:	d005      	beq.n	80002b6 <_No2ChunkNeeded>

080002aa <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80002aa:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002ae:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002b2:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80002b4:	d1f9      	bne.n	80002aa <_LoopCopyAfterWrapAround>

080002b6 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 80002b6:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80002ba:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80002bc:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002be:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002c0:	4770      	bx	lr

080002c2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002c2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002c4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002c6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002c8:	d2cd      	bcs.n	8000266 <_Case4>

080002ca <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002ca:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002cc:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ce:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002d0:	200001bc 	.word	0x200001bc

080002d4 <__aeabi_uldivmod>:
 80002d4:	b953      	cbnz	r3, 80002ec <__aeabi_uldivmod+0x18>
 80002d6:	b94a      	cbnz	r2, 80002ec <__aeabi_uldivmod+0x18>
 80002d8:	2900      	cmp	r1, #0
 80002da:	bf08      	it	eq
 80002dc:	2800      	cmpeq	r0, #0
 80002de:	bf1c      	itt	ne
 80002e0:	f04f 31ff 	movne.w	r1, #4294967295
 80002e4:	f04f 30ff 	movne.w	r0, #4294967295
 80002e8:	f000 b96a 	b.w	80005c0 <__aeabi_idiv0>
 80002ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f4:	f000 f806 	bl	8000304 <__udivmoddi4>
 80002f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000300:	b004      	add	sp, #16
 8000302:	4770      	bx	lr

08000304 <__udivmoddi4>:
 8000304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000308:	9d08      	ldr	r5, [sp, #32]
 800030a:	460c      	mov	r4, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14e      	bne.n	80003ae <__udivmoddi4+0xaa>
 8000310:	4694      	mov	ip, r2
 8000312:	458c      	cmp	ip, r1
 8000314:	4686      	mov	lr, r0
 8000316:	fab2 f282 	clz	r2, r2
 800031a:	d962      	bls.n	80003e2 <__udivmoddi4+0xde>
 800031c:	b14a      	cbz	r2, 8000332 <__udivmoddi4+0x2e>
 800031e:	f1c2 0320 	rsb	r3, r2, #32
 8000322:	4091      	lsls	r1, r2
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	fa0c fc02 	lsl.w	ip, ip, r2
 800032c:	4319      	orrs	r1, r3
 800032e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f f68c 	uxth.w	r6, ip
 800033a:	fbb1 f4f7 	udiv	r4, r1, r7
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb07 1114 	mls	r1, r7, r4, r1
 8000346:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034a:	fb04 f106 	mul.w	r1, r4, r6
 800034e:	4299      	cmp	r1, r3
 8000350:	d90a      	bls.n	8000368 <__udivmoddi4+0x64>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f104 30ff 	add.w	r0, r4, #4294967295
 800035a:	f080 8112 	bcs.w	8000582 <__udivmoddi4+0x27e>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 810f 	bls.w	8000582 <__udivmoddi4+0x27e>
 8000364:	3c02      	subs	r4, #2
 8000366:	4463      	add	r3, ip
 8000368:	1a59      	subs	r1, r3, r1
 800036a:	fa1f f38e 	uxth.w	r3, lr
 800036e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000372:	fb07 1110 	mls	r1, r7, r0, r1
 8000376:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037a:	fb00 f606 	mul.w	r6, r0, r6
 800037e:	429e      	cmp	r6, r3
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x94>
 8000382:	eb1c 0303 	adds.w	r3, ip, r3
 8000386:	f100 31ff 	add.w	r1, r0, #4294967295
 800038a:	f080 80fc 	bcs.w	8000586 <__udivmoddi4+0x282>
 800038e:	429e      	cmp	r6, r3
 8000390:	f240 80f9 	bls.w	8000586 <__udivmoddi4+0x282>
 8000394:	4463      	add	r3, ip
 8000396:	3802      	subs	r0, #2
 8000398:	1b9b      	subs	r3, r3, r6
 800039a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa6>
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xba>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb4>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa6>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x150>
 80003c6:	42a3      	cmp	r3, r4
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xcc>
 80003ca:	4290      	cmp	r0, r2
 80003cc:	f0c0 80f0 	bcc.w	80005b0 <__udivmoddi4+0x2ac>
 80003d0:	1a86      	subs	r6, r0, r2
 80003d2:	eb64 0303 	sbc.w	r3, r4, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	2d00      	cmp	r5, #0
 80003da:	d0e6      	beq.n	80003aa <__udivmoddi4+0xa6>
 80003dc:	e9c5 6300 	strd	r6, r3, [r5]
 80003e0:	e7e3      	b.n	80003aa <__udivmoddi4+0xa6>
 80003e2:	2a00      	cmp	r2, #0
 80003e4:	f040 8090 	bne.w	8000508 <__udivmoddi4+0x204>
 80003e8:	eba1 040c 	sub.w	r4, r1, ip
 80003ec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f0:	fa1f f78c 	uxth.w	r7, ip
 80003f4:	2101      	movs	r1, #1
 80003f6:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb08 4416 	mls	r4, r8, r6, r4
 8000402:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000406:	fb07 f006 	mul.w	r0, r7, r6
 800040a:	4298      	cmp	r0, r3
 800040c:	d908      	bls.n	8000420 <__udivmoddi4+0x11c>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 34ff 	add.w	r4, r6, #4294967295
 8000416:	d202      	bcs.n	800041e <__udivmoddi4+0x11a>
 8000418:	4298      	cmp	r0, r3
 800041a:	f200 80cd 	bhi.w	80005b8 <__udivmoddi4+0x2b4>
 800041e:	4626      	mov	r6, r4
 8000420:	1a1c      	subs	r4, r3, r0
 8000422:	fa1f f38e 	uxth.w	r3, lr
 8000426:	fbb4 f0f8 	udiv	r0, r4, r8
 800042a:	fb08 4410 	mls	r4, r8, r0, r4
 800042e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000432:	fb00 f707 	mul.w	r7, r0, r7
 8000436:	429f      	cmp	r7, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x148>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x146>
 8000444:	429f      	cmp	r7, r3
 8000446:	f200 80b0 	bhi.w	80005aa <__udivmoddi4+0x2a6>
 800044a:	4620      	mov	r0, r4
 800044c:	1bdb      	subs	r3, r3, r7
 800044e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x9c>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa20 fc06 	lsr.w	ip, r0, r6
 8000464:	fa04 f301 	lsl.w	r3, r4, r1
 8000468:	ea43 030c 	orr.w	r3, r3, ip
 800046c:	40f4      	lsrs	r4, r6
 800046e:	fa00 f801 	lsl.w	r8, r0, r1
 8000472:	0c38      	lsrs	r0, r7, #16
 8000474:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000478:	fbb4 fef0 	udiv	lr, r4, r0
 800047c:	fa1f fc87 	uxth.w	ip, r7
 8000480:	fb00 441e 	mls	r4, r0, lr, r4
 8000484:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000488:	fb0e f90c 	mul.w	r9, lr, ip
 800048c:	45a1      	cmp	r9, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d90a      	bls.n	80004aa <__udivmoddi4+0x1a6>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049a:	f080 8084 	bcs.w	80005a6 <__udivmoddi4+0x2a2>
 800049e:	45a1      	cmp	r9, r4
 80004a0:	f240 8081 	bls.w	80005a6 <__udivmoddi4+0x2a2>
 80004a4:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a8:	443c      	add	r4, r7
 80004aa:	eba4 0409 	sub.w	r4, r4, r9
 80004ae:	fa1f f983 	uxth.w	r9, r3
 80004b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b6:	fb00 4413 	mls	r4, r0, r3, r4
 80004ba:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004be:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c2:	45a4      	cmp	ip, r4
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x1d2>
 80004c6:	193c      	adds	r4, r7, r4
 80004c8:	f103 30ff 	add.w	r0, r3, #4294967295
 80004cc:	d267      	bcs.n	800059e <__udivmoddi4+0x29a>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d965      	bls.n	800059e <__udivmoddi4+0x29a>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004da:	fba0 9302 	umull	r9, r3, r0, r2
 80004de:	eba4 040c 	sub.w	r4, r4, ip
 80004e2:	429c      	cmp	r4, r3
 80004e4:	46ce      	mov	lr, r9
 80004e6:	469c      	mov	ip, r3
 80004e8:	d351      	bcc.n	800058e <__udivmoddi4+0x28a>
 80004ea:	d04e      	beq.n	800058a <__udivmoddi4+0x286>
 80004ec:	b155      	cbz	r5, 8000504 <__udivmoddi4+0x200>
 80004ee:	ebb8 030e 	subs.w	r3, r8, lr
 80004f2:	eb64 040c 	sbc.w	r4, r4, ip
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	40cb      	lsrs	r3, r1
 80004fc:	431e      	orrs	r6, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	e9c5 6400 	strd	r6, r4, [r5]
 8000504:	2100      	movs	r1, #0
 8000506:	e750      	b.n	80003aa <__udivmoddi4+0xa6>
 8000508:	f1c2 0320 	rsb	r3, r2, #32
 800050c:	fa20 f103 	lsr.w	r1, r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa24 f303 	lsr.w	r3, r4, r3
 8000518:	4094      	lsls	r4, r2
 800051a:	430c      	orrs	r4, r1
 800051c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000520:	fa00 fe02 	lsl.w	lr, r0, r2
 8000524:	fa1f f78c 	uxth.w	r7, ip
 8000528:	fbb3 f0f8 	udiv	r0, r3, r8
 800052c:	fb08 3110 	mls	r1, r8, r0, r3
 8000530:	0c23      	lsrs	r3, r4, #16
 8000532:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000536:	fb00 f107 	mul.w	r1, r0, r7
 800053a:	4299      	cmp	r1, r3
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x24c>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 36ff 	add.w	r6, r0, #4294967295
 8000546:	d22c      	bcs.n	80005a2 <__udivmoddi4+0x29e>
 8000548:	4299      	cmp	r1, r3
 800054a:	d92a      	bls.n	80005a2 <__udivmoddi4+0x29e>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1a5b      	subs	r3, r3, r1
 8000552:	b2a4      	uxth	r4, r4
 8000554:	fbb3 f1f8 	udiv	r1, r3, r8
 8000558:	fb08 3311 	mls	r3, r8, r1, r3
 800055c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000560:	fb01 f307 	mul.w	r3, r1, r7
 8000564:	42a3      	cmp	r3, r4
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x276>
 8000568:	eb1c 0404 	adds.w	r4, ip, r4
 800056c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000570:	d213      	bcs.n	800059a <__udivmoddi4+0x296>
 8000572:	42a3      	cmp	r3, r4
 8000574:	d911      	bls.n	800059a <__udivmoddi4+0x296>
 8000576:	3902      	subs	r1, #2
 8000578:	4464      	add	r4, ip
 800057a:	1ae4      	subs	r4, r4, r3
 800057c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000580:	e739      	b.n	80003f6 <__udivmoddi4+0xf2>
 8000582:	4604      	mov	r4, r0
 8000584:	e6f0      	b.n	8000368 <__udivmoddi4+0x64>
 8000586:	4608      	mov	r0, r1
 8000588:	e706      	b.n	8000398 <__udivmoddi4+0x94>
 800058a:	45c8      	cmp	r8, r9
 800058c:	d2ae      	bcs.n	80004ec <__udivmoddi4+0x1e8>
 800058e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000592:	eb63 0c07 	sbc.w	ip, r3, r7
 8000596:	3801      	subs	r0, #1
 8000598:	e7a8      	b.n	80004ec <__udivmoddi4+0x1e8>
 800059a:	4631      	mov	r1, r6
 800059c:	e7ed      	b.n	800057a <__udivmoddi4+0x276>
 800059e:	4603      	mov	r3, r0
 80005a0:	e799      	b.n	80004d6 <__udivmoddi4+0x1d2>
 80005a2:	4630      	mov	r0, r6
 80005a4:	e7d4      	b.n	8000550 <__udivmoddi4+0x24c>
 80005a6:	46d6      	mov	lr, sl
 80005a8:	e77f      	b.n	80004aa <__udivmoddi4+0x1a6>
 80005aa:	4463      	add	r3, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e74d      	b.n	800044c <__udivmoddi4+0x148>
 80005b0:	4606      	mov	r6, r0
 80005b2:	4623      	mov	r3, r4
 80005b4:	4608      	mov	r0, r1
 80005b6:	e70f      	b.n	80003d8 <__udivmoddi4+0xd4>
 80005b8:	3e02      	subs	r6, #2
 80005ba:	4463      	add	r3, ip
 80005bc:	e730      	b.n	8000420 <__udivmoddi4+0x11c>
 80005be:	bf00      	nop

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80005ca:	4b26      	ldr	r3, [pc, #152]	@ (8000664 <_DoInit+0xa0>)
 80005cc:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80005ce:	22a8      	movs	r2, #168	@ 0xa8
 80005d0:	2100      	movs	r1, #0
 80005d2:	6838      	ldr	r0, [r7, #0]
 80005d4:	f008 ff92 	bl	80094fc <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	2203      	movs	r2, #3
 80005dc:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	2203      	movs	r2, #3
 80005e2:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	4a20      	ldr	r2, [pc, #128]	@ (8000668 <_DoInit+0xa4>)
 80005e8:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	4a1f      	ldr	r2, [pc, #124]	@ (800066c <_DoInit+0xa8>)
 80005ee:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005f6:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	2200      	movs	r2, #0
 80005fc:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	2200      	movs	r2, #0
 8000602:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	2200      	movs	r2, #0
 8000608:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	4a16      	ldr	r2, [pc, #88]	@ (8000668 <_DoInit+0xa4>)
 800060e:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	4a17      	ldr	r2, [pc, #92]	@ (8000670 <_DoInit+0xac>)
 8000614:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	2210      	movs	r2, #16
 800061a:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	2200      	movs	r2, #0
 8000620:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	2200      	movs	r2, #0
 8000626:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	2200      	movs	r2, #0
 800062c:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800062e:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000632:	2300      	movs	r3, #0
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	e00c      	b.n	8000652 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f1c3 030f 	rsb	r3, r3, #15
 800063e:	4a0d      	ldr	r2, [pc, #52]	@ (8000674 <_DoInit+0xb0>)
 8000640:	5cd1      	ldrb	r1, [r2, r3]
 8000642:	683a      	ldr	r2, [r7, #0]
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4413      	add	r3, r2
 8000648:	460a      	mov	r2, r1
 800064a:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	3301      	adds	r3, #1
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2b0f      	cmp	r3, #15
 8000656:	d9ef      	bls.n	8000638 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8000658:	f3bf 8f5f 	dmb	sy
}
 800065c:	bf00      	nop
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	200001bc 	.word	0x200001bc
 8000668:	080096e4 	.word	0x080096e4
 800066c:	20000264 	.word	0x20000264
 8000670:	20000664 	.word	0x20000664
 8000674:	080097a8 	.word	0x080097a8

08000678 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b08c      	sub	sp, #48	@ 0x30
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8000684:	4b3e      	ldr	r3, [pc, #248]	@ (8000780 <SEGGER_RTT_ReadNoLock+0x108>)
 8000686:	623b      	str	r3, [r7, #32]
 8000688:	6a3b      	ldr	r3, [r7, #32]
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	b2db      	uxtb	r3, r3
 800068e:	2b00      	cmp	r3, #0
 8000690:	d101      	bne.n	8000696 <SEGGER_RTT_ReadNoLock+0x1e>
 8000692:	f7ff ff97 	bl	80005c4 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8000696:	68fa      	ldr	r2, [r7, #12]
 8000698:	4613      	mov	r3, r2
 800069a:	005b      	lsls	r3, r3, #1
 800069c:	4413      	add	r3, r2
 800069e:	00db      	lsls	r3, r3, #3
 80006a0:	3360      	adds	r3, #96	@ 0x60
 80006a2:	4a37      	ldr	r2, [pc, #220]	@ (8000780 <SEGGER_RTT_ReadNoLock+0x108>)
 80006a4:	4413      	add	r3, r2
 80006a6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80006ac:	69fb      	ldr	r3, [r7, #28]
 80006ae:	691b      	ldr	r3, [r3, #16]
 80006b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	68db      	ldr	r3, [r3, #12]
 80006b6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80006b8:	2300      	movs	r3, #0
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80006bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006be:	69bb      	ldr	r3, [r7, #24]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	d92b      	bls.n	800071c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80006c4:	69fb      	ldr	r3, [r7, #28]
 80006c6:	689a      	ldr	r2, [r3, #8]
 80006c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80006ce:	697a      	ldr	r2, [r7, #20]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4293      	cmp	r3, r2
 80006d4:	bf28      	it	cs
 80006d6:	4613      	movcs	r3, r2
 80006d8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80006da:	69fb      	ldr	r3, [r7, #28]
 80006dc:	685a      	ldr	r2, [r3, #4]
 80006de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006e0:	4413      	add	r3, r2
 80006e2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80006e4:	697a      	ldr	r2, [r7, #20]
 80006e6:	6939      	ldr	r1, [r7, #16]
 80006e8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80006ea:	f008 ff8b 	bl	8009604 <memcpy>
    NumBytesRead += NumBytesRem;
 80006ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	4413      	add	r3, r2
 80006f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80006f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	4413      	add	r3, r2
 80006fc:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	1ad3      	subs	r3, r2, r3
 8000704:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8000706:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	4413      	add	r3, r2
 800070c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	689b      	ldr	r3, [r3, #8]
 8000712:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000714:	429a      	cmp	r2, r3
 8000716:	d101      	bne.n	800071c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8000718:	2300      	movs	r3, #0
 800071a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800071c:	69ba      	ldr	r2, [r7, #24]
 800071e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000720:	1ad3      	subs	r3, r2, r3
 8000722:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4293      	cmp	r3, r2
 800072a:	bf28      	it	cs
 800072c:	4613      	movcs	r3, r2
 800072e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d019      	beq.n	800076a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8000736:	69fb      	ldr	r3, [r7, #28]
 8000738:	685a      	ldr	r2, [r3, #4]
 800073a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800073c:	4413      	add	r3, r2
 800073e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8000740:	697a      	ldr	r2, [r7, #20]
 8000742:	6939      	ldr	r1, [r7, #16]
 8000744:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000746:	f008 ff5d 	bl	8009604 <memcpy>
    NumBytesRead += NumBytesRem;
 800074a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	4413      	add	r3, r2
 8000750:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8000752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	4413      	add	r3, r2
 8000758:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8000762:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	4413      	add	r3, r2
 8000768:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800076a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800076c:	2b00      	cmp	r3, #0
 800076e:	d002      	beq.n	8000776 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000774:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8000776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000778:	4618      	mov	r0, r3
 800077a:	3730      	adds	r7, #48	@ 0x30
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	200001bc 	.word	0x200001bc

08000784 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
 8000790:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8000792:	4b3d      	ldr	r3, [pc, #244]	@ (8000888 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8000794:	61bb      	str	r3, [r7, #24]
 8000796:	69bb      	ldr	r3, [r7, #24]
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	b2db      	uxtb	r3, r3
 800079c:	2b00      	cmp	r3, #0
 800079e:	d101      	bne.n	80007a4 <SEGGER_RTT_AllocUpBuffer+0x20>
 80007a0:	f7ff ff10 	bl	80005c4 <_DoInit>
  SEGGER_RTT_LOCK();
 80007a4:	f3ef 8311 	mrs	r3, BASEPRI
 80007a8:	f04f 0120 	mov.w	r1, #32
 80007ac:	f381 8811 	msr	BASEPRI, r1
 80007b0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80007b2:	4b35      	ldr	r3, [pc, #212]	@ (8000888 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80007b4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80007ba:	6939      	ldr	r1, [r7, #16]
 80007bc:	69fb      	ldr	r3, [r7, #28]
 80007be:	1c5a      	adds	r2, r3, #1
 80007c0:	4613      	mov	r3, r2
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	4413      	add	r3, r2
 80007c6:	00db      	lsls	r3, r3, #3
 80007c8:	440b      	add	r3, r1
 80007ca:	3304      	adds	r3, #4
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d008      	beq.n	80007e4 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80007d2:	69fb      	ldr	r3, [r7, #28]
 80007d4:	3301      	adds	r3, #1
 80007d6:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80007d8:	693b      	ldr	r3, [r7, #16]
 80007da:	691b      	ldr	r3, [r3, #16]
 80007dc:	69fa      	ldr	r2, [r7, #28]
 80007de:	429a      	cmp	r2, r3
 80007e0:	dbeb      	blt.n	80007ba <SEGGER_RTT_AllocUpBuffer+0x36>
 80007e2:	e000      	b.n	80007e6 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80007e4:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80007e6:	693b      	ldr	r3, [r7, #16]
 80007e8:	691b      	ldr	r3, [r3, #16]
 80007ea:	69fa      	ldr	r2, [r7, #28]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	da3f      	bge.n	8000870 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80007f0:	6939      	ldr	r1, [r7, #16]
 80007f2:	69fb      	ldr	r3, [r7, #28]
 80007f4:	1c5a      	adds	r2, r3, #1
 80007f6:	4613      	mov	r3, r2
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	4413      	add	r3, r2
 80007fc:	00db      	lsls	r3, r3, #3
 80007fe:	440b      	add	r3, r1
 8000800:	68fa      	ldr	r2, [r7, #12]
 8000802:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8000804:	6939      	ldr	r1, [r7, #16]
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	1c5a      	adds	r2, r3, #1
 800080a:	4613      	mov	r3, r2
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	4413      	add	r3, r2
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	440b      	add	r3, r1
 8000814:	3304      	adds	r3, #4
 8000816:	68ba      	ldr	r2, [r7, #8]
 8000818:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800081a:	6939      	ldr	r1, [r7, #16]
 800081c:	69fa      	ldr	r2, [r7, #28]
 800081e:	4613      	mov	r3, r2
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	4413      	add	r3, r2
 8000824:	00db      	lsls	r3, r3, #3
 8000826:	440b      	add	r3, r1
 8000828:	3320      	adds	r3, #32
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800082e:	6939      	ldr	r1, [r7, #16]
 8000830:	69fa      	ldr	r2, [r7, #28]
 8000832:	4613      	mov	r3, r2
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	4413      	add	r3, r2
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	440b      	add	r3, r1
 800083c:	3328      	adds	r3, #40	@ 0x28
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8000842:	6939      	ldr	r1, [r7, #16]
 8000844:	69fa      	ldr	r2, [r7, #28]
 8000846:	4613      	mov	r3, r2
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	4413      	add	r3, r2
 800084c:	00db      	lsls	r3, r3, #3
 800084e:	440b      	add	r3, r1
 8000850:	3324      	adds	r3, #36	@ 0x24
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8000856:	6939      	ldr	r1, [r7, #16]
 8000858:	69fa      	ldr	r2, [r7, #28]
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	440b      	add	r3, r1
 8000864:	332c      	adds	r3, #44	@ 0x2c
 8000866:	683a      	ldr	r2, [r7, #0]
 8000868:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800086a:	f3bf 8f5f 	dmb	sy
 800086e:	e002      	b.n	8000876 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8000870:	f04f 33ff 	mov.w	r3, #4294967295
 8000874:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800087c:	69fb      	ldr	r3, [r7, #28]
}
 800087e:	4618      	mov	r0, r3
 8000880:	3720      	adds	r7, #32
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200001bc 	.word	0x200001bc

0800088c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	@ 0x28
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	607a      	str	r2, [r7, #4]
 8000898:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800089a:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800089c:	623b      	str	r3, [r7, #32]
 800089e:	6a3b      	ldr	r3, [r7, #32]
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d101      	bne.n	80008ac <SEGGER_RTT_ConfigDownBuffer+0x20>
 80008a8:	f7ff fe8c 	bl	80005c4 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80008ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80008ae:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	2b02      	cmp	r3, #2
 80008b4:	d82c      	bhi.n	8000910 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80008b6:	f3ef 8311 	mrs	r3, BASEPRI
 80008ba:	f04f 0120 	mov.w	r1, #32
 80008be:	f381 8811 	msr	BASEPRI, r1
 80008c2:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80008c4:	68fa      	ldr	r2, [r7, #12]
 80008c6:	4613      	mov	r3, r2
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	4413      	add	r3, r2
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	3360      	adds	r3, #96	@ 0x60
 80008d0:	69fa      	ldr	r2, [r7, #28]
 80008d2:	4413      	add	r3, r2
 80008d4:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d00e      	beq.n	80008fa <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	68ba      	ldr	r2, [r7, #8]
 80008e0:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	683a      	ldr	r2, [r7, #0]
 80008ec:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	2200      	movs	r2, #0
 80008f8:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80008fe:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000900:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8000904:	69bb      	ldr	r3, [r7, #24]
 8000906:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
 800090e:	e002      	b.n	8000916 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8000910:	f04f 33ff 	mov.w	r3, #4294967295
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8000916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000918:	4618      	mov	r0, r3
 800091a:	3728      	adds	r7, #40	@ 0x28
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	200001bc 	.word	0x200001bc

08000924 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8000924:	b480      	push	{r7}
 8000926:	b087      	sub	sp, #28
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	1c5a      	adds	r2, r3, #1
 8000938:	60fa      	str	r2, [r7, #12]
 800093a:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2b80      	cmp	r3, #128	@ 0x80
 8000940:	d90a      	bls.n	8000958 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8000942:	2380      	movs	r3, #128	@ 0x80
 8000944:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8000946:	e007      	b.n	8000958 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8000948:	68ba      	ldr	r2, [r7, #8]
 800094a:	1c53      	adds	r3, r2, #1
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	1c59      	adds	r1, r3, #1
 8000952:	60f9      	str	r1, [r7, #12]
 8000954:	7812      	ldrb	r2, [r2, #0]
 8000956:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	1e5a      	subs	r2, r3, #1
 800095c:	607a      	str	r2, [r7, #4]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d003      	beq.n	800096a <_EncodeStr+0x46>
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d1ee      	bne.n	8000948 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 800096a:	68ba      	ldr	r2, [r7, #8]
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	1ad3      	subs	r3, r2, r3
 8000970:	b2da      	uxtb	r2, r3
 8000972:	693b      	ldr	r3, [r7, #16]
 8000974:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8000976:	68fb      	ldr	r3, [r7, #12]
}
 8000978:	4618      	mov	r0, r3
 800097a:	371c      	adds	r7, #28
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	3307      	adds	r3, #7
}
 8000990:	4618      	mov	r0, r3
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80009a2:	4b34      	ldr	r3, [pc, #208]	@ (8000a74 <_HandleIncomingPacket+0xd8>)
 80009a4:	7e1b      	ldrb	r3, [r3, #24]
 80009a6:	4618      	mov	r0, r3
 80009a8:	1cfb      	adds	r3, r7, #3
 80009aa:	2201      	movs	r2, #1
 80009ac:	4619      	mov	r1, r3
 80009ae:	f7ff fe63 	bl	8000678 <SEGGER_RTT_ReadNoLock>
 80009b2:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d057      	beq.n	8000a6a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 80009ba:	78fb      	ldrb	r3, [r7, #3]
 80009bc:	2b80      	cmp	r3, #128	@ 0x80
 80009be:	d031      	beq.n	8000a24 <_HandleIncomingPacket+0x88>
 80009c0:	2b80      	cmp	r3, #128	@ 0x80
 80009c2:	dc40      	bgt.n	8000a46 <_HandleIncomingPacket+0xaa>
 80009c4:	2b07      	cmp	r3, #7
 80009c6:	dc15      	bgt.n	80009f4 <_HandleIncomingPacket+0x58>
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	dd3c      	ble.n	8000a46 <_HandleIncomingPacket+0xaa>
 80009cc:	3b01      	subs	r3, #1
 80009ce:	2b06      	cmp	r3, #6
 80009d0:	d839      	bhi.n	8000a46 <_HandleIncomingPacket+0xaa>
 80009d2:	a201      	add	r2, pc, #4	@ (adr r2, 80009d8 <_HandleIncomingPacket+0x3c>)
 80009d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d8:	080009fb 	.word	0x080009fb
 80009dc:	08000a01 	.word	0x08000a01
 80009e0:	08000a07 	.word	0x08000a07
 80009e4:	08000a0d 	.word	0x08000a0d
 80009e8:	08000a13 	.word	0x08000a13
 80009ec:	08000a19 	.word	0x08000a19
 80009f0:	08000a1f 	.word	0x08000a1f
 80009f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80009f6:	d033      	beq.n	8000a60 <_HandleIncomingPacket+0xc4>
 80009f8:	e025      	b.n	8000a46 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80009fa:	f000 fbe3 	bl	80011c4 <SEGGER_SYSVIEW_Start>
      break;
 80009fe:	e034      	b.n	8000a6a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8000a00:	f000 fc9a 	bl	8001338 <SEGGER_SYSVIEW_Stop>
      break;
 8000a04:	e031      	b.n	8000a6a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8000a06:	f000 fe73 	bl	80016f0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8000a0a:	e02e      	b.n	8000a6a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8000a0c:	f000 fe38 	bl	8001680 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8000a10:	e02b      	b.n	8000a6a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8000a12:	f000 fcb7 	bl	8001384 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8000a16:	e028      	b.n	8000a6a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8000a18:	f000 ff44 	bl	80018a4 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8000a1c:	e025      	b.n	8000a6a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8000a1e:	f000 ff23 	bl	8001868 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8000a22:	e022      	b.n	8000a6a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_HandleIncomingPacket+0xd8>)
 8000a26:	7e1b      	ldrb	r3, [r3, #24]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	1cfb      	adds	r3, r7, #3
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	4619      	mov	r1, r3
 8000a30:	f7ff fe22 	bl	8000678 <SEGGER_RTT_ReadNoLock>
 8000a34:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d013      	beq.n	8000a64 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8000a3c:	78fb      	ldrb	r3, [r7, #3]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 fe88 	bl	8001754 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8000a44:	e00e      	b.n	8000a64 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8000a46:	78fb      	ldrb	r3, [r7, #3]
 8000a48:	b25b      	sxtb	r3, r3
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	da0c      	bge.n	8000a68 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a4e:	4b09      	ldr	r3, [pc, #36]	@ (8000a74 <_HandleIncomingPacket+0xd8>)
 8000a50:	7e1b      	ldrb	r3, [r3, #24]
 8000a52:	4618      	mov	r0, r3
 8000a54:	1cfb      	adds	r3, r7, #3
 8000a56:	2201      	movs	r2, #1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	f7ff fe0d 	bl	8000678 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8000a5e:	e003      	b.n	8000a68 <_HandleIncomingPacket+0xcc>
      break;
 8000a60:	bf00      	nop
 8000a62:	e002      	b.n	8000a6a <_HandleIncomingPacket+0xce>
      break;
 8000a64:	bf00      	nop
 8000a66:	e000      	b.n	8000a6a <_HandleIncomingPacket+0xce>
      break;
 8000a68:	bf00      	nop
    }
  }
}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000a7c 	.word	0x20000a7c

08000a78 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08c      	sub	sp, #48	@ 0x30
 8000a7c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8000a7e:	2301      	movs	r3, #1
 8000a80:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	3301      	adds	r3, #1
 8000a86:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8000a88:	69fb      	ldr	r3, [r7, #28]
 8000a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a8c:	4b31      	ldr	r3, [pc, #196]	@ (8000b54 <_TrySendOverflowPacket+0xdc>)
 8000a8e:	695b      	ldr	r3, [r3, #20]
 8000a90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000a92:	e00b      	b.n	8000aac <_TrySendOverflowPacket+0x34>
 8000a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a9a:	1c59      	adds	r1, r3, #1
 8000a9c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8000a9e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000aa2:	b2d2      	uxtb	r2, r2
 8000aa4:	701a      	strb	r2, [r3, #0]
 8000aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aa8:	09db      	lsrs	r3, r3, #7
 8000aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aae:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ab0:	d8f0      	bhi.n	8000a94 <_TrySendOverflowPacket+0x1c>
 8000ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ab4:	1c5a      	adds	r2, r3, #1
 8000ab6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000ab8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000aba:	b2d2      	uxtb	r2, r2
 8000abc:	701a      	strb	r2, [r3, #0]
 8000abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ac0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000ac2:	4b25      	ldr	r3, [pc, #148]	@ (8000b58 <_TrySendOverflowPacket+0xe0>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000ac8:	4b22      	ldr	r3, [pc, #136]	@ (8000b54 <_TrySendOverflowPacket+0xdc>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	69ba      	ldr	r2, [r7, #24]
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ad6:	697b      	ldr	r3, [r7, #20]
 8000ad8:	623b      	str	r3, [r7, #32]
 8000ada:	e00b      	b.n	8000af4 <_TrySendOverflowPacket+0x7c>
 8000adc:	6a3b      	ldr	r3, [r7, #32]
 8000ade:	b2da      	uxtb	r2, r3
 8000ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae2:	1c59      	adds	r1, r3, #1
 8000ae4:	6279      	str	r1, [r7, #36]	@ 0x24
 8000ae6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000aea:	b2d2      	uxtb	r2, r2
 8000aec:	701a      	strb	r2, [r3, #0]
 8000aee:	6a3b      	ldr	r3, [r7, #32]
 8000af0:	09db      	lsrs	r3, r3, #7
 8000af2:	623b      	str	r3, [r7, #32]
 8000af4:	6a3b      	ldr	r3, [r7, #32]
 8000af6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000af8:	d8f0      	bhi.n	8000adc <_TrySendOverflowPacket+0x64>
 8000afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000afc:	1c5a      	adds	r2, r3, #1
 8000afe:	627a      	str	r2, [r7, #36]	@ 0x24
 8000b00:	6a3a      	ldr	r2, [r7, #32]
 8000b02:	b2d2      	uxtb	r2, r2
 8000b04:	701a      	strb	r2, [r3, #0]
 8000b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b08:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8000b0a:	4b12      	ldr	r3, [pc, #72]	@ (8000b54 <_TrySendOverflowPacket+0xdc>)
 8000b0c:	785b      	ldrb	r3, [r3, #1]
 8000b0e:	4618      	mov	r0, r3
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	69fa      	ldr	r2, [r7, #28]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	461a      	mov	r2, r3
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f7ff fb90 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000b20:	4603      	mov	r3, r0
 8000b22:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d009      	beq.n	8000b3e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b54 <_TrySendOverflowPacket+0xdc>)
 8000b2c:	69bb      	ldr	r3, [r7, #24]
 8000b2e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8000b30:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <_TrySendOverflowPacket+0xdc>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	3b01      	subs	r3, #1
 8000b36:	b2da      	uxtb	r2, r3
 8000b38:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <_TrySendOverflowPacket+0xdc>)
 8000b3a:	701a      	strb	r2, [r3, #0]
 8000b3c:	e004      	b.n	8000b48 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8000b3e:	4b05      	ldr	r3, [pc, #20]	@ (8000b54 <_TrySendOverflowPacket+0xdc>)
 8000b40:	695b      	ldr	r3, [r3, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	4a03      	ldr	r2, [pc, #12]	@ (8000b54 <_TrySendOverflowPacket+0xdc>)
 8000b46:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8000b48:	693b      	ldr	r3, [r7, #16]
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3730      	adds	r7, #48	@ 0x30
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000a7c 	.word	0x20000a7c
 8000b58:	e0001004 	.word	0xe0001004

08000b5c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08a      	sub	sp, #40	@ 0x28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8000b68:	4b98      	ldr	r3, [pc, #608]	@ (8000dcc <_SendPacket+0x270>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d010      	beq.n	8000b92 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8000b70:	4b96      	ldr	r3, [pc, #600]	@ (8000dcc <_SendPacket+0x270>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	f000 812d 	beq.w	8000dd4 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8000b7a:	4b94      	ldr	r3, [pc, #592]	@ (8000dcc <_SendPacket+0x270>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b02      	cmp	r3, #2
 8000b80:	d109      	bne.n	8000b96 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8000b82:	f7ff ff79 	bl	8000a78 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8000b86:	4b91      	ldr	r3, [pc, #580]	@ (8000dcc <_SendPacket+0x270>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	f040 8124 	bne.w	8000dd8 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8000b90:	e001      	b.n	8000b96 <_SendPacket+0x3a>
    goto Send;
 8000b92:	bf00      	nop
 8000b94:	e000      	b.n	8000b98 <_SendPacket+0x3c>
Send:
 8000b96:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b1f      	cmp	r3, #31
 8000b9c:	d809      	bhi.n	8000bb2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8000b9e:	4b8b      	ldr	r3, [pc, #556]	@ (8000dcc <_SendPacket+0x270>)
 8000ba0:	69da      	ldr	r2, [r3, #28]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	f040 8115 	bne.w	8000ddc <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2b17      	cmp	r3, #23
 8000bb6:	d807      	bhi.n	8000bc8 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	60fb      	str	r3, [r7, #12]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	e0c4      	b.n	8000d52 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8000bc8:	68ba      	ldr	r2, [r7, #8]
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8000bd0:	69fb      	ldr	r3, [r7, #28]
 8000bd2:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bd4:	d912      	bls.n	8000bfc <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	09da      	lsrs	r2, r3, #7
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	3b01      	subs	r3, #1
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	b2d2      	uxtb	r2, r2
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8000be6:	69fb      	ldr	r3, [r7, #28]
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	68fa      	ldr	r2, [r7, #12]
 8000bec:	3a01      	subs	r2, #1
 8000bee:	60fa      	str	r2, [r7, #12]
 8000bf0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	701a      	strb	r2, [r3, #0]
 8000bfa:	e006      	b.n	8000c0a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	3b01      	subs	r3, #1
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2b7e      	cmp	r3, #126	@ 0x7e
 8000c0e:	d807      	bhi.n	8000c20 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	701a      	strb	r2, [r3, #0]
 8000c1e:	e098      	b.n	8000d52 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000c26:	d212      	bcs.n	8000c4e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	09da      	lsrs	r2, r3, #7
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	3b01      	subs	r3, #1
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	68fa      	ldr	r2, [r7, #12]
 8000c3e:	3a01      	subs	r2, #1
 8000c40:	60fa      	str	r2, [r7, #12]
 8000c42:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	701a      	strb	r2, [r3, #0]
 8000c4c:	e081      	b.n	8000d52 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8000c54:	d21d      	bcs.n	8000c92 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	0b9a      	lsrs	r2, r3, #14
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	3b01      	subs	r3, #1
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	b2d2      	uxtb	r2, r2
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	09db      	lsrs	r3, r3, #7
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	68fa      	ldr	r2, [r7, #12]
 8000c6e:	3a01      	subs	r2, #1
 8000c70:	60fa      	str	r2, [r7, #12]
 8000c72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	68fa      	ldr	r2, [r7, #12]
 8000c82:	3a01      	subs	r2, #1
 8000c84:	60fa      	str	r2, [r7, #12]
 8000c86:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c8a:	b2da      	uxtb	r2, r3
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	701a      	strb	r2, [r3, #0]
 8000c90:	e05f      	b.n	8000d52 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000c98:	d228      	bcs.n	8000cec <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	0d5a      	lsrs	r2, r3, #21
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	3b01      	subs	r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	b2d2      	uxtb	r2, r2
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	0b9b      	lsrs	r3, r3, #14
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	68fa      	ldr	r2, [r7, #12]
 8000cb2:	3a01      	subs	r2, #1
 8000cb4:	60fa      	str	r2, [r7, #12]
 8000cb6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	09db      	lsrs	r3, r3, #7
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	3a01      	subs	r2, #1
 8000cca:	60fa      	str	r2, [r7, #12]
 8000ccc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	68fa      	ldr	r2, [r7, #12]
 8000cdc:	3a01      	subs	r2, #1
 8000cde:	60fa      	str	r2, [r7, #12]
 8000ce0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	701a      	strb	r2, [r3, #0]
 8000cea:	e032      	b.n	8000d52 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	0f1a      	lsrs	r2, r3, #28
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3b01      	subs	r3, #1
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	b2d2      	uxtb	r2, r2
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	0d5b      	lsrs	r3, r3, #21
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	3a01      	subs	r2, #1
 8000d06:	60fa      	str	r2, [r7, #12]
 8000d08:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d0c:	b2da      	uxtb	r2, r3
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	0b9b      	lsrs	r3, r3, #14
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	68fa      	ldr	r2, [r7, #12]
 8000d1a:	3a01      	subs	r2, #1
 8000d1c:	60fa      	str	r2, [r7, #12]
 8000d1e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d22:	b2da      	uxtb	r2, r3
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	09db      	lsrs	r3, r3, #7
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	3a01      	subs	r2, #1
 8000d32:	60fa      	str	r2, [r7, #12]
 8000d34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d38:	b2da      	uxtb	r2, r3
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	3a01      	subs	r2, #1
 8000d46:	60fa      	str	r2, [r7, #12]
 8000d48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000d52:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd0 <_SendPacket+0x274>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000d58:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <_SendPacket+0x270>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	69ba      	ldr	r2, [r7, #24]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8000d62:	68bb      	ldr	r3, [r7, #8]
 8000d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	623b      	str	r3, [r7, #32]
 8000d6a:	e00b      	b.n	8000d84 <_SendPacket+0x228>
 8000d6c:	6a3b      	ldr	r3, [r7, #32]
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d72:	1c59      	adds	r1, r3, #1
 8000d74:	6279      	str	r1, [r7, #36]	@ 0x24
 8000d76:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000d7a:	b2d2      	uxtb	r2, r2
 8000d7c:	701a      	strb	r2, [r3, #0]
 8000d7e:	6a3b      	ldr	r3, [r7, #32]
 8000d80:	09db      	lsrs	r3, r3, #7
 8000d82:	623b      	str	r3, [r7, #32]
 8000d84:	6a3b      	ldr	r3, [r7, #32]
 8000d86:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d88:	d8f0      	bhi.n	8000d6c <_SendPacket+0x210>
 8000d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d8c:	1c5a      	adds	r2, r3, #1
 8000d8e:	627a      	str	r2, [r7, #36]	@ 0x24
 8000d90:	6a3a      	ldr	r2, [r7, #32]
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d98:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <_SendPacket+0x270>)
 8000d9c:	785b      	ldrb	r3, [r3, #1]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	68ba      	ldr	r2, [r7, #8]
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	461a      	mov	r2, r3
 8000da8:	68f9      	ldr	r1, [r7, #12]
 8000daa:	f7ff fa49 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000dae:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d003      	beq.n	8000dbe <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000db6:	4a05      	ldr	r2, [pc, #20]	@ (8000dcc <_SendPacket+0x270>)
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	60d3      	str	r3, [r2, #12]
 8000dbc:	e00f      	b.n	8000dde <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8000dbe:	4b03      	ldr	r3, [pc, #12]	@ (8000dcc <_SendPacket+0x270>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	4b01      	ldr	r3, [pc, #4]	@ (8000dcc <_SendPacket+0x270>)
 8000dc8:	701a      	strb	r2, [r3, #0]
 8000dca:	e008      	b.n	8000dde <_SendPacket+0x282>
 8000dcc:	20000a7c 	.word	0x20000a7c
 8000dd0:	e0001004 	.word	0xe0001004
    goto SendDone;
 8000dd4:	bf00      	nop
 8000dd6:	e002      	b.n	8000dde <_SendPacket+0x282>
      goto SendDone;
 8000dd8:	bf00      	nop
 8000dda:	e000      	b.n	8000dde <_SendPacket+0x282>
      goto SendDone;
 8000ddc:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8000dde:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <_SendPacket+0x2d4>)
 8000de0:	7e1b      	ldrb	r3, [r3, #24]
 8000de2:	4619      	mov	r1, r3
 8000de4:	4a13      	ldr	r2, [pc, #76]	@ (8000e34 <_SendPacket+0x2d8>)
 8000de6:	460b      	mov	r3, r1
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	440b      	add	r3, r1
 8000dec:	00db      	lsls	r3, r3, #3
 8000dee:	4413      	add	r3, r2
 8000df0:	336c      	adds	r3, #108	@ 0x6c
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <_SendPacket+0x2d4>)
 8000df6:	7e1b      	ldrb	r3, [r3, #24]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	490e      	ldr	r1, [pc, #56]	@ (8000e34 <_SendPacket+0x2d8>)
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	4403      	add	r3, r0
 8000e02:	00db      	lsls	r3, r3, #3
 8000e04:	440b      	add	r3, r1
 8000e06:	3370      	adds	r3, #112	@ 0x70
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d00b      	beq.n	8000e26 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8000e0e:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <_SendPacket+0x2d4>)
 8000e10:	789b      	ldrb	r3, [r3, #2]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d107      	bne.n	8000e26 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <_SendPacket+0x2d4>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8000e1c:	f7ff fdbe 	bl	800099c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8000e20:	4b03      	ldr	r3, [pc, #12]	@ (8000e30 <_SendPacket+0x2d4>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8000e26:	bf00      	nop
 8000e28:	3728      	adds	r7, #40	@ 0x28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000a7c 	.word	0x20000a7c
 8000e34:	200001bc 	.word	0x200001bc

08000e38 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b0a2      	sub	sp, #136	@ 0x88
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	67fb      	str	r3, [r7, #124]	@ 0x7c
  NumArguments = 0;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  for (;;) {
    c = *p++;
 8000e4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000e50:	1c5a      	adds	r2, r3, #1
 8000e52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (c == 0) {
 8000e5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d01d      	beq.n	8000e9e <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 8000e62:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000e66:	2b25      	cmp	r3, #37	@ 0x25
 8000e68:	d1f1      	bne.n	8000e4e <_VPrintHost+0x16>
      c = *p;
 8000e6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	1d19      	adds	r1, r3, #4
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	6011      	str	r1, [r2, #0]
 8000e7c:	6819      	ldr	r1, [r3, #0]
 8000e7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000e82:	1c5a      	adds	r2, r3, #1
 8000e84:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8000e88:	460a      	mov	r2, r1
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	3388      	adds	r3, #136	@ 0x88
 8000e8e:	443b      	add	r3, r7
 8000e90:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 8000e94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000e98:	2b10      	cmp	r3, #16
 8000e9a:	d002      	beq.n	8000ea2 <_VPrintHost+0x6a>
    c = *p++;
 8000e9c:	e7d7      	b.n	8000e4e <_VPrintHost+0x16>
      break;
 8000e9e:	bf00      	nop
 8000ea0:	e000      	b.n	8000ea4 <_VPrintHost+0x6c>
        break;
 8000ea2:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 8000ea4:	f3ef 8311 	mrs	r3, BASEPRI
 8000ea8:	f04f 0120 	mov.w	r1, #32
 8000eac:	f381 8811 	msr	BASEPRI, r1
 8000eb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000eb2:	483f      	ldr	r0, [pc, #252]	@ (8000fb0 <_VPrintHost+0x178>)
 8000eb4:	f7ff fd66 	bl	8000984 <_PreparePacket>
 8000eb8:	6578      	str	r0, [r7, #84]	@ 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8000eba:	2280      	movs	r2, #128	@ 0x80
 8000ebc:	68f9      	ldr	r1, [r7, #12]
 8000ebe:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000ec0:	f7ff fd30 	bl	8000924 <_EncodeStr>
 8000ec4:	67b8      	str	r0, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, Options);
 8000ec6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000ec8:	677b      	str	r3, [r7, #116]	@ 0x74
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	673b      	str	r3, [r7, #112]	@ 0x70
 8000ece:	e00b      	b.n	8000ee8 <_VPrintHost+0xb0>
 8000ed0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000ed2:	b2da      	uxtb	r2, r3
 8000ed4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ed6:	1c59      	adds	r1, r3, #1
 8000ed8:	6779      	str	r1, [r7, #116]	@ 0x74
 8000eda:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	701a      	strb	r2, [r3, #0]
 8000ee2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000ee4:	09db      	lsrs	r3, r3, #7
 8000ee6:	673b      	str	r3, [r7, #112]	@ 0x70
 8000ee8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000eea:	2b7f      	cmp	r3, #127	@ 0x7f
 8000eec:	d8f0      	bhi.n	8000ed0 <_VPrintHost+0x98>
 8000eee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ef0:	1c5a      	adds	r2, r3, #1
 8000ef2:	677a      	str	r2, [r7, #116]	@ 0x74
 8000ef4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	701a      	strb	r2, [r3, #0]
 8000efa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000efc:	67bb      	str	r3, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, NumArguments);
 8000efe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f00:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000f02:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000f06:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000f08:	e00b      	b.n	8000f22 <_VPrintHost+0xea>
 8000f0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000f0c:	b2da      	uxtb	r2, r3
 8000f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f10:	1c59      	adds	r1, r3, #1
 8000f12:	66f9      	str	r1, [r7, #108]	@ 0x6c
 8000f14:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	701a      	strb	r2, [r3, #0]
 8000f1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000f1e:	09db      	lsrs	r3, r3, #7
 8000f20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000f22:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000f24:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f26:	d8f0      	bhi.n	8000f0a <_VPrintHost+0xd2>
 8000f28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f2a:	1c5a      	adds	r2, r3, #1
 8000f2c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000f2e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f36:	67bb      	str	r3, [r7, #120]	@ 0x78
    pParas = aParas;
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 8000f40:	e022      	b.n	8000f88 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 8000f42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f44:	667b      	str	r3, [r7, #100]	@ 0x64
 8000f46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8000f4e:	e00b      	b.n	8000f68 <_VPrintHost+0x130>
 8000f50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000f56:	1c59      	adds	r1, r3, #1
 8000f58:	6679      	str	r1, [r7, #100]	@ 0x64
 8000f5a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000f5e:	b2d2      	uxtb	r2, r2
 8000f60:	701a      	strb	r2, [r3, #0]
 8000f62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f64:	09db      	lsrs	r3, r3, #7
 8000f66:	663b      	str	r3, [r7, #96]	@ 0x60
 8000f68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f6c:	d8f0      	bhi.n	8000f50 <_VPrintHost+0x118>
 8000f6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000f70:	1c5a      	adds	r2, r3, #1
 8000f72:	667a      	str	r2, [r7, #100]	@ 0x64
 8000f74:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	701a      	strb	r2, [r3, #0]
 8000f7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000f7c:	67bb      	str	r3, [r7, #120]	@ 0x78
      pParas++;
 8000f7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f82:	3304      	adds	r3, #4
 8000f84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 8000f88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000f8c:	1e5a      	subs	r2, r3, #1
 8000f8e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1d5      	bne.n	8000f42 <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8000f96:	221a      	movs	r2, #26
 8000f98:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8000f9a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000f9c:	f7ff fdde 	bl	8000b5c <_SendPacket>
    RECORD_END();
 8000fa0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000fa2:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 8000fa6:	2300      	movs	r3, #0
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3788      	adds	r7, #136	@ 0x88
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000aac 	.word	0x20000aac

08000fb4 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
 8000fc0:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fc8:	4917      	ldr	r1, [pc, #92]	@ (8001028 <SEGGER_SYSVIEW_Init+0x74>)
 8000fca:	4818      	ldr	r0, [pc, #96]	@ (800102c <SEGGER_SYSVIEW_Init+0x78>)
 8000fcc:	f7ff fbda 	bl	8000784 <SEGGER_RTT_AllocUpBuffer>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8000fd6:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8000fd8:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8000fda:	785a      	ldrb	r2, [r3, #1]
 8000fdc:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8000fde:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000fe0:	4b13      	ldr	r3, [pc, #76]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8000fe2:	7e1b      	ldrb	r3, [r3, #24]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2308      	movs	r3, #8
 8000fec:	4a11      	ldr	r2, [pc, #68]	@ (8001034 <SEGGER_SYSVIEW_Init+0x80>)
 8000fee:	490f      	ldr	r1, [pc, #60]	@ (800102c <SEGGER_SYSVIEW_Init+0x78>)
 8000ff0:	f7ff fc4c 	bl	800088c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8001038 <SEGGER_SYSVIEW_Init+0x84>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8001000:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8001002:	4a0b      	ldr	r2, [pc, #44]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8001008:	4a09      	ldr	r2, [pc, #36]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800100e:	4a08      	ldr	r2, [pc, #32]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8001014:	4a06      	ldr	r2, [pc, #24]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800101a:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <SEGGER_SYSVIEW_Init+0x7c>)
 800101c:	2200      	movs	r2, #0
 800101e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8001020:	bf00      	nop
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000674 	.word	0x20000674
 800102c:	080096f8 	.word	0x080096f8
 8001030:	20000a7c 	.word	0x20000a7c
 8001034:	20000a74 	.word	0x20000a74
 8001038:	e0001004 	.word	0xe0001004

0800103c <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8001044:	4a04      	ldr	r2, [pc, #16]	@ (8001058 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6113      	str	r3, [r2, #16]
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	20000a7c 	.word	0x20000a7c

0800105c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8001064:	f3ef 8311 	mrs	r3, BASEPRI
 8001068:	f04f 0120 	mov.w	r1, #32
 800106c:	f381 8811 	msr	BASEPRI, r1
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4808      	ldr	r0, [pc, #32]	@ (8001094 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8001074:	f7ff fc86 	bl	8000984 <_PreparePacket>
 8001078:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	68b9      	ldr	r1, [r7, #8]
 800107e:	68b8      	ldr	r0, [r7, #8]
 8001080:	f7ff fd6c 	bl	8000b5c <_SendPacket>
  RECORD_END();
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f383 8811 	msr	BASEPRI, r3
}
 800108a:	bf00      	nop
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000aac 	.word	0x20000aac

08001098 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80010a2:	f3ef 8311 	mrs	r3, BASEPRI
 80010a6:	f04f 0120 	mov.w	r1, #32
 80010aa:	f381 8811 	msr	BASEPRI, r1
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	4816      	ldr	r0, [pc, #88]	@ (800110c <SEGGER_SYSVIEW_RecordU32+0x74>)
 80010b2:	f7ff fc67 	bl	8000984 <_PreparePacket>
 80010b6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	61fb      	str	r3, [r7, #28]
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	61bb      	str	r3, [r7, #24]
 80010c4:	e00b      	b.n	80010de <SEGGER_SYSVIEW_RecordU32+0x46>
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	1c59      	adds	r1, r3, #1
 80010ce:	61f9      	str	r1, [r7, #28]
 80010d0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	701a      	strb	r2, [r3, #0]
 80010d8:	69bb      	ldr	r3, [r7, #24]
 80010da:	09db      	lsrs	r3, r3, #7
 80010dc:	61bb      	str	r3, [r7, #24]
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80010e2:	d8f0      	bhi.n	80010c6 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	1c5a      	adds	r2, r3, #1
 80010e8:	61fa      	str	r2, [r7, #28]
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	68f9      	ldr	r1, [r7, #12]
 80010f8:	6938      	ldr	r0, [r7, #16]
 80010fa:	f7ff fd2f 	bl	8000b5c <_SendPacket>
  RECORD_END();
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	f383 8811 	msr	BASEPRI, r3
}
 8001104:	bf00      	nop
 8001106:	3720      	adds	r7, #32
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000aac 	.word	0x20000aac

08001110 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b08c      	sub	sp, #48	@ 0x30
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800111c:	f3ef 8311 	mrs	r3, BASEPRI
 8001120:	f04f 0120 	mov.w	r1, #32
 8001124:	f381 8811 	msr	BASEPRI, r1
 8001128:	61fb      	str	r3, [r7, #28]
 800112a:	4825      	ldr	r0, [pc, #148]	@ (80011c0 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800112c:	f7ff fc2a 	bl	8000984 <_PreparePacket>
 8001130:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800113e:	e00b      	b.n	8001158 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8001140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001142:	b2da      	uxtb	r2, r3
 8001144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001146:	1c59      	adds	r1, r3, #1
 8001148:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800114a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	701a      	strb	r2, [r3, #0]
 8001152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001154:	09db      	lsrs	r3, r3, #7
 8001156:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800115a:	2b7f      	cmp	r3, #127	@ 0x7f
 800115c:	d8f0      	bhi.n	8001140 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800115e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001160:	1c5a      	adds	r2, r3, #1
 8001162:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001164:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	701a      	strb	r2, [r3, #0]
 800116a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800116c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	627b      	str	r3, [r7, #36]	@ 0x24
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	623b      	str	r3, [r7, #32]
 8001176:	e00b      	b.n	8001190 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8001178:	6a3b      	ldr	r3, [r7, #32]
 800117a:	b2da      	uxtb	r2, r3
 800117c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117e:	1c59      	adds	r1, r3, #1
 8001180:	6279      	str	r1, [r7, #36]	@ 0x24
 8001182:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001186:	b2d2      	uxtb	r2, r2
 8001188:	701a      	strb	r2, [r3, #0]
 800118a:	6a3b      	ldr	r3, [r7, #32]
 800118c:	09db      	lsrs	r3, r3, #7
 800118e:	623b      	str	r3, [r7, #32]
 8001190:	6a3b      	ldr	r3, [r7, #32]
 8001192:	2b7f      	cmp	r3, #127	@ 0x7f
 8001194:	d8f0      	bhi.n	8001178 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8001196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001198:	1c5a      	adds	r2, r3, #1
 800119a:	627a      	str	r2, [r7, #36]	@ 0x24
 800119c:	6a3a      	ldr	r2, [r7, #32]
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	701a      	strb	r2, [r3, #0]
 80011a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a4:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	6979      	ldr	r1, [r7, #20]
 80011aa:	69b8      	ldr	r0, [r7, #24]
 80011ac:	f7ff fcd6 	bl	8000b5c <_SendPacket>
  RECORD_END();
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	f383 8811 	msr	BASEPRI, r3
}
 80011b6:	bf00      	nop
 80011b8:	3730      	adds	r7, #48	@ 0x30
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000aac 	.word	0x20000aac

080011c4 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08c      	sub	sp, #48	@ 0x30
 80011c8:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80011ca:	4b58      	ldr	r3, [pc, #352]	@ (800132c <SEGGER_SYSVIEW_Start+0x168>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80011d0:	f3ef 8311 	mrs	r3, BASEPRI
 80011d4:	f04f 0120 	mov.w	r1, #32
 80011d8:	f381 8811 	msr	BASEPRI, r1
 80011dc:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80011de:	4b53      	ldr	r3, [pc, #332]	@ (800132c <SEGGER_SYSVIEW_Start+0x168>)
 80011e0:	785b      	ldrb	r3, [r3, #1]
 80011e2:	220a      	movs	r2, #10
 80011e4:	4952      	ldr	r1, [pc, #328]	@ (8001330 <SEGGER_SYSVIEW_Start+0x16c>)
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f82a 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80011f2:	200a      	movs	r0, #10
 80011f4:	f7ff ff32 	bl	800105c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80011f8:	f3ef 8311 	mrs	r3, BASEPRI
 80011fc:	f04f 0120 	mov.w	r1, #32
 8001200:	f381 8811 	msr	BASEPRI, r1
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	484b      	ldr	r0, [pc, #300]	@ (8001334 <SEGGER_SYSVIEW_Start+0x170>)
 8001208:	f7ff fbbc 	bl	8000984 <_PreparePacket>
 800120c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001216:	4b45      	ldr	r3, [pc, #276]	@ (800132c <SEGGER_SYSVIEW_Start+0x168>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800121c:	e00b      	b.n	8001236 <SEGGER_SYSVIEW_Start+0x72>
 800121e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001220:	b2da      	uxtb	r2, r3
 8001222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001224:	1c59      	adds	r1, r3, #1
 8001226:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8001228:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001232:	09db      	lsrs	r3, r3, #7
 8001234:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001238:	2b7f      	cmp	r3, #127	@ 0x7f
 800123a:	d8f0      	bhi.n	800121e <SEGGER_SYSVIEW_Start+0x5a>
 800123c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800123e:	1c5a      	adds	r2, r3, #1
 8001240:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001242:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	701a      	strb	r2, [r3, #0]
 8001248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800124a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001250:	4b36      	ldr	r3, [pc, #216]	@ (800132c <SEGGER_SYSVIEW_Start+0x168>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	623b      	str	r3, [r7, #32]
 8001256:	e00b      	b.n	8001270 <SEGGER_SYSVIEW_Start+0xac>
 8001258:	6a3b      	ldr	r3, [r7, #32]
 800125a:	b2da      	uxtb	r2, r3
 800125c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125e:	1c59      	adds	r1, r3, #1
 8001260:	6279      	str	r1, [r7, #36]	@ 0x24
 8001262:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	701a      	strb	r2, [r3, #0]
 800126a:	6a3b      	ldr	r3, [r7, #32]
 800126c:	09db      	lsrs	r3, r3, #7
 800126e:	623b      	str	r3, [r7, #32]
 8001270:	6a3b      	ldr	r3, [r7, #32]
 8001272:	2b7f      	cmp	r3, #127	@ 0x7f
 8001274:	d8f0      	bhi.n	8001258 <SEGGER_SYSVIEW_Start+0x94>
 8001276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001278:	1c5a      	adds	r2, r3, #1
 800127a:	627a      	str	r2, [r7, #36]	@ 0x24
 800127c:	6a3a      	ldr	r2, [r7, #32]
 800127e:	b2d2      	uxtb	r2, r2
 8001280:	701a      	strb	r2, [r3, #0]
 8001282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001284:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	4b28      	ldr	r3, [pc, #160]	@ (800132c <SEGGER_SYSVIEW_Start+0x168>)
 800128c:	691b      	ldr	r3, [r3, #16]
 800128e:	61bb      	str	r3, [r7, #24]
 8001290:	e00b      	b.n	80012aa <SEGGER_SYSVIEW_Start+0xe6>
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	b2da      	uxtb	r2, r3
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	1c59      	adds	r1, r3, #1
 800129a:	61f9      	str	r1, [r7, #28]
 800129c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80012a0:	b2d2      	uxtb	r2, r2
 80012a2:	701a      	strb	r2, [r3, #0]
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	09db      	lsrs	r3, r3, #7
 80012a8:	61bb      	str	r3, [r7, #24]
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80012ae:	d8f0      	bhi.n	8001292 <SEGGER_SYSVIEW_Start+0xce>
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	1c5a      	adds	r2, r3, #1
 80012b4:	61fa      	str	r2, [r7, #28]
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	701a      	strb	r2, [r3, #0]
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	617b      	str	r3, [r7, #20]
 80012c4:	2300      	movs	r3, #0
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	e00b      	b.n	80012e2 <SEGGER_SYSVIEW_Start+0x11e>
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	1c59      	adds	r1, r3, #1
 80012d2:	6179      	str	r1, [r7, #20]
 80012d4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	701a      	strb	r2, [r3, #0]
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	09db      	lsrs	r3, r3, #7
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80012e6:	d8f0      	bhi.n	80012ca <SEGGER_SYSVIEW_Start+0x106>
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	617a      	str	r2, [r7, #20]
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	701a      	strb	r2, [r3, #0]
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80012f8:	2218      	movs	r2, #24
 80012fa:	6839      	ldr	r1, [r7, #0]
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff fc2d 	bl	8000b5c <_SendPacket>
      RECORD_END();
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <SEGGER_SYSVIEW_Start+0x168>)
 800130a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800130c:	2b00      	cmp	r3, #0
 800130e:	d002      	beq.n	8001316 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <SEGGER_SYSVIEW_Start+0x168>)
 8001312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001314:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8001316:	f000 f9eb 	bl	80016f0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800131a:	f000 f9b1 	bl	8001680 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800131e:	f000 fac1 	bl	80018a4 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8001322:	bf00      	nop
 8001324:	3730      	adds	r7, #48	@ 0x30
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000a7c 	.word	0x20000a7c
 8001330:	080097bc 	.word	0x080097bc
 8001334:	20000aac 	.word	0x20000aac

08001338 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800133e:	f3ef 8311 	mrs	r3, BASEPRI
 8001342:	f04f 0120 	mov.w	r1, #32
 8001346:	f381 8811 	msr	BASEPRI, r1
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	480b      	ldr	r0, [pc, #44]	@ (800137c <SEGGER_SYSVIEW_Stop+0x44>)
 800134e:	f7ff fb19 	bl	8000984 <_PreparePacket>
 8001352:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8001354:	4b0a      	ldr	r3, [pc, #40]	@ (8001380 <SEGGER_SYSVIEW_Stop+0x48>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d007      	beq.n	800136c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800135c:	220b      	movs	r2, #11
 800135e:	6839      	ldr	r1, [r7, #0]
 8001360:	6838      	ldr	r0, [r7, #0]
 8001362:	f7ff fbfb 	bl	8000b5c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8001366:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <SEGGER_SYSVIEW_Stop+0x48>)
 8001368:	2200      	movs	r2, #0
 800136a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f383 8811 	msr	BASEPRI, r3
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000aac 	.word	0x20000aac
 8001380:	20000a7c 	.word	0x20000a7c

08001384 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b08c      	sub	sp, #48	@ 0x30
 8001388:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800138a:	f3ef 8311 	mrs	r3, BASEPRI
 800138e:	f04f 0120 	mov.w	r1, #32
 8001392:	f381 8811 	msr	BASEPRI, r1
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	4845      	ldr	r0, [pc, #276]	@ (80014b0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800139a:	f7ff faf3 	bl	8000984 <_PreparePacket>
 800139e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013a8:	4b42      	ldr	r3, [pc, #264]	@ (80014b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013ae:	e00b      	b.n	80013c8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80013b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b6:	1c59      	adds	r1, r3, #1
 80013b8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80013ba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80013be:	b2d2      	uxtb	r2, r2
 80013c0:	701a      	strb	r2, [r3, #0]
 80013c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013c4:	09db      	lsrs	r3, r3, #7
 80013c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80013cc:	d8f0      	bhi.n	80013b0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80013ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80013d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013dc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013e2:	4b34      	ldr	r3, [pc, #208]	@ (80014b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	623b      	str	r3, [r7, #32]
 80013e8:	e00b      	b.n	8001402 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80013ea:	6a3b      	ldr	r3, [r7, #32]
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f0:	1c59      	adds	r1, r3, #1
 80013f2:	6279      	str	r1, [r7, #36]	@ 0x24
 80013f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80013f8:	b2d2      	uxtb	r2, r2
 80013fa:	701a      	strb	r2, [r3, #0]
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	09db      	lsrs	r3, r3, #7
 8001400:	623b      	str	r3, [r7, #32]
 8001402:	6a3b      	ldr	r3, [r7, #32]
 8001404:	2b7f      	cmp	r3, #127	@ 0x7f
 8001406:	d8f0      	bhi.n	80013ea <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8001408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140a:	1c5a      	adds	r2, r3, #1
 800140c:	627a      	str	r2, [r7, #36]	@ 0x24
 800140e:	6a3a      	ldr	r2, [r7, #32]
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	701a      	strb	r2, [r3, #0]
 8001414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001416:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	61fb      	str	r3, [r7, #28]
 800141c:	4b25      	ldr	r3, [pc, #148]	@ (80014b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	61bb      	str	r3, [r7, #24]
 8001422:	e00b      	b.n	800143c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	b2da      	uxtb	r2, r3
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	1c59      	adds	r1, r3, #1
 800142c:	61f9      	str	r1, [r7, #28]
 800142e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	701a      	strb	r2, [r3, #0]
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	09db      	lsrs	r3, r3, #7
 800143a:	61bb      	str	r3, [r7, #24]
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001440:	d8f0      	bhi.n	8001424 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	1c5a      	adds	r2, r3, #1
 8001446:	61fa      	str	r2, [r7, #28]
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	b2d2      	uxtb	r2, r2
 800144c:	701a      	strb	r2, [r3, #0]
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	617b      	str	r3, [r7, #20]
 8001456:	2300      	movs	r3, #0
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	e00b      	b.n	8001474 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	b2da      	uxtb	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	1c59      	adds	r1, r3, #1
 8001464:	6179      	str	r1, [r7, #20]
 8001466:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800146a:	b2d2      	uxtb	r2, r2
 800146c:	701a      	strb	r2, [r3, #0]
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	09db      	lsrs	r3, r3, #7
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	2b7f      	cmp	r3, #127	@ 0x7f
 8001478:	d8f0      	bhi.n	800145c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	1c5a      	adds	r2, r3, #1
 800147e:	617a      	str	r2, [r7, #20]
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	b2d2      	uxtb	r2, r2
 8001484:	701a      	strb	r2, [r3, #0]
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800148a:	2218      	movs	r2, #24
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	68b8      	ldr	r0, [r7, #8]
 8001490:	f7ff fb64 	bl	8000b5c <_SendPacket>
  RECORD_END();
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800149a:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800149c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d002      	beq.n	80014a8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80014a2:	4b04      	ldr	r3, [pc, #16]	@ (80014b4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80014a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a6:	4798      	blx	r3
  }
}
 80014a8:	bf00      	nop
 80014aa:	3730      	adds	r7, #48	@ 0x30
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000aac 	.word	0x20000aac
 80014b4:	20000a7c 	.word	0x20000a7c

080014b8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b092      	sub	sp, #72	@ 0x48
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80014c0:	f3ef 8311 	mrs	r3, BASEPRI
 80014c4:	f04f 0120 	mov.w	r1, #32
 80014c8:	f381 8811 	msr	BASEPRI, r1
 80014cc:	617b      	str	r3, [r7, #20]
 80014ce:	486a      	ldr	r0, [pc, #424]	@ (8001678 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80014d0:	f7ff fa58 	bl	8000984 <_PreparePacket>
 80014d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	4b66      	ldr	r3, [pc, #408]	@ (800167c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80014ea:	e00b      	b.n	8001504 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80014ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014f2:	1c59      	adds	r1, r3, #1
 80014f4:	6479      	str	r1, [r7, #68]	@ 0x44
 80014f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80014fa:	b2d2      	uxtb	r2, r2
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001500:	09db      	lsrs	r3, r3, #7
 8001502:	643b      	str	r3, [r7, #64]	@ 0x40
 8001504:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001506:	2b7f      	cmp	r3, #127	@ 0x7f
 8001508:	d8f0      	bhi.n	80014ec <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800150a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800150c:	1c5a      	adds	r2, r3, #1
 800150e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001510:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	701a      	strb	r2, [r3, #0]
 8001516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001518:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001524:	e00b      	b.n	800153e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8001526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001528:	b2da      	uxtb	r2, r3
 800152a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800152c:	1c59      	adds	r1, r3, #1
 800152e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8001530:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	701a      	strb	r2, [r3, #0]
 8001538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800153a:	09db      	lsrs	r3, r3, #7
 800153c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800153e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001540:	2b7f      	cmp	r3, #127	@ 0x7f
 8001542:	d8f0      	bhi.n	8001526 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8001544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800154a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	701a      	strb	r2, [r3, #0]
 8001550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001552:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2220      	movs	r2, #32
 800155a:	4619      	mov	r1, r3
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f7ff f9e1 	bl	8000924 <_EncodeStr>
 8001562:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8001564:	2209      	movs	r2, #9
 8001566:	68f9      	ldr	r1, [r7, #12]
 8001568:	6938      	ldr	r0, [r7, #16]
 800156a:	f7ff faf7 	bl	8000b5c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	637b      	str	r3, [r7, #52]	@ 0x34
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	4b40      	ldr	r3, [pc, #256]	@ (800167c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	633b      	str	r3, [r7, #48]	@ 0x30
 8001582:	e00b      	b.n	800159c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8001584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001586:	b2da      	uxtb	r2, r3
 8001588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800158a:	1c59      	adds	r1, r3, #1
 800158c:	6379      	str	r1, [r7, #52]	@ 0x34
 800158e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001592:	b2d2      	uxtb	r2, r2
 8001594:	701a      	strb	r2, [r3, #0]
 8001596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001598:	09db      	lsrs	r3, r3, #7
 800159a:	633b      	str	r3, [r7, #48]	@ 0x30
 800159c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800159e:	2b7f      	cmp	r3, #127	@ 0x7f
 80015a0:	d8f0      	bhi.n	8001584 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80015a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015a4:	1c5a      	adds	r2, r3, #1
 80015a6:	637a      	str	r2, [r7, #52]	@ 0x34
 80015a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80015aa:	b2d2      	uxtb	r2, r2
 80015ac:	701a      	strb	r2, [r3, #0]
 80015ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015b0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015bc:	e00b      	b.n	80015d6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80015be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015c4:	1c59      	adds	r1, r3, #1
 80015c6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80015c8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015d2:	09db      	lsrs	r3, r3, #7
 80015d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80015da:	d8f0      	bhi.n	80015be <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80015dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015de:	1c5a      	adds	r2, r3, #1
 80015e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80015e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015e4:	b2d2      	uxtb	r2, r2
 80015e6:	701a      	strb	r2, [r3, #0]
 80015e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ea:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	623b      	str	r3, [r7, #32]
 80015f6:	e00b      	b.n	8001610 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80015f8:	6a3b      	ldr	r3, [r7, #32]
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fe:	1c59      	adds	r1, r3, #1
 8001600:	6279      	str	r1, [r7, #36]	@ 0x24
 8001602:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001606:	b2d2      	uxtb	r2, r2
 8001608:	701a      	strb	r2, [r3, #0]
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	09db      	lsrs	r3, r3, #7
 800160e:	623b      	str	r3, [r7, #32]
 8001610:	6a3b      	ldr	r3, [r7, #32]
 8001612:	2b7f      	cmp	r3, #127	@ 0x7f
 8001614:	d8f0      	bhi.n	80015f8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8001616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001618:	1c5a      	adds	r2, r3, #1
 800161a:	627a      	str	r2, [r7, #36]	@ 0x24
 800161c:	6a3a      	ldr	r2, [r7, #32]
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	701a      	strb	r2, [r3, #0]
 8001622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001624:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	61fb      	str	r3, [r7, #28]
 800162a:	2300      	movs	r3, #0
 800162c:	61bb      	str	r3, [r7, #24]
 800162e:	e00b      	b.n	8001648 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	b2da      	uxtb	r2, r3
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	1c59      	adds	r1, r3, #1
 8001638:	61f9      	str	r1, [r7, #28]
 800163a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800163e:	b2d2      	uxtb	r2, r2
 8001640:	701a      	strb	r2, [r3, #0]
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	09db      	lsrs	r3, r3, #7
 8001646:	61bb      	str	r3, [r7, #24]
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	2b7f      	cmp	r3, #127	@ 0x7f
 800164c:	d8f0      	bhi.n	8001630 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	1c5a      	adds	r2, r3, #1
 8001652:	61fa      	str	r2, [r7, #28]
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	701a      	strb	r2, [r3, #0]
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800165e:	2215      	movs	r2, #21
 8001660:	68f9      	ldr	r1, [r7, #12]
 8001662:	6938      	ldr	r0, [r7, #16]
 8001664:	f7ff fa7a 	bl	8000b5c <_SendPacket>
  RECORD_END();
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	f383 8811 	msr	BASEPRI, r3
}
 800166e:	bf00      	nop
 8001670:	3748      	adds	r7, #72	@ 0x48
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000aac 	.word	0x20000aac
 800167c:	20000a7c 	.word	0x20000a7c

08001680 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8001684:	4b07      	ldr	r3, [pc, #28]	@ (80016a4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8001686:	6a1b      	ldr	r3, [r3, #32]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d008      	beq.n	800169e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800168c:	4b05      	ldr	r3, [pc, #20]	@ (80016a4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d003      	beq.n	800169e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8001696:	4b03      	ldr	r3, [pc, #12]	@ (80016a4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8001698:	6a1b      	ldr	r3, [r3, #32]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	4798      	blx	r3
  }
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000a7c 	.word	0x20000a7c

080016a8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80016b0:	f3ef 8311 	mrs	r3, BASEPRI
 80016b4:	f04f 0120 	mov.w	r1, #32
 80016b8:	f381 8811 	msr	BASEPRI, r1
 80016bc:	617b      	str	r3, [r7, #20]
 80016be:	480b      	ldr	r0, [pc, #44]	@ (80016ec <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80016c0:	f7ff f960 	bl	8000984 <_PreparePacket>
 80016c4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80016c6:	2280      	movs	r2, #128	@ 0x80
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	6938      	ldr	r0, [r7, #16]
 80016cc:	f7ff f92a 	bl	8000924 <_EncodeStr>
 80016d0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80016d2:	220e      	movs	r2, #14
 80016d4:	68f9      	ldr	r1, [r7, #12]
 80016d6:	6938      	ldr	r0, [r7, #16]
 80016d8:	f7ff fa40 	bl	8000b5c <_SendPacket>
  RECORD_END();
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	f383 8811 	msr	BASEPRI, r3
}
 80016e2:	bf00      	nop
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000aac 	.word	0x20000aac

080016f0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80016f6:	4b15      	ldr	r3, [pc, #84]	@ (800174c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80016f8:	6a1b      	ldr	r3, [r3, #32]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d01a      	beq.n	8001734 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80016fe:	4b13      	ldr	r3, [pc, #76]	@ (800174c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8001700:	6a1b      	ldr	r3, [r3, #32]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d015      	beq.n	8001734 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8001708:	4b10      	ldr	r3, [pc, #64]	@ (800174c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800170a:	6a1b      	ldr	r3, [r3, #32]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4798      	blx	r3
 8001710:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8001714:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8001716:	e9d7 0100 	ldrd	r0, r1, [r7]
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	f04f 0300 	mov.w	r3, #0
 8001722:	000a      	movs	r2, r1
 8001724:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8001726:	4613      	mov	r3, r2
 8001728:	461a      	mov	r2, r3
 800172a:	4621      	mov	r1, r4
 800172c:	200d      	movs	r0, #13
 800172e:	f7ff fcef 	bl	8001110 <SEGGER_SYSVIEW_RecordU32x2>
 8001732:	e006      	b.n	8001742 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8001734:	4b06      	ldr	r3, [pc, #24]	@ (8001750 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4619      	mov	r1, r3
 800173a:	200c      	movs	r0, #12
 800173c:	f7ff fcac 	bl	8001098 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8001740:	bf00      	nop
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	bd90      	pop	{r4, r7, pc}
 800174a:	bf00      	nop
 800174c:	20000a7c 	.word	0x20000a7c
 8001750:	e0001004 	.word	0xe0001004

08001754 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b08c      	sub	sp, #48	@ 0x30
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800175e:	4b40      	ldr	r3, [pc, #256]	@ (8001860 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d077      	beq.n	8001856 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8001766:	4b3e      	ldr	r3, [pc, #248]	@ (8001860 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800176c:	2300      	movs	r3, #0
 800176e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001770:	e008      	b.n	8001784 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8001772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8001778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800177a:	2b00      	cmp	r3, #0
 800177c:	d007      	beq.n	800178e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800177e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001780:	3301      	adds	r3, #1
 8001782:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001788:	429a      	cmp	r2, r3
 800178a:	d3f2      	bcc.n	8001772 <SEGGER_SYSVIEW_SendModule+0x1e>
 800178c:	e000      	b.n	8001790 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800178e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8001790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001792:	2b00      	cmp	r3, #0
 8001794:	d055      	beq.n	8001842 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8001796:	f3ef 8311 	mrs	r3, BASEPRI
 800179a:	f04f 0120 	mov.w	r1, #32
 800179e:	f381 8811 	msr	BASEPRI, r1
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	482f      	ldr	r0, [pc, #188]	@ (8001864 <SEGGER_SYSVIEW_SendModule+0x110>)
 80017a6:	f7ff f8ed 	bl	8000984 <_PreparePacket>
 80017aa:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	623b      	str	r3, [r7, #32]
 80017b8:	e00b      	b.n	80017d2 <SEGGER_SYSVIEW_SendModule+0x7e>
 80017ba:	6a3b      	ldr	r3, [r7, #32]
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c0:	1c59      	adds	r1, r3, #1
 80017c2:	6279      	str	r1, [r7, #36]	@ 0x24
 80017c4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	701a      	strb	r2, [r3, #0]
 80017cc:	6a3b      	ldr	r3, [r7, #32]
 80017ce:	09db      	lsrs	r3, r3, #7
 80017d0:	623b      	str	r3, [r7, #32]
 80017d2:	6a3b      	ldr	r3, [r7, #32]
 80017d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80017d6:	d8f0      	bhi.n	80017ba <SEGGER_SYSVIEW_SendModule+0x66>
 80017d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017da:	1c5a      	adds	r2, r3, #1
 80017dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80017de:	6a3a      	ldr	r2, [r7, #32]
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	701a      	strb	r2, [r3, #0]
 80017e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	61fb      	str	r3, [r7, #28]
 80017ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	61bb      	str	r3, [r7, #24]
 80017f2:	e00b      	b.n	800180c <SEGGER_SYSVIEW_SendModule+0xb8>
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	1c59      	adds	r1, r3, #1
 80017fc:	61f9      	str	r1, [r7, #28]
 80017fe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	701a      	strb	r2, [r3, #0]
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	09db      	lsrs	r3, r3, #7
 800180a:	61bb      	str	r3, [r7, #24]
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001810:	d8f0      	bhi.n	80017f4 <SEGGER_SYSVIEW_SendModule+0xa0>
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	1c5a      	adds	r2, r3, #1
 8001816:	61fa      	str	r2, [r7, #28]
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8001822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2280      	movs	r2, #128	@ 0x80
 8001828:	4619      	mov	r1, r3
 800182a:	68f8      	ldr	r0, [r7, #12]
 800182c:	f7ff f87a 	bl	8000924 <_EncodeStr>
 8001830:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8001832:	2216      	movs	r2, #22
 8001834:	68f9      	ldr	r1, [r7, #12]
 8001836:	6938      	ldr	r0, [r7, #16]
 8001838:	f7ff f990 	bl	8000b5c <_SendPacket>
      RECORD_END();
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8001842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001844:	2b00      	cmp	r3, #0
 8001846:	d006      	beq.n	8001856 <SEGGER_SYSVIEW_SendModule+0x102>
 8001848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d002      	beq.n	8001856 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8001850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	4798      	blx	r3
    }
  }
}
 8001856:	bf00      	nop
 8001858:	3730      	adds	r7, #48	@ 0x30
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000aa4 	.word	0x20000aa4
 8001864:	20000aac 	.word	0x20000aac

08001868 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800186e:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00f      	beq.n	8001896 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8001876:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d002      	beq.n	800188a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f2      	bne.n	800187c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000aa4 	.word	0x20000aa4

080018a4 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80018aa:	f3ef 8311 	mrs	r3, BASEPRI
 80018ae:	f04f 0120 	mov.w	r1, #32
 80018b2:	f381 8811 	msr	BASEPRI, r1
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	4817      	ldr	r0, [pc, #92]	@ (8001918 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80018ba:	f7ff f863 	bl	8000984 <_PreparePacket>
 80018be:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	617b      	str	r3, [r7, #20]
 80018c8:	4b14      	ldr	r3, [pc, #80]	@ (800191c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	e00b      	b.n	80018e8 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	1c59      	adds	r1, r3, #1
 80018d8:	6179      	str	r1, [r7, #20]
 80018da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80018de:	b2d2      	uxtb	r2, r2
 80018e0:	701a      	strb	r2, [r3, #0]
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	09db      	lsrs	r3, r3, #7
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80018ec:	d8f0      	bhi.n	80018d0 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	1c5a      	adds	r2, r3, #1
 80018f2:	617a      	str	r2, [r7, #20]
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	701a      	strb	r2, [r3, #0]
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80018fe:	221b      	movs	r2, #27
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	68b8      	ldr	r0, [r7, #8]
 8001904:	f7ff f92a 	bl	8000b5c <_SendPacket>
  RECORD_END();
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f383 8811 	msr	BASEPRI, r3
}
 800190e:	bf00      	nop
 8001910:	3718      	adds	r7, #24
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000aac 	.word	0x20000aac
 800191c:	20000aa8 	.word	0x20000aa8

08001920 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 8001920:	b40f      	push	{r0, r1, r2, r3}
 8001922:	b580      	push	{r7, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800192e:	1d3b      	adds	r3, r7, #4
 8001930:	461a      	mov	r2, r3
 8001932:	2100      	movs	r1, #0
 8001934:	6938      	ldr	r0, [r7, #16]
 8001936:	f7ff fa7f 	bl	8000e38 <_VPrintHost>
  va_end(ParamList);
#endif
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001944:	b004      	add	sp, #16
 8001946:	4770      	bx	lr

08001948 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800194c:	4803      	ldr	r0, [pc, #12]	@ (800195c <_cbSendSystemDesc+0x14>)
 800194e:	f7ff feab 	bl	80016a8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8001952:	4803      	ldr	r0, [pc, #12]	@ (8001960 <_cbSendSystemDesc+0x18>)
 8001954:	f7ff fea8 	bl	80016a8 <SEGGER_SYSVIEW_SendSysDesc>
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	08009700 	.word	0x08009700
 8001960:	08009734 	.word	0x08009734

08001964 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <SEGGER_SYSVIEW_Conf+0x20>)
 800196a:	6818      	ldr	r0, [r3, #0]
 800196c:	4b05      	ldr	r3, [pc, #20]	@ (8001984 <SEGGER_SYSVIEW_Conf+0x20>)
 800196e:	6819      	ldr	r1, [r3, #0]
 8001970:	4b05      	ldr	r3, [pc, #20]	@ (8001988 <SEGGER_SYSVIEW_Conf+0x24>)
 8001972:	4a06      	ldr	r2, [pc, #24]	@ (800198c <SEGGER_SYSVIEW_Conf+0x28>)
 8001974:	f7ff fb1e 	bl	8000fb4 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8001978:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800197c:	f7ff fb5e 	bl	800103c <SEGGER_SYSVIEW_SetRAMBase>
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20000000 	.word	0x20000000
 8001988:	08001949 	.word	0x08001949
 800198c:	080097c8 	.word	0x080097c8

08001990 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8001990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001992:	b085      	sub	sp, #20
 8001994:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	e048      	b.n	8001a2e <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800199c:	4929      	ldr	r1, [pc, #164]	@ (8001a44 <_cbSendTaskList+0xb4>)
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	4613      	mov	r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	4413      	add	r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	440b      	add	r3, r1
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f006 fbf7 	bl	80081a0 <uxTaskGetStackHighWaterMark>
 80019b2:	4601      	mov	r1, r0
 80019b4:	4823      	ldr	r0, [pc, #140]	@ (8001a44 <_cbSendTaskList+0xb4>)
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	4613      	mov	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4413      	add	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4403      	add	r3, r0
 80019c2:	3310      	adds	r3, #16
 80019c4:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80019c6:	491f      	ldr	r1, [pc, #124]	@ (8001a44 <_cbSendTaskList+0xb4>)
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	4613      	mov	r3, r2
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	4413      	add	r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	440b      	add	r3, r1
 80019d4:	6818      	ldr	r0, [r3, #0]
 80019d6:	491b      	ldr	r1, [pc, #108]	@ (8001a44 <_cbSendTaskList+0xb4>)
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	4613      	mov	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4413      	add	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	440b      	add	r3, r1
 80019e4:	3304      	adds	r3, #4
 80019e6:	6819      	ldr	r1, [r3, #0]
 80019e8:	4c16      	ldr	r4, [pc, #88]	@ (8001a44 <_cbSendTaskList+0xb4>)
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	4613      	mov	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4413      	add	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4423      	add	r3, r4
 80019f6:	3308      	adds	r3, #8
 80019f8:	681c      	ldr	r4, [r3, #0]
 80019fa:	4d12      	ldr	r5, [pc, #72]	@ (8001a44 <_cbSendTaskList+0xb4>)
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	442b      	add	r3, r5
 8001a08:	330c      	adds	r3, #12
 8001a0a:	681d      	ldr	r5, [r3, #0]
 8001a0c:	4e0d      	ldr	r6, [pc, #52]	@ (8001a44 <_cbSendTaskList+0xb4>)
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	4613      	mov	r3, r2
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	4413      	add	r3, r2
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4433      	add	r3, r6
 8001a1a:	3310      	adds	r3, #16
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	462b      	mov	r3, r5
 8001a22:	4622      	mov	r2, r4
 8001a24:	f000 f855 	bl	8001ad2 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <_cbSendTaskList+0xb8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d3b1      	bcc.n	800199c <_cbSendTaskList+0xc>
  }
}
 8001a38:	bf00      	nop
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000b90 	.word	0x20000b90
 8001a48:	20000c30 	.word	0x20000c30

08001a4c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8001a4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8001a54:	f006 f886 	bl	8007b64 <xTaskGetTickCountFromISR>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	469a      	mov	sl, r3
 8001a5e:	4693      	mov	fp, r2
 8001a60:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8001a64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	f04f 0a00 	mov.w	sl, #0
 8001a70:	f04f 0b00 	mov.w	fp, #0
 8001a74:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8001a78:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8001a7c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8001a80:	4652      	mov	r2, sl
 8001a82:	465b      	mov	r3, fp
 8001a84:	1a14      	subs	r4, r2, r0
 8001a86:	eb63 0501 	sbc.w	r5, r3, r1
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	00ab      	lsls	r3, r5, #2
 8001a94:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001a98:	00a2      	lsls	r2, r4, #2
 8001a9a:	4614      	mov	r4, r2
 8001a9c:	461d      	mov	r5, r3
 8001a9e:	eb14 0800 	adds.w	r8, r4, r0
 8001aa2:	eb45 0901 	adc.w	r9, r5, r1
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	f04f 0300 	mov.w	r3, #0
 8001aae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ab2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ab6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001aba:	4690      	mov	r8, r2
 8001abc:	4699      	mov	r9, r3
 8001abe:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8001ac2:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001ac6:	4610      	mov	r0, r2
 8001ac8:	4619      	mov	r1, r3
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001ad2 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b08a      	sub	sp, #40	@ 0x28
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	60f8      	str	r0, [r7, #12]
 8001ada:	60b9      	str	r1, [r7, #8]
 8001adc:	607a      	str	r2, [r7, #4]
 8001ade:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	2214      	movs	r2, #20
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f007 fd07 	bl	80094fc <memset>
  TaskInfo.TaskID     = TaskID;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8001afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b00:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff fcd6 	bl	80014b8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8001b0c:	bf00      	nop
 8001b0e:	3728      	adds	r7, #40	@ 0x28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b14:	b590      	push	{r4, r7, lr}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1a:	f000 fe16 	bl	800274a <HAL_Init>

  /* USER CODE BEGIN Init */
  SEGGER_SYSVIEW_Conf();
 8001b1e:	f7ff ff21 	bl	8001964 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b22:	f000 f857 	bl	8001bd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b26:	f000 f9f1 	bl	8001f0c <MX_GPIO_Init>
  MX_DMA_Init();
 8001b2a:	f000 f9d1 	bl	8001ed0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001b2e:	f000 f971 	bl	8001e14 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001b32:	f000 f99f 	bl	8001e74 <MX_USB_OTG_FS_PCD_Init>
  MX_UART4_Init();
 8001b36:	f000 f90d 	bl	8001d54 <MX_UART4_Init>
  MX_ETH_Init();
 8001b3a:	f000 f8bd 	bl	8001cb8 <MX_ETH_Init>
  MX_USART2_UART_Init();
 8001b3e:	f000 f939 	bl	8001db4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001b42:	f004 fd05 	bl	8006550 <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of startUart2Traffic */
  startUart2TrafficHandle = osTimerNew(startUart2TrafficEntry, osTimerOnce, NULL, &startUart2Traffic_attributes);
 8001b46:	4b18      	ldr	r3, [pc, #96]	@ (8001ba8 <main+0x94>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4817      	ldr	r0, [pc, #92]	@ (8001bac <main+0x98>)
 8001b4e:	f004 fe53 	bl	80067f8 <osTimerNew>
 8001b52:	4603      	mov	r3, r0
 8001b54:	4a16      	ldr	r2, [pc, #88]	@ (8001bb0 <main+0x9c>)
 8001b56:	6013      	str	r3, [r2, #0]

  /* creation of sendUart2Traffic */
  sendUart2TrafficHandle = osTimerNew(sendUart2TrafficEntry, osTimerPeriodic, NULL, &sendUart2Traffic_attributes);
 8001b58:	4b16      	ldr	r3, [pc, #88]	@ (8001bb4 <main+0xa0>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	4816      	ldr	r0, [pc, #88]	@ (8001bb8 <main+0xa4>)
 8001b60:	f004 fe4a 	bl	80067f8 <osTimerNew>
 8001b64:	4603      	mov	r3, r0
 8001b66:	4a15      	ldr	r2, [pc, #84]	@ (8001bbc <main+0xa8>)
 8001b68:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  xTimerStart(startUart2TrafficHandle, 500 / portTICK_PERIOD_MS);
 8001b6a:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <main+0x9c>)
 8001b6c:	681c      	ldr	r4, [r3, #0]
 8001b6e:	f005 ffe9 	bl	8007b44 <xTaskGetTickCount>
 8001b72:	4602      	mov	r2, r0
 8001b74:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	4620      	mov	r0, r4
 8001b80:	f006 fd58 	bl	8008634 <xTimerGenericCommand>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001b84:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc0 <main+0xac>)
 8001b86:	2100      	movs	r1, #0
 8001b88:	480e      	ldr	r0, [pc, #56]	@ (8001bc4 <main+0xb0>)
 8001b8a:	f004 fd4b 	bl	8006624 <osThreadNew>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc8 <main+0xb4>)
 8001b92:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  HAL_UART_Receive_DMA (&huart4, UART4_rxBuffer, 1);
 8001b94:	2201      	movs	r2, #1
 8001b96:	490d      	ldr	r1, [pc, #52]	@ (8001bcc <main+0xb8>)
 8001b98:	480d      	ldr	r0, [pc, #52]	@ (8001bd0 <main+0xbc>)
 8001b9a:	f003 fb42 	bl	8005222 <HAL_UART_Receive_DMA>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001b9e:	f004 fd0b 	bl	80065b8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ba2:	bf00      	nop
 8001ba4:	e7fd      	b.n	8001ba2 <main+0x8e>
 8001ba6:	bf00      	nop
 8001ba8:	080097f8 	.word	0x080097f8
 8001bac:	08002089 	.word	0x08002089
 8001bb0:	2000142c 	.word	0x2000142c
 8001bb4:	08009808 	.word	0x08009808
 8001bb8:	080020c1 	.word	0x080020c1
 8001bbc:	20001430 	.word	0x20001430
 8001bc0:	080097d4 	.word	0x080097d4
 8001bc4:	08002079 	.word	0x08002079
 8001bc8:	20001428 	.word	0x20001428
 8001bcc:	20000c34 	.word	0x20000c34
 8001bd0:	20000d28 	.word	0x20000d28

08001bd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b094      	sub	sp, #80	@ 0x50
 8001bd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bda:	f107 031c 	add.w	r3, r7, #28
 8001bde:	2234      	movs	r2, #52	@ 0x34
 8001be0:	2100      	movs	r1, #0
 8001be2:	4618      	mov	r0, r3
 8001be4:	f007 fc8a 	bl	80094fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001be8:	f107 0308 	add.w	r3, r7, #8
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001bf8:	f002 f8e6 	bl	8003dc8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bfc:	4b2c      	ldr	r3, [pc, #176]	@ (8001cb0 <SystemClock_Config+0xdc>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	4a2b      	ldr	r2, [pc, #172]	@ (8001cb0 <SystemClock_Config+0xdc>)
 8001c02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c08:	4b29      	ldr	r3, [pc, #164]	@ (8001cb0 <SystemClock_Config+0xdc>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c10:	607b      	str	r3, [r7, #4]
 8001c12:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001c14:	4b27      	ldr	r3, [pc, #156]	@ (8001cb4 <SystemClock_Config+0xe0>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001c1c:	4a25      	ldr	r2, [pc, #148]	@ (8001cb4 <SystemClock_Config+0xe0>)
 8001c1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b23      	ldr	r3, [pc, #140]	@ (8001cb4 <SystemClock_Config+0xe0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c2c:	603b      	str	r3, [r7, #0]
 8001c2e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c30:	2301      	movs	r3, #1
 8001c32:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c34:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001c38:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c3e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c42:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c44:	2304      	movs	r3, #4
 8001c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001c48:	2360      	movs	r3, #96	@ 0x60
 8001c4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c50:	2304      	movs	r3, #4
 8001c52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c54:	2302      	movs	r3, #2
 8001c56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c58:	f107 031c 	add.w	r3, r7, #28
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f002 f913 	bl	8003e88 <HAL_RCC_OscConfig>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c68:	f000 fa42 	bl	80020f0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001c6c:	f002 f8bc 	bl	8003de8 <HAL_PWREx_EnableOverDrive>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001c76:	f000 fa3b 	bl	80020f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c7a:	230f      	movs	r3, #15
 8001c7c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c90:	f107 0308 	add.w	r3, r7, #8
 8001c94:	2103      	movs	r1, #3
 8001c96:	4618      	mov	r0, r3
 8001c98:	f002 fba4 	bl	80043e4 <HAL_RCC_ClockConfig>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001ca2:	f000 fa25 	bl	80020f0 <Error_Handler>
  }
}
 8001ca6:	bf00      	nop
 8001ca8:	3750      	adds	r7, #80	@ 0x50
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40007000 	.word	0x40007000

08001cb8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <MX_ETH_Init+0x84>)
 8001cbe:	4a20      	ldr	r2, [pc, #128]	@ (8001d40 <MX_ETH_Init+0x88>)
 8001cc0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001cc2:	4b20      	ldr	r3, [pc, #128]	@ (8001d44 <MX_ETH_Init+0x8c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d44 <MX_ETH_Init+0x8c>)
 8001cca:	2280      	movs	r2, #128	@ 0x80
 8001ccc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001cce:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <MX_ETH_Init+0x8c>)
 8001cd0:	22e1      	movs	r2, #225	@ 0xe1
 8001cd2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d44 <MX_ETH_Init+0x8c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001cda:	4b1a      	ldr	r3, [pc, #104]	@ (8001d44 <MX_ETH_Init+0x8c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001ce0:	4b18      	ldr	r3, [pc, #96]	@ (8001d44 <MX_ETH_Init+0x8c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <MX_ETH_Init+0x84>)
 8001ce8:	4a16      	ldr	r2, [pc, #88]	@ (8001d44 <MX_ETH_Init+0x8c>)
 8001cea:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001cec:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <MX_ETH_Init+0x84>)
 8001cee:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001cf2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <MX_ETH_Init+0x84>)
 8001cf6:	4a14      	ldr	r2, [pc, #80]	@ (8001d48 <MX_ETH_Init+0x90>)
 8001cf8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001cfa:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <MX_ETH_Init+0x84>)
 8001cfc:	4a13      	ldr	r2, [pc, #76]	@ (8001d4c <MX_ETH_Init+0x94>)
 8001cfe:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001d00:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <MX_ETH_Init+0x84>)
 8001d02:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001d06:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001d08:	480c      	ldr	r0, [pc, #48]	@ (8001d3c <MX_ETH_Init+0x84>)
 8001d0a:	f001 fa29 	bl	8003160 <HAL_ETH_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001d14:	f000 f9ec 	bl	80020f0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001d18:	2238      	movs	r2, #56	@ 0x38
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	480c      	ldr	r0, [pc, #48]	@ (8001d50 <MX_ETH_Init+0x98>)
 8001d1e:	f007 fbed 	bl	80094fc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <MX_ETH_Init+0x98>)
 8001d24:	2221      	movs	r2, #33	@ 0x21
 8001d26:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001d28:	4b09      	ldr	r3, [pc, #36]	@ (8001d50 <MX_ETH_Init+0x98>)
 8001d2a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001d2e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001d30:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <MX_ETH_Init+0x98>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000c78 	.word	0x20000c78
 8001d40:	40028000 	.word	0x40028000
 8001d44:	20001434 	.word	0x20001434
 8001d48:	20000100 	.word	0x20000100
 8001d4c:	20000060 	.word	0x20000060
 8001d50:	20000c40 	.word	0x20000c40

08001d54 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001d58:	4b14      	ldr	r3, [pc, #80]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d5a:	4a15      	ldr	r2, [pc, #84]	@ (8001db0 <MX_UART4_Init+0x5c>)
 8001d5c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001d5e:	4b13      	ldr	r3, [pc, #76]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d64:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001d66:	4b11      	ldr	r3, [pc, #68]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001d72:	4b0e      	ldr	r3, [pc, #56]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d7a:	220c      	movs	r2, #12
 8001d7c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d84:	4b09      	ldr	r3, [pc, #36]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d8a:	4b08      	ldr	r3, [pc, #32]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d90:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001d96:	4805      	ldr	r0, [pc, #20]	@ (8001dac <MX_UART4_Init+0x58>)
 8001d98:	f003 f972 	bl	8005080 <HAL_UART_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8001da2:	f000 f9a5 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000d28 	.word	0x20000d28
 8001db0:	40004c00 	.word	0x40004c00

08001db4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001db8:	4b14      	ldr	r3, [pc, #80]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001dba:	4a15      	ldr	r2, [pc, #84]	@ (8001e10 <MX_USART2_UART_Init+0x5c>)
 8001dbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dbe:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001dc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dc6:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001dda:	220c      	movs	r2, #12
 8001ddc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dde:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001de4:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dea:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001df0:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001df6:	4805      	ldr	r0, [pc, #20]	@ (8001e0c <MX_USART2_UART_Init+0x58>)
 8001df8:	f003 f942 	bl	8005080 <HAL_UART_Init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e02:	f000 f975 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000db0 	.word	0x20000db0
 8001e10:	40004400 	.word	0x40004400

08001e14 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e18:	4b14      	ldr	r3, [pc, #80]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e1a:	4a15      	ldr	r2, [pc, #84]	@ (8001e70 <MX_USART3_UART_Init+0x5c>)
 8001e1c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e1e:	4b13      	ldr	r3, [pc, #76]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e24:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e26:	4b11      	ldr	r3, [pc, #68]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e32:	4b0e      	ldr	r3, [pc, #56]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e44:	4b09      	ldr	r3, [pc, #36]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e4a:	4b08      	ldr	r3, [pc, #32]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e50:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e56:	4805      	ldr	r0, [pc, #20]	@ (8001e6c <MX_USART3_UART_Init+0x58>)
 8001e58:	f003 f912 	bl	8005080 <HAL_UART_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e62:	f000 f945 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000e38 	.word	0x20000e38
 8001e70:	40004800 	.word	0x40004800

08001e74 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001e78:	4b14      	ldr	r3, [pc, #80]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e7a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e7e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001e80:	4b12      	ldr	r3, [pc, #72]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e82:	2206      	movs	r2, #6
 8001e84:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001e86:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e88:	2202      	movs	r2, #2
 8001e8a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001e92:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e94:	2202      	movs	r2, #2
 8001e96:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001e98:	4b0c      	ldr	r3, [pc, #48]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001ea4:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001eaa:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001eb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001eb6:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eb8:	f001 fe3d 	bl	8003b36 <HAL_PCD_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001ec2:	f000 f915 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000f20 	.word	0x20000f20

08001ed0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8001f08 <MX_DMA_Init+0x38>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	4a0b      	ldr	r2, [pc, #44]	@ (8001f08 <MX_DMA_Init+0x38>)
 8001edc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee2:	4b09      	ldr	r3, [pc, #36]	@ (8001f08 <MX_DMA_Init+0x38>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eea:	607b      	str	r3, [r7, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	2105      	movs	r1, #5
 8001ef2:	200d      	movs	r0, #13
 8001ef4:	f000 fd85 	bl	8002a02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001ef8:	200d      	movs	r0, #13
 8001efa:	f000 fd9e 	bl	8002a3a <HAL_NVIC_EnableIRQ>

}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40023800 	.word	0x40023800

08001f0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08c      	sub	sp, #48	@ 0x30
 8001f10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f12:	f107 031c 	add.w	r3, r7, #28
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
 8001f1e:	60da      	str	r2, [r3, #12]
 8001f20:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f22:	4b47      	ldr	r3, [pc, #284]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	4a46      	ldr	r2, [pc, #280]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f28:	f043 0304 	orr.w	r3, r3, #4
 8001f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2e:	4b44      	ldr	r3, [pc, #272]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	61bb      	str	r3, [r7, #24]
 8001f38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f3a:	4b41      	ldr	r3, [pc, #260]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	4a40      	ldr	r2, [pc, #256]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f46:	4b3e      	ldr	r3, [pc, #248]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	4b3b      	ldr	r3, [pc, #236]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	4a3a      	ldr	r2, [pc, #232]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5e:	4b38      	ldr	r3, [pc, #224]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	613b      	str	r3, [r7, #16]
 8001f68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6a:	4b35      	ldr	r3, [pc, #212]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6e:	4a34      	ldr	r2, [pc, #208]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f76:	4b32      	ldr	r3, [pc, #200]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f82:	4b2f      	ldr	r3, [pc, #188]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	4a2e      	ldr	r2, [pc, #184]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f88:	f043 0308 	orr.w	r3, r3, #8
 8001f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8e:	4b2c      	ldr	r3, [pc, #176]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f9a:	4b29      	ldr	r3, [pc, #164]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a28      	ldr	r2, [pc, #160]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b26      	ldr	r3, [pc, #152]	@ (8002040 <MX_GPIO_Init+0x134>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001fb8:	4822      	ldr	r0, [pc, #136]	@ (8002044 <MX_GPIO_Init+0x138>)
 8001fba:	f001 fda3 	bl	8003b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2140      	movs	r1, #64	@ 0x40
 8001fc2:	4821      	ldr	r0, [pc, #132]	@ (8002048 <MX_GPIO_Init+0x13c>)
 8001fc4:	f001 fd9e 	bl	8003b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001fc8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fce:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001fd8:	f107 031c 	add.w	r3, r7, #28
 8001fdc:	4619      	mov	r1, r3
 8001fde:	481b      	ldr	r0, [pc, #108]	@ (800204c <MX_GPIO_Init+0x140>)
 8001fe0:	f001 fbe4 	bl	80037ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001fe4:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fea:	2301      	movs	r3, #1
 8001fec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff6:	f107 031c 	add.w	r3, r7, #28
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4811      	ldr	r0, [pc, #68]	@ (8002044 <MX_GPIO_Init+0x138>)
 8001ffe:	f001 fbd5 	bl	80037ac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002002:	2340      	movs	r3, #64	@ 0x40
 8002004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002006:	2301      	movs	r3, #1
 8002008:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200e:	2300      	movs	r3, #0
 8002010:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002012:	f107 031c 	add.w	r3, r7, #28
 8002016:	4619      	mov	r1, r3
 8002018:	480b      	ldr	r0, [pc, #44]	@ (8002048 <MX_GPIO_Init+0x13c>)
 800201a:	f001 fbc7 	bl	80037ac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800201e:	2380      	movs	r3, #128	@ 0x80
 8002020:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800202a:	f107 031c 	add.w	r3, r7, #28
 800202e:	4619      	mov	r1, r3
 8002030:	4805      	ldr	r0, [pc, #20]	@ (8002048 <MX_GPIO_Init+0x13c>)
 8002032:	f001 fbbb 	bl	80037ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002036:	bf00      	nop
 8002038:	3730      	adds	r7, #48	@ 0x30
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40023800 	.word	0x40023800
 8002044:	40020400 	.word	0x40020400
 8002048:	40021800 	.word	0x40021800
 800204c:	40020800 	.word	0x40020800

08002050 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]

    HAL_UART_Receive_DMA (&huart4, UART4_rxBuffer, 1);
 8002058:	2201      	movs	r2, #1
 800205a:	4905      	ldr	r1, [pc, #20]	@ (8002070 <HAL_UART_RxCpltCallback+0x20>)
 800205c:	4805      	ldr	r0, [pc, #20]	@ (8002074 <HAL_UART_RxCpltCallback+0x24>)
 800205e:	f003 f8e0 	bl	8005222 <HAL_UART_Receive_DMA>
    SEGGER_SYSVIEW_PrintfHost(&UART4_rxBuffer);
 8002062:	4803      	ldr	r0, [pc, #12]	@ (8002070 <HAL_UART_RxCpltCallback+0x20>)
 8002064:	f7ff fc5c 	bl	8001920 <SEGGER_SYSVIEW_PrintfHost>
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20000c34 	.word	0x20000c34
 8002074:	20000d28 	.word	0x20000d28

08002078 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002080:	2001      	movs	r0, #1
 8002082:	f004 fb75 	bl	8006770 <osDelay>
 8002086:	e7fb      	b.n	8002080 <StartDefaultTask+0x8>

08002088 <startUart2TrafficEntry>:
  /* USER CODE END 5 */
}

/* startUart2TrafficEntry function */
void startUart2TrafficEntry(void *argument)
{
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b085      	sub	sp, #20
 800208c:	af02      	add	r7, sp, #8
 800208e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startUart2TrafficEntry */
  xTimerStart(sendUart2TrafficHandle, 500 / portTICK_PERIOD_MS);
 8002090:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <startUart2TrafficEntry+0x30>)
 8002092:	681c      	ldr	r4, [r3, #0]
 8002094:	f005 fd56 	bl	8007b44 <xTaskGetTickCount>
 8002098:	4602      	mov	r2, r0
 800209a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	2300      	movs	r3, #0
 80020a2:	2101      	movs	r1, #1
 80020a4:	4620      	mov	r0, r4
 80020a6:	f006 fac5 	bl	8008634 <xTimerGenericCommand>
  SEGGER_SYSVIEW_PrintfHost("start traffic");
 80020aa:	4804      	ldr	r0, [pc, #16]	@ (80020bc <startUart2TrafficEntry+0x34>)
 80020ac:	f7ff fc38 	bl	8001920 <SEGGER_SYSVIEW_PrintfHost>
  /* USER CODE END startUart2TrafficEntry */
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd90      	pop	{r4, r7, pc}
 80020b8:	20001430 	.word	0x20001430
 80020bc:	08009778 	.word	0x08009778

080020c0 <sendUart2TrafficEntry>:

/* sendUart2TrafficEntry function */
void sendUart2TrafficEntry(void *argument)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sendUart2TrafficEntry */
	SEGGER_SYSVIEW_PrintfHost("traffic");
 80020c8:	4806      	ldr	r0, [pc, #24]	@ (80020e4 <sendUart2TrafficEntry+0x24>)
 80020ca:	f7ff fc29 	bl	8001920 <SEGGER_SYSVIEW_PrintfHost>
	HAL_UART_Transmit(&huart2, uart2Msg, sizeof(uart2Msg), 100);
 80020ce:	2364      	movs	r3, #100	@ 0x64
 80020d0:	2201      	movs	r2, #1
 80020d2:	4905      	ldr	r1, [pc, #20]	@ (80020e8 <sendUart2TrafficEntry+0x28>)
 80020d4:	4805      	ldr	r0, [pc, #20]	@ (80020ec <sendUart2TrafficEntry+0x2c>)
 80020d6:	f003 f821 	bl	800511c <HAL_UART_Transmit>
  /* USER CODE END sendUart2TrafficEntry */
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	08009788 	.word	0x08009788
 80020e8:	080097d0 	.word	0x080097d0
 80020ec:	20000db0 	.word	0x20000db0

080020f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f4:	b672      	cpsid	i
}
 80020f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <Error_Handler+0x8>

080020fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002102:	4b11      	ldr	r3, [pc, #68]	@ (8002148 <HAL_MspInit+0x4c>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	4a10      	ldr	r2, [pc, #64]	@ (8002148 <HAL_MspInit+0x4c>)
 8002108:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800210c:	6413      	str	r3, [r2, #64]	@ 0x40
 800210e:	4b0e      	ldr	r3, [pc, #56]	@ (8002148 <HAL_MspInit+0x4c>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002116:	607b      	str	r3, [r7, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800211a:	4b0b      	ldr	r3, [pc, #44]	@ (8002148 <HAL_MspInit+0x4c>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	4a0a      	ldr	r2, [pc, #40]	@ (8002148 <HAL_MspInit+0x4c>)
 8002120:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002124:	6453      	str	r3, [r2, #68]	@ 0x44
 8002126:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <HAL_MspInit+0x4c>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800212e:	603b      	str	r3, [r7, #0]
 8002130:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002132:	2200      	movs	r2, #0
 8002134:	210f      	movs	r1, #15
 8002136:	f06f 0001 	mvn.w	r0, #1
 800213a:	f000 fc62 	bl	8002a02 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800

0800214c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08e      	sub	sp, #56	@ 0x38
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a4e      	ldr	r2, [pc, #312]	@ (80022a4 <HAL_ETH_MspInit+0x158>)
 800216a:	4293      	cmp	r3, r2
 800216c:	f040 8096 	bne.w	800229c <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002170:	4b4d      	ldr	r3, [pc, #308]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002174:	4a4c      	ldr	r2, [pc, #304]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 8002176:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800217a:	6313      	str	r3, [r2, #48]	@ 0x30
 800217c:	4b4a      	ldr	r3, [pc, #296]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002184:	623b      	str	r3, [r7, #32]
 8002186:	6a3b      	ldr	r3, [r7, #32]
 8002188:	4b47      	ldr	r3, [pc, #284]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218c:	4a46      	ldr	r2, [pc, #280]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 800218e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002192:	6313      	str	r3, [r2, #48]	@ 0x30
 8002194:	4b44      	ldr	r3, [pc, #272]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800219c:	61fb      	str	r3, [r7, #28]
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	4b41      	ldr	r3, [pc, #260]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a4:	4a40      	ldr	r2, [pc, #256]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80021aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ac:	4b3e      	ldr	r3, [pc, #248]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80021b4:	61bb      	str	r3, [r7, #24]
 80021b6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b8:	4b3b      	ldr	r3, [pc, #236]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021bc:	4a3a      	ldr	r2, [pc, #232]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021be:	f043 0304 	orr.w	r3, r3, #4
 80021c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c4:	4b38      	ldr	r3, [pc, #224]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	617b      	str	r3, [r7, #20]
 80021ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d0:	4b35      	ldr	r3, [pc, #212]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d4:	4a34      	ldr	r2, [pc, #208]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021d6:	f043 0301 	orr.w	r3, r3, #1
 80021da:	6313      	str	r3, [r2, #48]	@ 0x30
 80021dc:	4b32      	ldr	r3, [pc, #200]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	613b      	str	r3, [r7, #16]
 80021e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e8:	4b2f      	ldr	r3, [pc, #188]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ec:	4a2e      	ldr	r2, [pc, #184]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021ee:	f043 0302 	orr.w	r3, r3, #2
 80021f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f4:	4b2c      	ldr	r3, [pc, #176]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002200:	4b29      	ldr	r3, [pc, #164]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 8002202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002204:	4a28      	ldr	r2, [pc, #160]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 8002206:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800220a:	6313      	str	r3, [r2, #48]	@ 0x30
 800220c:	4b26      	ldr	r3, [pc, #152]	@ (80022a8 <HAL_ETH_MspInit+0x15c>)
 800220e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002218:	2332      	movs	r3, #50	@ 0x32
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221c:	2302      	movs	r3, #2
 800221e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002224:	2303      	movs	r3, #3
 8002226:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002228:	230b      	movs	r3, #11
 800222a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800222c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002230:	4619      	mov	r1, r3
 8002232:	481e      	ldr	r0, [pc, #120]	@ (80022ac <HAL_ETH_MspInit+0x160>)
 8002234:	f001 faba 	bl	80037ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002238:	2386      	movs	r3, #134	@ 0x86
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002244:	2303      	movs	r3, #3
 8002246:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002248:	230b      	movs	r3, #11
 800224a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002250:	4619      	mov	r1, r3
 8002252:	4817      	ldr	r0, [pc, #92]	@ (80022b0 <HAL_ETH_MspInit+0x164>)
 8002254:	f001 faaa 	bl	80037ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002258:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002266:	2303      	movs	r3, #3
 8002268:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800226a:	230b      	movs	r3, #11
 800226c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800226e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002272:	4619      	mov	r1, r3
 8002274:	480f      	ldr	r0, [pc, #60]	@ (80022b4 <HAL_ETH_MspInit+0x168>)
 8002276:	f001 fa99 	bl	80037ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800227a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800227e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002288:	2303      	movs	r3, #3
 800228a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800228c:	230b      	movs	r3, #11
 800228e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002290:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002294:	4619      	mov	r1, r3
 8002296:	4808      	ldr	r0, [pc, #32]	@ (80022b8 <HAL_ETH_MspInit+0x16c>)
 8002298:	f001 fa88 	bl	80037ac <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800229c:	bf00      	nop
 800229e:	3738      	adds	r7, #56	@ 0x38
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40028000 	.word	0x40028000
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40020800 	.word	0x40020800
 80022b0:	40020000 	.word	0x40020000
 80022b4:	40020400 	.word	0x40020400
 80022b8:	40021800 	.word	0x40021800

080022bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b0b4      	sub	sp, #208	@ 0xd0
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80022d8:	2290      	movs	r2, #144	@ 0x90
 80022da:	2100      	movs	r1, #0
 80022dc:	4618      	mov	r0, r3
 80022de:	f007 f90d 	bl	80094fc <memset>
  if(huart->Instance==UART4)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a9c      	ldr	r2, [pc, #624]	@ (8002558 <HAL_UART_MspInit+0x29c>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	f040 808d 	bne.w	8002408 <HAL_UART_MspInit+0x14c>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80022ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80022f4:	2300      	movs	r3, #0
 80022f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80022fc:	4618      	mov	r0, r3
 80022fe:	f002 fa97 	bl	8004830 <HAL_RCCEx_PeriphCLKConfig>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8002308:	f7ff fef2 	bl	80020f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800230c:	4b93      	ldr	r3, [pc, #588]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800230e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002310:	4a92      	ldr	r2, [pc, #584]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002312:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002316:	6413      	str	r3, [r2, #64]	@ 0x40
 8002318:	4b90      	ldr	r3, [pc, #576]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002320:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002322:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002324:	4b8d      	ldr	r3, [pc, #564]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002328:	4a8c      	ldr	r2, [pc, #560]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002330:	4b8a      	ldr	r3, [pc, #552]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	627b      	str	r3, [r7, #36]	@ 0x24
 800233a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800233c:	4b87      	ldr	r3, [pc, #540]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800233e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002340:	4a86      	ldr	r2, [pc, #536]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002342:	f043 0304 	orr.w	r3, r3, #4
 8002346:	6313      	str	r3, [r2, #48]	@ 0x30
 8002348:	4b84      	ldr	r3, [pc, #528]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800234a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	623b      	str	r3, [r7, #32]
 8002352:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0/WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002354:	2301      	movs	r3, #1
 8002356:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235a:	2302      	movs	r3, #2
 800235c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002366:	2303      	movs	r3, #3
 8002368:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800236c:	2308      	movs	r3, #8
 800236e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002372:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002376:	4619      	mov	r1, r3
 8002378:	4879      	ldr	r0, [pc, #484]	@ (8002560 <HAL_UART_MspInit+0x2a4>)
 800237a:	f001 fa17 	bl	80037ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800237e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002382:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002386:	2302      	movs	r3, #2
 8002388:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002392:	2303      	movs	r3, #3
 8002394:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002398:	2308      	movs	r3, #8
 800239a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800239e:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80023a2:	4619      	mov	r1, r3
 80023a4:	486f      	ldr	r0, [pc, #444]	@ (8002564 <HAL_UART_MspInit+0x2a8>)
 80023a6:	f001 fa01 	bl	80037ac <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80023aa:	4b6f      	ldr	r3, [pc, #444]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023ac:	4a6f      	ldr	r2, [pc, #444]	@ (800256c <HAL_UART_MspInit+0x2b0>)
 80023ae:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80023b0:	4b6d      	ldr	r3, [pc, #436]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023b2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023b6:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023be:	4b6a      	ldr	r3, [pc, #424]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023c4:	4b68      	ldr	r3, [pc, #416]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023ca:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023cc:	4b66      	ldr	r3, [pc, #408]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023d2:	4b65      	ldr	r3, [pc, #404]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80023d8:	4b63      	ldr	r3, [pc, #396]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023da:	2200      	movs	r2, #0
 80023dc:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023de:	4b62      	ldr	r3, [pc, #392]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023e4:	4b60      	ldr	r3, [pc, #384]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80023ea:	485f      	ldr	r0, [pc, #380]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023ec:	f000 fb40 	bl	8002a70 <HAL_DMA_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 80023f6:	f7ff fe7b 	bl	80020f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a5a      	ldr	r2, [pc, #360]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 80023fe:	675a      	str	r2, [r3, #116]	@ 0x74
 8002400:	4a59      	ldr	r2, [pc, #356]	@ (8002568 <HAL_UART_MspInit+0x2ac>)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002406:	e0a3      	b.n	8002550 <HAL_UART_MspInit+0x294>
  else if(huart->Instance==USART2)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a58      	ldr	r2, [pc, #352]	@ (8002570 <HAL_UART_MspInit+0x2b4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d15c      	bne.n	80024cc <HAL_UART_MspInit+0x210>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002412:	2380      	movs	r3, #128	@ 0x80
 8002414:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002416:	2300      	movs	r3, #0
 8002418:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800241a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800241e:	4618      	mov	r0, r3
 8002420:	f002 fa06 	bl	8004830 <HAL_RCCEx_PeriphCLKConfig>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_UART_MspInit+0x172>
      Error_Handler();
 800242a:	f7ff fe61 	bl	80020f0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800242e:	4b4b      	ldr	r3, [pc, #300]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	4a4a      	ldr	r2, [pc, #296]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002438:	6413      	str	r3, [r2, #64]	@ 0x40
 800243a:	4b48      	ldr	r3, [pc, #288]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002442:	61fb      	str	r3, [r7, #28]
 8002444:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002446:	4b45      	ldr	r3, [pc, #276]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244a:	4a44      	ldr	r2, [pc, #272]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800244c:	f043 0301 	orr.w	r3, r3, #1
 8002450:	6313      	str	r3, [r2, #48]	@ 0x30
 8002452:	4b42      	ldr	r3, [pc, #264]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800245e:	4b3f      	ldr	r3, [pc, #252]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	4a3e      	ldr	r2, [pc, #248]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002464:	f043 0308 	orr.w	r3, r3, #8
 8002468:	6313      	str	r3, [r2, #48]	@ 0x30
 800246a:	4b3c      	ldr	r3, [pc, #240]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	f003 0308 	and.w	r3, r3, #8
 8002472:	617b      	str	r3, [r7, #20]
 8002474:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002476:	2308      	movs	r3, #8
 8002478:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247c:	2302      	movs	r3, #2
 800247e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002488:	2303      	movs	r3, #3
 800248a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800248e:	2307      	movs	r3, #7
 8002490:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002494:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002498:	4619      	mov	r1, r3
 800249a:	4831      	ldr	r0, [pc, #196]	@ (8002560 <HAL_UART_MspInit+0x2a4>)
 800249c:	f001 f986 	bl	80037ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80024a0:	2320      	movs	r3, #32
 80024a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a6:	2302      	movs	r3, #2
 80024a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ac:	2300      	movs	r3, #0
 80024ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b2:	2303      	movs	r3, #3
 80024b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024b8:	2307      	movs	r3, #7
 80024ba:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024be:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80024c2:	4619      	mov	r1, r3
 80024c4:	482b      	ldr	r0, [pc, #172]	@ (8002574 <HAL_UART_MspInit+0x2b8>)
 80024c6:	f001 f971 	bl	80037ac <HAL_GPIO_Init>
}
 80024ca:	e041      	b.n	8002550 <HAL_UART_MspInit+0x294>
  else if(huart->Instance==USART3)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a29      	ldr	r2, [pc, #164]	@ (8002578 <HAL_UART_MspInit+0x2bc>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d13c      	bne.n	8002550 <HAL_UART_MspInit+0x294>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80024d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80024dc:	2300      	movs	r3, #0
 80024de:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024e4:	4618      	mov	r0, r3
 80024e6:	f002 f9a3 	bl	8004830 <HAL_RCCEx_PeriphCLKConfig>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_UART_MspInit+0x238>
      Error_Handler();
 80024f0:	f7ff fdfe 	bl	80020f0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80024f4:	4b19      	ldr	r3, [pc, #100]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 80024f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f8:	4a18      	ldr	r2, [pc, #96]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 80024fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002500:	4b16      	ldr	r3, [pc, #88]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002504:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800250c:	4b13      	ldr	r3, [pc, #76]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800250e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002510:	4a12      	ldr	r2, [pc, #72]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 8002512:	f043 0308 	orr.w	r3, r3, #8
 8002516:	6313      	str	r3, [r2, #48]	@ 0x30
 8002518:	4b10      	ldr	r3, [pc, #64]	@ (800255c <HAL_UART_MspInit+0x2a0>)
 800251a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251c:	f003 0308 	and.w	r3, r3, #8
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002524:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002528:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252c:	2302      	movs	r3, #2
 800252e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002538:	2303      	movs	r3, #3
 800253a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800253e:	2307      	movs	r3, #7
 8002540:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002544:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002548:	4619      	mov	r1, r3
 800254a:	480a      	ldr	r0, [pc, #40]	@ (8002574 <HAL_UART_MspInit+0x2b8>)
 800254c:	f001 f92e 	bl	80037ac <HAL_GPIO_Init>
}
 8002550:	bf00      	nop
 8002552:	37d0      	adds	r7, #208	@ 0xd0
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40004c00 	.word	0x40004c00
 800255c:	40023800 	.word	0x40023800
 8002560:	40020000 	.word	0x40020000
 8002564:	40020800 	.word	0x40020800
 8002568:	20000ec0 	.word	0x20000ec0
 800256c:	40026040 	.word	0x40026040
 8002570:	40004400 	.word	0x40004400
 8002574:	40020c00 	.word	0x40020c00
 8002578:	40004800 	.word	0x40004800

0800257c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b0ae      	sub	sp, #184	@ 0xb8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002584:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	60da      	str	r2, [r3, #12]
 8002592:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002594:	f107 0314 	add.w	r3, r7, #20
 8002598:	2290      	movs	r2, #144	@ 0x90
 800259a:	2100      	movs	r1, #0
 800259c:	4618      	mov	r0, r3
 800259e:	f006 ffad 	bl	80094fc <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025aa:	d159      	bne.n	8002660 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80025ac:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80025b0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	4618      	mov	r0, r3
 80025be:	f002 f937 	bl	8004830 <HAL_RCCEx_PeriphCLKConfig>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80025c8:	f7ff fd92 	bl	80020f0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025cc:	4b26      	ldr	r3, [pc, #152]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	4a25      	ldr	r2, [pc, #148]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 80025d2:	f043 0301 	orr.w	r3, r3, #1
 80025d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d8:	4b23      	ldr	r3, [pc, #140]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80025e4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80025e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	2302      	movs	r3, #2
 80025ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f8:	2303      	movs	r3, #3
 80025fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80025fe:	230a      	movs	r3, #10
 8002600:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002604:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002608:	4619      	mov	r1, r3
 800260a:	4818      	ldr	r0, [pc, #96]	@ (800266c <HAL_PCD_MspInit+0xf0>)
 800260c:	f001 f8ce 	bl	80037ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002610:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002614:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002618:	2300      	movs	r3, #0
 800261a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261e:	2300      	movs	r3, #0
 8002620:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002624:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002628:	4619      	mov	r1, r3
 800262a:	4810      	ldr	r0, [pc, #64]	@ (800266c <HAL_PCD_MspInit+0xf0>)
 800262c:	f001 f8be 	bl	80037ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002630:	4b0d      	ldr	r3, [pc, #52]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 8002632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002634:	4a0c      	ldr	r2, [pc, #48]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 8002636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800263a:	6353      	str	r3, [r2, #52]	@ 0x34
 800263c:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 800263e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	4b07      	ldr	r3, [pc, #28]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 800264a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264c:	4a06      	ldr	r2, [pc, #24]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 800264e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002652:	6453      	str	r3, [r2, #68]	@ 0x44
 8002654:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <HAL_PCD_MspInit+0xec>)
 8002656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002658:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800265c:	60bb      	str	r3, [r7, #8]
 800265e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002660:	bf00      	nop
 8002662:	37b8      	adds	r7, #184	@ 0xb8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40023800 	.word	0x40023800
 800266c:	40020000 	.word	0x40020000

08002670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002674:	bf00      	nop
 8002676:	e7fd      	b.n	8002674 <NMI_Handler+0x4>

08002678 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800267c:	bf00      	nop
 800267e:	e7fd      	b.n	800267c <HardFault_Handler+0x4>

08002680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002684:	bf00      	nop
 8002686:	e7fd      	b.n	8002684 <MemManage_Handler+0x4>

08002688 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800268c:	bf00      	nop
 800268e:	e7fd      	b.n	800268c <BusFault_Handler+0x4>

08002690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002694:	bf00      	nop
 8002696:	e7fd      	b.n	8002694 <UsageFault_Handler+0x4>

08002698 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800269c:	bf00      	nop
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr

080026a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026aa:	f000 f88b 	bl	80027c4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80026ae:	f005 fdeb 	bl	8008288 <xTaskGetSchedulerState>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d001      	beq.n	80026bc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80026b8:	f006 fc9e 	bl	8008ff8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026bc:	bf00      	nop
 80026be:	bd80      	pop	{r7, pc}

080026c0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80026c4:	4802      	ldr	r0, [pc, #8]	@ (80026d0 <DMA1_Stream2_IRQHandler+0x10>)
 80026c6:	f000 fae1 	bl	8002c8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20000ec0 	.word	0x20000ec0

080026d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026d8:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <SystemInit+0x20>)
 80026da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026de:	4a05      	ldr	r2, [pc, #20]	@ (80026f4 <SystemInit+0x20>)
 80026e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80026f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002730 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026fc:	480d      	ldr	r0, [pc, #52]	@ (8002734 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026fe:	490e      	ldr	r1, [pc, #56]	@ (8002738 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002700:	4a0e      	ldr	r2, [pc, #56]	@ (800273c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002702:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002704:	e002      	b.n	800270c <LoopCopyDataInit>

08002706 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002706:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002708:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800270a:	3304      	adds	r3, #4

0800270c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800270c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800270e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002710:	d3f9      	bcc.n	8002706 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002712:	4a0b      	ldr	r2, [pc, #44]	@ (8002740 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002714:	4c0b      	ldr	r4, [pc, #44]	@ (8002744 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002716:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002718:	e001      	b.n	800271e <LoopFillZerobss>

0800271a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800271a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800271c:	3204      	adds	r2, #4

0800271e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800271e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002720:	d3fb      	bcc.n	800271a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002722:	f7ff ffd7 	bl	80026d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002726:	f006 ff47 	bl	80095b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800272a:	f7ff f9f3 	bl	8001b14 <main>
  bx  lr    
 800272e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002730:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002738:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800273c:	08009848 	.word	0x08009848
  ldr r2, =_sbss
 8002740:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 8002744:	20005f60 	.word	0x20005f60

08002748 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002748:	e7fe      	b.n	8002748 <ADC_IRQHandler>

0800274a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800274e:	2003      	movs	r0, #3
 8002750:	f000 f94c 	bl	80029ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002754:	200f      	movs	r0, #15
 8002756:	f000 f805 	bl	8002764 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800275a:	f7ff fccf 	bl	80020fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	bd80      	pop	{r7, pc}

08002764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800276c:	4b12      	ldr	r3, [pc, #72]	@ (80027b8 <HAL_InitTick+0x54>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4b12      	ldr	r3, [pc, #72]	@ (80027bc <HAL_InitTick+0x58>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	4619      	mov	r1, r3
 8002776:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800277a:	fbb3 f3f1 	udiv	r3, r3, r1
 800277e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002782:	4618      	mov	r0, r3
 8002784:	f000 f967 	bl	8002a56 <HAL_SYSTICK_Config>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e00e      	b.n	80027b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b0f      	cmp	r3, #15
 8002796:	d80a      	bhi.n	80027ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002798:	2200      	movs	r2, #0
 800279a:	6879      	ldr	r1, [r7, #4]
 800279c:	f04f 30ff 	mov.w	r0, #4294967295
 80027a0:	f000 f92f 	bl	8002a02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027a4:	4a06      	ldr	r2, [pc, #24]	@ (80027c0 <HAL_InitTick+0x5c>)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
 80027ac:	e000      	b.n	80027b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20000000 	.word	0x20000000
 80027bc:	20000008 	.word	0x20000008
 80027c0:	20000004 	.word	0x20000004

080027c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027c8:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <HAL_IncTick+0x20>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	461a      	mov	r2, r3
 80027ce:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <HAL_IncTick+0x24>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4413      	add	r3, r2
 80027d4:	4a04      	ldr	r2, [pc, #16]	@ (80027e8 <HAL_IncTick+0x24>)
 80027d6:	6013      	str	r3, [r2, #0]
}
 80027d8:	bf00      	nop
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	20000008 	.word	0x20000008
 80027e8:	2000143c 	.word	0x2000143c

080027ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  return uwTick;
 80027f0:	4b03      	ldr	r3, [pc, #12]	@ (8002800 <HAL_GetTick+0x14>)
 80027f2:	681b      	ldr	r3, [r3, #0]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	2000143c 	.word	0x2000143c

08002804 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800280c:	f7ff ffee 	bl	80027ec <HAL_GetTick>
 8002810:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800281c:	d005      	beq.n	800282a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800281e:	4b0a      	ldr	r3, [pc, #40]	@ (8002848 <HAL_Delay+0x44>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	461a      	mov	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	4413      	add	r3, r2
 8002828:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800282a:	bf00      	nop
 800282c:	f7ff ffde 	bl	80027ec <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	429a      	cmp	r2, r3
 800283a:	d8f7      	bhi.n	800282c <HAL_Delay+0x28>
  {
  }
}
 800283c:	bf00      	nop
 800283e:	bf00      	nop
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20000008 	.word	0x20000008

0800284c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800285c:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <__NVIC_SetPriorityGrouping+0x40>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002868:	4013      	ands	r3, r2
 800286a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002874:	4b06      	ldr	r3, [pc, #24]	@ (8002890 <__NVIC_SetPriorityGrouping+0x44>)
 8002876:	4313      	orrs	r3, r2
 8002878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800287a:	4a04      	ldr	r2, [pc, #16]	@ (800288c <__NVIC_SetPriorityGrouping+0x40>)
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	60d3      	str	r3, [r2, #12]
}
 8002880:	bf00      	nop
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	e000ed00 	.word	0xe000ed00
 8002890:	05fa0000 	.word	0x05fa0000

08002894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002898:	4b04      	ldr	r3, [pc, #16]	@ (80028ac <__NVIC_GetPriorityGrouping+0x18>)
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	0a1b      	lsrs	r3, r3, #8
 800289e:	f003 0307 	and.w	r3, r3, #7
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	e000ed00 	.word	0xe000ed00

080028b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	4603      	mov	r3, r0
 80028b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	db0b      	blt.n	80028da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028c2:	79fb      	ldrb	r3, [r7, #7]
 80028c4:	f003 021f 	and.w	r2, r3, #31
 80028c8:	4907      	ldr	r1, [pc, #28]	@ (80028e8 <__NVIC_EnableIRQ+0x38>)
 80028ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	2001      	movs	r0, #1
 80028d2:	fa00 f202 	lsl.w	r2, r0, r2
 80028d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	e000e100 	.word	0xe000e100

080028ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4603      	mov	r3, r0
 80028f4:	6039      	str	r1, [r7, #0]
 80028f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	db0a      	blt.n	8002916 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	b2da      	uxtb	r2, r3
 8002904:	490c      	ldr	r1, [pc, #48]	@ (8002938 <__NVIC_SetPriority+0x4c>)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	0112      	lsls	r2, r2, #4
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	440b      	add	r3, r1
 8002910:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002914:	e00a      	b.n	800292c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	b2da      	uxtb	r2, r3
 800291a:	4908      	ldr	r1, [pc, #32]	@ (800293c <__NVIC_SetPriority+0x50>)
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	3b04      	subs	r3, #4
 8002924:	0112      	lsls	r2, r2, #4
 8002926:	b2d2      	uxtb	r2, r2
 8002928:	440b      	add	r3, r1
 800292a:	761a      	strb	r2, [r3, #24]
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	e000e100 	.word	0xe000e100
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002940:	b480      	push	{r7}
 8002942:	b089      	sub	sp, #36	@ 0x24
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	f1c3 0307 	rsb	r3, r3, #7
 800295a:	2b04      	cmp	r3, #4
 800295c:	bf28      	it	cs
 800295e:	2304      	movcs	r3, #4
 8002960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	3304      	adds	r3, #4
 8002966:	2b06      	cmp	r3, #6
 8002968:	d902      	bls.n	8002970 <NVIC_EncodePriority+0x30>
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	3b03      	subs	r3, #3
 800296e:	e000      	b.n	8002972 <NVIC_EncodePriority+0x32>
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002974:	f04f 32ff 	mov.w	r2, #4294967295
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	fa02 f303 	lsl.w	r3, r2, r3
 800297e:	43da      	mvns	r2, r3
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	401a      	ands	r2, r3
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002988:	f04f 31ff 	mov.w	r1, #4294967295
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	fa01 f303 	lsl.w	r3, r1, r3
 8002992:	43d9      	mvns	r1, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002998:	4313      	orrs	r3, r2
         );
}
 800299a:	4618      	mov	r0, r3
 800299c:	3724      	adds	r7, #36	@ 0x24
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
	...

080029a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029b8:	d301      	bcc.n	80029be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ba:	2301      	movs	r3, #1
 80029bc:	e00f      	b.n	80029de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029be:	4a0a      	ldr	r2, [pc, #40]	@ (80029e8 <SysTick_Config+0x40>)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029c6:	210f      	movs	r1, #15
 80029c8:	f04f 30ff 	mov.w	r0, #4294967295
 80029cc:	f7ff ff8e 	bl	80028ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029d0:	4b05      	ldr	r3, [pc, #20]	@ (80029e8 <SysTick_Config+0x40>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029d6:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <SysTick_Config+0x40>)
 80029d8:	2207      	movs	r2, #7
 80029da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	e000e010 	.word	0xe000e010

080029ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f7ff ff29 	bl	800284c <__NVIC_SetPriorityGrouping>
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b086      	sub	sp, #24
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	4603      	mov	r3, r0
 8002a0a:	60b9      	str	r1, [r7, #8]
 8002a0c:	607a      	str	r2, [r7, #4]
 8002a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a14:	f7ff ff3e 	bl	8002894 <__NVIC_GetPriorityGrouping>
 8002a18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	68b9      	ldr	r1, [r7, #8]
 8002a1e:	6978      	ldr	r0, [r7, #20]
 8002a20:	f7ff ff8e 	bl	8002940 <NVIC_EncodePriority>
 8002a24:	4602      	mov	r2, r0
 8002a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a2a:	4611      	mov	r1, r2
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff ff5d 	bl	80028ec <__NVIC_SetPriority>
}
 8002a32:	bf00      	nop
 8002a34:	3718      	adds	r7, #24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b082      	sub	sp, #8
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	4603      	mov	r3, r0
 8002a42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff ff31 	bl	80028b0 <__NVIC_EnableIRQ>
}
 8002a4e:	bf00      	nop
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b082      	sub	sp, #8
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7ff ffa2 	bl	80029a8 <SysTick_Config>
 8002a64:	4603      	mov	r3, r0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
	...

08002a70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a7c:	f7ff feb6 	bl	80027ec <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e099      	b.n	8002bc0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2202      	movs	r2, #2
 8002a90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0201 	bic.w	r2, r2, #1
 8002aaa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aac:	e00f      	b.n	8002ace <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aae:	f7ff fe9d 	bl	80027ec <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b05      	cmp	r3, #5
 8002aba:	d908      	bls.n	8002ace <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2203      	movs	r2, #3
 8002ac6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e078      	b.n	8002bc0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1e8      	bne.n	8002aae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	4b38      	ldr	r3, [pc, #224]	@ (8002bc8 <HAL_DMA_Init+0x158>)
 8002ae8:	4013      	ands	r3, r2
 8002aea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002afa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	2b04      	cmp	r3, #4
 8002b26:	d107      	bne.n	8002b38 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b30:	4313      	orrs	r3, r2
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	f023 0307 	bic.w	r3, r3, #7
 8002b4e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d117      	bne.n	8002b92 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00e      	beq.n	8002b92 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 fa77 	bl	8003068 <DMA_CheckFifoParam>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2240      	movs	r2, #64	@ 0x40
 8002b84:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e016      	b.n	8002bc0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 fa2e 	bl	8002ffc <DMA_CalcBaseAndBitshift>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba8:	223f      	movs	r2, #63	@ 0x3f
 8002baa:	409a      	lsls	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3718      	adds	r7, #24
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	e010803f 	.word	0xe010803f

08002bcc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
 8002bd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d101      	bne.n	8002bf2 <HAL_DMA_Start_IT+0x26>
 8002bee:	2302      	movs	r3, #2
 8002bf0:	e048      	b.n	8002c84 <HAL_DMA_Start_IT+0xb8>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d137      	bne.n	8002c76 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2202      	movs	r2, #2
 8002c0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	68b9      	ldr	r1, [r7, #8]
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f000 f9c0 	bl	8002fa0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c24:	223f      	movs	r2, #63	@ 0x3f
 8002c26:	409a      	lsls	r2, r3
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0216 	orr.w	r2, r2, #22
 8002c3a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	695a      	ldr	r2, [r3, #20]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c4a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d007      	beq.n	8002c64 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f042 0208 	orr.w	r2, r2, #8
 8002c62:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	e005      	b.n	8002c82 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c82:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002c98:	4b8e      	ldr	r3, [pc, #568]	@ (8002ed4 <HAL_DMA_IRQHandler+0x248>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a8e      	ldr	r2, [pc, #568]	@ (8002ed8 <HAL_DMA_IRQHandler+0x24c>)
 8002c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca2:	0a9b      	lsrs	r3, r3, #10
 8002ca4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002caa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb6:	2208      	movs	r2, #8
 8002cb8:	409a      	lsls	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d01a      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0304 	and.w	r3, r3, #4
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d013      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0204 	bic.w	r2, r2, #4
 8002cde:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce4:	2208      	movs	r2, #8
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf0:	f043 0201 	orr.w	r2, r3, #1
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	409a      	lsls	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4013      	ands	r3, r2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d012      	beq.n	8002d2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	695b      	ldr	r3, [r3, #20]
 8002d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	409a      	lsls	r2, r3
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d26:	f043 0202 	orr.w	r2, r3, #2
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d32:	2204      	movs	r2, #4
 8002d34:	409a      	lsls	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d012      	beq.n	8002d64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00b      	beq.n	8002d64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d50:	2204      	movs	r2, #4
 8002d52:	409a      	lsls	r2, r3
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5c:	f043 0204 	orr.w	r2, r3, #4
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d68:	2210      	movs	r2, #16
 8002d6a:	409a      	lsls	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d043      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0308 	and.w	r3, r3, #8
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d03c      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d86:	2210      	movs	r2, #16
 8002d88:	409a      	lsls	r2, r3
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d018      	beq.n	8002dce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d108      	bne.n	8002dbc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d024      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	4798      	blx	r3
 8002dba:	e01f      	b.n	8002dfc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d01b      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	4798      	blx	r3
 8002dcc:	e016      	b.n	8002dfc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d107      	bne.n	8002dec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0208 	bic.w	r2, r2, #8
 8002dea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e00:	2220      	movs	r2, #32
 8002e02:	409a      	lsls	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 808f 	beq.w	8002f2c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0310 	and.w	r3, r3, #16
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 8087 	beq.w	8002f2c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e22:	2220      	movs	r2, #32
 8002e24:	409a      	lsls	r2, r3
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b05      	cmp	r3, #5
 8002e34:	d136      	bne.n	8002ea4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0216 	bic.w	r2, r2, #22
 8002e44:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695a      	ldr	r2, [r3, #20]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e54:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d103      	bne.n	8002e66 <HAL_DMA_IRQHandler+0x1da>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d007      	beq.n	8002e76 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0208 	bic.w	r2, r2, #8
 8002e74:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7a:	223f      	movs	r2, #63	@ 0x3f
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d07e      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	4798      	blx	r3
        }
        return;
 8002ea2:	e079      	b.n	8002f98 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d01d      	beq.n	8002eee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10d      	bne.n	8002edc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d031      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	4798      	blx	r3
 8002ed0:	e02c      	b.n	8002f2c <HAL_DMA_IRQHandler+0x2a0>
 8002ed2:	bf00      	nop
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d023      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	4798      	blx	r3
 8002eec:	e01e      	b.n	8002f2c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d10f      	bne.n	8002f1c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0210 	bic.w	r2, r2, #16
 8002f0a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d003      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d032      	beq.n	8002f9a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d022      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2205      	movs	r2, #5
 8002f44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 0201 	bic.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d307      	bcc.n	8002f74 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f2      	bne.n	8002f58 <HAL_DMA_IRQHandler+0x2cc>
 8002f72:	e000      	b.n	8002f76 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f74:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d005      	beq.n	8002f9a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	4798      	blx	r3
 8002f96:	e000      	b.n	8002f9a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f98:	bf00      	nop
    }
  }
}
 8002f9a:	3718      	adds	r7, #24
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
 8002fac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fbc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b40      	cmp	r3, #64	@ 0x40
 8002fcc:	d108      	bne.n	8002fe0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fde:	e007      	b.n	8002ff0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	60da      	str	r2, [r3, #12]
}
 8002ff0:	bf00      	nop
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	b2db      	uxtb	r3, r3
 800300a:	3b10      	subs	r3, #16
 800300c:	4a13      	ldr	r2, [pc, #76]	@ (800305c <DMA_CalcBaseAndBitshift+0x60>)
 800300e:	fba2 2303 	umull	r2, r3, r2, r3
 8003012:	091b      	lsrs	r3, r3, #4
 8003014:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003016:	4a12      	ldr	r2, [pc, #72]	@ (8003060 <DMA_CalcBaseAndBitshift+0x64>)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	461a      	mov	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2b03      	cmp	r3, #3
 8003028:	d908      	bls.n	800303c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	4b0c      	ldr	r3, [pc, #48]	@ (8003064 <DMA_CalcBaseAndBitshift+0x68>)
 8003032:	4013      	ands	r3, r2
 8003034:	1d1a      	adds	r2, r3, #4
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	659a      	str	r2, [r3, #88]	@ 0x58
 800303a:	e006      	b.n	800304a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <DMA_CalcBaseAndBitshift+0x68>)
 8003044:	4013      	ands	r3, r2
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800304e:	4618      	mov	r0, r3
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	aaaaaaab 	.word	0xaaaaaaab
 8003060:	08009830 	.word	0x08009830
 8003064:	fffffc00 	.word	0xfffffc00

08003068 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003068:	b480      	push	{r7}
 800306a:	b085      	sub	sp, #20
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003070:	2300      	movs	r3, #0
 8003072:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003078:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d11f      	bne.n	80030c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b03      	cmp	r3, #3
 8003086:	d856      	bhi.n	8003136 <DMA_CheckFifoParam+0xce>
 8003088:	a201      	add	r2, pc, #4	@ (adr r2, 8003090 <DMA_CheckFifoParam+0x28>)
 800308a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308e:	bf00      	nop
 8003090:	080030a1 	.word	0x080030a1
 8003094:	080030b3 	.word	0x080030b3
 8003098:	080030a1 	.word	0x080030a1
 800309c:	08003137 	.word	0x08003137
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d046      	beq.n	800313a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030b0:	e043      	b.n	800313a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030ba:	d140      	bne.n	800313e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030c0:	e03d      	b.n	800313e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030ca:	d121      	bne.n	8003110 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b03      	cmp	r3, #3
 80030d0:	d837      	bhi.n	8003142 <DMA_CheckFifoParam+0xda>
 80030d2:	a201      	add	r2, pc, #4	@ (adr r2, 80030d8 <DMA_CheckFifoParam+0x70>)
 80030d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d8:	080030e9 	.word	0x080030e9
 80030dc:	080030ef 	.word	0x080030ef
 80030e0:	080030e9 	.word	0x080030e9
 80030e4:	08003101 	.word	0x08003101
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	73fb      	strb	r3, [r7, #15]
      break;
 80030ec:	e030      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d025      	beq.n	8003146 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030fe:	e022      	b.n	8003146 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003104:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003108:	d11f      	bne.n	800314a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800310e:	e01c      	b.n	800314a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d903      	bls.n	800311e <DMA_CheckFifoParam+0xb6>
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	2b03      	cmp	r3, #3
 800311a:	d003      	beq.n	8003124 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800311c:	e018      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	73fb      	strb	r3, [r7, #15]
      break;
 8003122:	e015      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00e      	beq.n	800314e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	73fb      	strb	r3, [r7, #15]
      break;
 8003134:	e00b      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      break;
 8003136:	bf00      	nop
 8003138:	e00a      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 800313a:	bf00      	nop
 800313c:	e008      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 800313e:	bf00      	nop
 8003140:	e006      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 8003142:	bf00      	nop
 8003144:	e004      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 8003146:	bf00      	nop
 8003148:	e002      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;   
 800314a:	bf00      	nop
 800314c:	e000      	b.n	8003150 <DMA_CheckFifoParam+0xe8>
      break;
 800314e:	bf00      	nop
    }
  } 
  
  return status; 
 8003150:	7bfb      	ldrb	r3, [r7, #15]
}
 8003152:	4618      	mov	r0, r3
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop

08003160 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e06a      	b.n	8003248 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003178:	2b00      	cmp	r3, #0
 800317a:	d106      	bne.n	800318a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2223      	movs	r2, #35	@ 0x23
 8003180:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f7fe ffe1 	bl	800214c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800318a:	4b31      	ldr	r3, [pc, #196]	@ (8003250 <HAL_ETH_Init+0xf0>)
 800318c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318e:	4a30      	ldr	r2, [pc, #192]	@ (8003250 <HAL_ETH_Init+0xf0>)
 8003190:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003194:	6453      	str	r3, [r2, #68]	@ 0x44
 8003196:	4b2e      	ldr	r3, [pc, #184]	@ (8003250 <HAL_ETH_Init+0xf0>)
 8003198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800319e:	60bb      	str	r3, [r7, #8]
 80031a0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80031a2:	4b2c      	ldr	r3, [pc, #176]	@ (8003254 <HAL_ETH_Init+0xf4>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	4a2b      	ldr	r2, [pc, #172]	@ (8003254 <HAL_ETH_Init+0xf4>)
 80031a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80031ac:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80031ae:	4b29      	ldr	r3, [pc, #164]	@ (8003254 <HAL_ETH_Init+0xf4>)
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	4927      	ldr	r1, [pc, #156]	@ (8003254 <HAL_ETH_Init+0xf4>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80031bc:	4b25      	ldr	r3, [pc, #148]	@ (8003254 <HAL_ETH_Init+0xf4>)
 80031be:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6812      	ldr	r2, [r2, #0]
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80031d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031d8:	f7ff fb08 	bl	80027ec <HAL_GetTick>
 80031dc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80031de:	e011      	b.n	8003204 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80031e0:	f7ff fb04 	bl	80027ec <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80031ee:	d909      	bls.n	8003204 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2204      	movs	r2, #4
 80031f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	22e0      	movs	r2, #224	@ 0xe0
 80031fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e021      	b.n	8003248 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1e4      	bne.n	80031e0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f958 	bl	80034cc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f000 f9ff 	bl	8003620 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 fa55 	bl	80036d2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	461a      	mov	r2, r3
 800322e:	2100      	movs	r1, #0
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f9bd 	bl	80035b0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2210      	movs	r2, #16
 8003242:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40023800 	.word	0x40023800
 8003254:	40013800 	.word	0x40013800

08003258 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	4b51      	ldr	r3, [pc, #324]	@ (80033b4 <ETH_SetMACConfig+0x15c>)
 800326e:	4013      	ands	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	7c1b      	ldrb	r3, [r3, #16]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d102      	bne.n	8003280 <ETH_SetMACConfig+0x28>
 800327a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800327e:	e000      	b.n	8003282 <ETH_SetMACConfig+0x2a>
 8003280:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	7c5b      	ldrb	r3, [r3, #17]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d102      	bne.n	8003290 <ETH_SetMACConfig+0x38>
 800328a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800328e:	e000      	b.n	8003292 <ETH_SetMACConfig+0x3a>
 8003290:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003292:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003298:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	7fdb      	ldrb	r3, [r3, #31]
 800329e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80032a0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80032a6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	7f92      	ldrb	r2, [r2, #30]
 80032ac:	2a00      	cmp	r2, #0
 80032ae:	d102      	bne.n	80032b6 <ETH_SetMACConfig+0x5e>
 80032b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032b4:	e000      	b.n	80032b8 <ETH_SetMACConfig+0x60>
 80032b6:	2200      	movs	r2, #0
                        macconf->Speed |
 80032b8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	7f1b      	ldrb	r3, [r3, #28]
 80032be:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80032c0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80032c6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	791b      	ldrb	r3, [r3, #4]
 80032cc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80032ce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80032d0:	683a      	ldr	r2, [r7, #0]
 80032d2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80032d6:	2a00      	cmp	r2, #0
 80032d8:	d102      	bne.n	80032e0 <ETH_SetMACConfig+0x88>
 80032da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032de:	e000      	b.n	80032e2 <ETH_SetMACConfig+0x8a>
 80032e0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80032e2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	7bdb      	ldrb	r3, [r3, #15]
 80032e8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80032ea:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80032f0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80032f8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80032fa:	4313      	orrs	r3, r2
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	4313      	orrs	r3, r2
 8003300:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003312:	2001      	movs	r0, #1
 8003314:	f7ff fa76 	bl	8002804 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800332e:	4013      	ands	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003336:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800333e:	2a00      	cmp	r2, #0
 8003340:	d101      	bne.n	8003346 <ETH_SetMACConfig+0xee>
 8003342:	2280      	movs	r2, #128	@ 0x80
 8003344:	e000      	b.n	8003348 <ETH_SetMACConfig+0xf0>
 8003346:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003348:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800334e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003350:	683a      	ldr	r2, [r7, #0]
 8003352:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003356:	2a01      	cmp	r2, #1
 8003358:	d101      	bne.n	800335e <ETH_SetMACConfig+0x106>
 800335a:	2208      	movs	r2, #8
 800335c:	e000      	b.n	8003360 <ETH_SetMACConfig+0x108>
 800335e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003360:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003362:	683a      	ldr	r2, [r7, #0]
 8003364:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003368:	2a01      	cmp	r2, #1
 800336a:	d101      	bne.n	8003370 <ETH_SetMACConfig+0x118>
 800336c:	2204      	movs	r2, #4
 800336e:	e000      	b.n	8003372 <ETH_SetMACConfig+0x11a>
 8003370:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003372:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800337a:	2a01      	cmp	r2, #1
 800337c:	d101      	bne.n	8003382 <ETH_SetMACConfig+0x12a>
 800337e:	2202      	movs	r2, #2
 8003380:	e000      	b.n	8003384 <ETH_SetMACConfig+0x12c>
 8003382:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003384:	4313      	orrs	r3, r2
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	4313      	orrs	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800339c:	2001      	movs	r0, #1
 800339e:	f7ff fa31 	bl	8002804 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	619a      	str	r2, [r3, #24]
}
 80033aa:	bf00      	nop
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	ff20810f 	.word	0xff20810f

080033b8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	4b3d      	ldr	r3, [pc, #244]	@ (80034c8 <ETH_SetDMAConfig+0x110>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	7b1b      	ldrb	r3, [r3, #12]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d102      	bne.n	80033e4 <ETH_SetDMAConfig+0x2c>
 80033de:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80033e2:	e000      	b.n	80033e6 <ETH_SetDMAConfig+0x2e>
 80033e4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	7b5b      	ldrb	r3, [r3, #13]
 80033ea:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80033ec:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	7f52      	ldrb	r2, [r2, #29]
 80033f2:	2a00      	cmp	r2, #0
 80033f4:	d102      	bne.n	80033fc <ETH_SetDMAConfig+0x44>
 80033f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80033fa:	e000      	b.n	80033fe <ETH_SetDMAConfig+0x46>
 80033fc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80033fe:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	7b9b      	ldrb	r3, [r3, #14]
 8003404:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003406:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800340c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	7f1b      	ldrb	r3, [r3, #28]
 8003412:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003414:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	7f9b      	ldrb	r3, [r3, #30]
 800341a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800341c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003422:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800342a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800342c:	4313      	orrs	r3, r2
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800343c:	461a      	mov	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800344e:	2001      	movs	r0, #1
 8003450:	f7ff f9d8 	bl	8002804 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800345c:	461a      	mov	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	791b      	ldrb	r3, [r3, #4]
 8003466:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800346c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003472:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003478:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003480:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003482:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800348a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003490:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6812      	ldr	r2, [r2, #0]
 8003496:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800349a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800349e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80034ac:	2001      	movs	r0, #1
 80034ae:	f7ff f9a9 	bl	8002804 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034ba:	461a      	mov	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6013      	str	r3, [r2, #0]
}
 80034c0:	bf00      	nop
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	f8de3f23 	.word	0xf8de3f23

080034cc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b0a6      	sub	sp, #152	@ 0x98
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80034d4:	2301      	movs	r3, #1
 80034d6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80034da:	2301      	movs	r3, #1
 80034dc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80034e0:	2300      	movs	r3, #0
 80034e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80034e4:	2300      	movs	r3, #0
 80034e6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80034ea:	2301      	movs	r3, #1
 80034ec:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80034f0:	2300      	movs	r3, #0
 80034f2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80034f6:	2301      	movs	r3, #1
 80034f8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80034fc:	2300      	movs	r3, #0
 80034fe:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003502:	2300      	movs	r3, #0
 8003504:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003508:	2300      	movs	r3, #0
 800350a:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800350c:	2300      	movs	r3, #0
 800350e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003512:	2300      	movs	r3, #0
 8003514:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003516:	2300      	movs	r3, #0
 8003518:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800351c:	2300      	movs	r3, #0
 800351e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003522:	2300      	movs	r3, #0
 8003524:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003528:	2300      	movs	r3, #0
 800352a:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800352e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003532:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003534:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003538:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800353a:	2300      	movs	r3, #0
 800353c:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003540:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003544:	4619      	mov	r1, r3
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7ff fe86 	bl	8003258 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800354c:	2301      	movs	r3, #1
 800354e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003550:	2301      	movs	r3, #1
 8003552:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003554:	2301      	movs	r3, #1
 8003556:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800355a:	2301      	movs	r3, #1
 800355c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800355e:	2300      	movs	r3, #0
 8003560:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003562:	2300      	movs	r3, #0
 8003564:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003568:	2300      	movs	r3, #0
 800356a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800356e:	2300      	movs	r3, #0
 8003570:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003572:	2301      	movs	r3, #1
 8003574:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003578:	2301      	movs	r3, #1
 800357a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800357c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003580:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003582:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003586:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003588:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800358c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800358e:	2301      	movs	r3, #1
 8003590:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003594:	2300      	movs	r3, #0
 8003596:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003598:	2300      	movs	r3, #0
 800359a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800359c:	f107 0308 	add.w	r3, r7, #8
 80035a0:	4619      	mov	r1, r3
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7ff ff08 	bl	80033b8 <ETH_SetDMAConfig>
}
 80035a8:	bf00      	nop
 80035aa:	3798      	adds	r7, #152	@ 0x98
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b087      	sub	sp, #28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3305      	adds	r3, #5
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	021b      	lsls	r3, r3, #8
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	3204      	adds	r2, #4
 80035c8:	7812      	ldrb	r2, [r2, #0]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	4b11      	ldr	r3, [pc, #68]	@ (8003618 <ETH_MACAddressConfig+0x68>)
 80035d2:	4413      	add	r3, r2
 80035d4:	461a      	mov	r2, r3
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	3303      	adds	r3, #3
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	061a      	lsls	r2, r3, #24
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3302      	adds	r3, #2
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	041b      	lsls	r3, r3, #16
 80035ea:	431a      	orrs	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3301      	adds	r3, #1
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	021b      	lsls	r3, r3, #8
 80035f4:	4313      	orrs	r3, r2
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	7812      	ldrb	r2, [r2, #0]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80035fe:	68ba      	ldr	r2, [r7, #8]
 8003600:	4b06      	ldr	r3, [pc, #24]	@ (800361c <ETH_MACAddressConfig+0x6c>)
 8003602:	4413      	add	r3, r2
 8003604:	461a      	mov	r2, r3
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	6013      	str	r3, [r2, #0]
}
 800360a:	bf00      	nop
 800360c:	371c      	adds	r7, #28
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	40028040 	.word	0x40028040
 800361c:	40028044 	.word	0x40028044

08003620 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003628:	2300      	movs	r3, #0
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	e03e      	b.n	80036ac <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	68d9      	ldr	r1, [r3, #12]
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	4613      	mov	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4413      	add	r3, r2
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	440b      	add	r3, r1
 800363e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	2200      	movs	r2, #0
 8003644:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	2200      	movs	r2, #0
 800364a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2200      	movs	r2, #0
 8003650:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2200      	movs	r2, #0
 8003656:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003658:	68b9      	ldr	r1, [r7, #8]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68fa      	ldr	r2, [r7, #12]
 800365e:	3206      	adds	r2, #6
 8003660:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2b02      	cmp	r3, #2
 8003674:	d80c      	bhi.n	8003690 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68d9      	ldr	r1, [r3, #12]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	4613      	mov	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4413      	add	r3, r2
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	440b      	add	r3, r1
 8003688:	461a      	mov	r2, r3
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	60da      	str	r2, [r3, #12]
 800368e:	e004      	b.n	800369a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	461a      	mov	r2, r3
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	3301      	adds	r3, #1
 80036aa:	60fb      	str	r3, [r7, #12]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2b03      	cmp	r3, #3
 80036b0:	d9bd      	bls.n	800362e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68da      	ldr	r2, [r3, #12]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036c4:	611a      	str	r2, [r3, #16]
}
 80036c6:	bf00      	nop
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b085      	sub	sp, #20
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
 80036de:	e046      	b.n	800376e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6919      	ldr	r1, [r3, #16]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4613      	mov	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	4413      	add	r3, r2
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	440b      	add	r3, r1
 80036f0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	2200      	movs	r2, #0
 80036fc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2200      	movs	r2, #0
 8003702:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	2200      	movs	r2, #0
 8003708:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2200      	movs	r2, #0
 800370e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2200      	movs	r2, #0
 8003714:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800371c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	f244 52f4 	movw	r2, #17908	@ 0x45f4
 8003724:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003732:	68b9      	ldr	r1, [r7, #8]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	3212      	adds	r2, #18
 800373a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2b02      	cmp	r3, #2
 8003742:	d80c      	bhi.n	800375e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6919      	ldr	r1, [r3, #16]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	1c5a      	adds	r2, r3, #1
 800374c:	4613      	mov	r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4413      	add	r3, r2
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	440b      	add	r3, r1
 8003756:	461a      	mov	r2, r3
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	60da      	str	r2, [r3, #12]
 800375c:	e004      	b.n	8003768 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	461a      	mov	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	3301      	adds	r3, #1
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2b03      	cmp	r3, #3
 8003772:	d9b5      	bls.n	80036e0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691a      	ldr	r2, [r3, #16]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800379e:	60da      	str	r2, [r3, #12]
}
 80037a0:	bf00      	nop
 80037a2:	3714      	adds	r7, #20
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b089      	sub	sp, #36	@ 0x24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80037b6:	2300      	movs	r3, #0
 80037b8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80037ba:	2300      	movs	r3, #0
 80037bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80037be:	2300      	movs	r3, #0
 80037c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80037c2:	2300      	movs	r3, #0
 80037c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80037c6:	2300      	movs	r3, #0
 80037c8:	61fb      	str	r3, [r7, #28]
 80037ca:	e175      	b.n	8003ab8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80037cc:	2201      	movs	r2, #1
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	4013      	ands	r3, r2
 80037de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	f040 8164 	bne.w	8003ab2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d005      	beq.n	8003802 <HAL_GPIO_Init+0x56>
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d130      	bne.n	8003864 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	2203      	movs	r2, #3
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43db      	mvns	r3, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4013      	ands	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4313      	orrs	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003838:	2201      	movs	r2, #1
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	43db      	mvns	r3, r3
 8003842:	69ba      	ldr	r2, [r7, #24]
 8003844:	4013      	ands	r3, r2
 8003846:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	091b      	lsrs	r3, r3, #4
 800384e:	f003 0201 	and.w	r2, r3, #1
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4313      	orrs	r3, r2
 800385c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	2b03      	cmp	r3, #3
 800386e:	d017      	beq.n	80038a0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	005b      	lsls	r3, r3, #1
 800387a:	2203      	movs	r2, #3
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	43db      	mvns	r3, r3
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	4013      	ands	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	4313      	orrs	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 0303 	and.w	r3, r3, #3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d123      	bne.n	80038f4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	08da      	lsrs	r2, r3, #3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	3208      	adds	r2, #8
 80038b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	220f      	movs	r2, #15
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	43db      	mvns	r3, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4013      	ands	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	691a      	ldr	r2, [r3, #16]
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	f003 0307 	and.w	r3, r3, #7
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	08da      	lsrs	r2, r3, #3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	3208      	adds	r2, #8
 80038ee:	69b9      	ldr	r1, [r7, #24]
 80038f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	2203      	movs	r2, #3
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f003 0203 	and.w	r2, r3, #3
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	4313      	orrs	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 80be 	beq.w	8003ab2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003936:	4b66      	ldr	r3, [pc, #408]	@ (8003ad0 <HAL_GPIO_Init+0x324>)
 8003938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393a:	4a65      	ldr	r2, [pc, #404]	@ (8003ad0 <HAL_GPIO_Init+0x324>)
 800393c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003940:	6453      	str	r3, [r2, #68]	@ 0x44
 8003942:	4b63      	ldr	r3, [pc, #396]	@ (8003ad0 <HAL_GPIO_Init+0x324>)
 8003944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003946:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800394e:	4a61      	ldr	r2, [pc, #388]	@ (8003ad4 <HAL_GPIO_Init+0x328>)
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	089b      	lsrs	r3, r3, #2
 8003954:	3302      	adds	r3, #2
 8003956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800395a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	220f      	movs	r2, #15
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	43db      	mvns	r3, r3
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	4013      	ands	r3, r2
 8003970:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a58      	ldr	r2, [pc, #352]	@ (8003ad8 <HAL_GPIO_Init+0x32c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d037      	beq.n	80039ea <HAL_GPIO_Init+0x23e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a57      	ldr	r2, [pc, #348]	@ (8003adc <HAL_GPIO_Init+0x330>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d031      	beq.n	80039e6 <HAL_GPIO_Init+0x23a>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a56      	ldr	r2, [pc, #344]	@ (8003ae0 <HAL_GPIO_Init+0x334>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d02b      	beq.n	80039e2 <HAL_GPIO_Init+0x236>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a55      	ldr	r2, [pc, #340]	@ (8003ae4 <HAL_GPIO_Init+0x338>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d025      	beq.n	80039de <HAL_GPIO_Init+0x232>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a54      	ldr	r2, [pc, #336]	@ (8003ae8 <HAL_GPIO_Init+0x33c>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d01f      	beq.n	80039da <HAL_GPIO_Init+0x22e>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a53      	ldr	r2, [pc, #332]	@ (8003aec <HAL_GPIO_Init+0x340>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d019      	beq.n	80039d6 <HAL_GPIO_Init+0x22a>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a52      	ldr	r2, [pc, #328]	@ (8003af0 <HAL_GPIO_Init+0x344>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d013      	beq.n	80039d2 <HAL_GPIO_Init+0x226>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a51      	ldr	r2, [pc, #324]	@ (8003af4 <HAL_GPIO_Init+0x348>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d00d      	beq.n	80039ce <HAL_GPIO_Init+0x222>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a50      	ldr	r2, [pc, #320]	@ (8003af8 <HAL_GPIO_Init+0x34c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d007      	beq.n	80039ca <HAL_GPIO_Init+0x21e>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a4f      	ldr	r2, [pc, #316]	@ (8003afc <HAL_GPIO_Init+0x350>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d101      	bne.n	80039c6 <HAL_GPIO_Init+0x21a>
 80039c2:	2309      	movs	r3, #9
 80039c4:	e012      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039c6:	230a      	movs	r3, #10
 80039c8:	e010      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039ca:	2308      	movs	r3, #8
 80039cc:	e00e      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039ce:	2307      	movs	r3, #7
 80039d0:	e00c      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039d2:	2306      	movs	r3, #6
 80039d4:	e00a      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039d6:	2305      	movs	r3, #5
 80039d8:	e008      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039da:	2304      	movs	r3, #4
 80039dc:	e006      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039de:	2303      	movs	r3, #3
 80039e0:	e004      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039e2:	2302      	movs	r3, #2
 80039e4:	e002      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039e6:	2301      	movs	r3, #1
 80039e8:	e000      	b.n	80039ec <HAL_GPIO_Init+0x240>
 80039ea:	2300      	movs	r3, #0
 80039ec:	69fa      	ldr	r2, [r7, #28]
 80039ee:	f002 0203 	and.w	r2, r2, #3
 80039f2:	0092      	lsls	r2, r2, #2
 80039f4:	4093      	lsls	r3, r2
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80039fc:	4935      	ldr	r1, [pc, #212]	@ (8003ad4 <HAL_GPIO_Init+0x328>)
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	089b      	lsrs	r3, r3, #2
 8003a02:	3302      	adds	r3, #2
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a0a:	4b3d      	ldr	r3, [pc, #244]	@ (8003b00 <HAL_GPIO_Init+0x354>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	43db      	mvns	r3, r3
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	4013      	ands	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a2e:	4a34      	ldr	r2, [pc, #208]	@ (8003b00 <HAL_GPIO_Init+0x354>)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a34:	4b32      	ldr	r3, [pc, #200]	@ (8003b00 <HAL_GPIO_Init+0x354>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a58:	4a29      	ldr	r2, [pc, #164]	@ (8003b00 <HAL_GPIO_Init+0x354>)
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a5e:	4b28      	ldr	r3, [pc, #160]	@ (8003b00 <HAL_GPIO_Init+0x354>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	43db      	mvns	r3, r3
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a82:	4a1f      	ldr	r2, [pc, #124]	@ (8003b00 <HAL_GPIO_Init+0x354>)
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a88:	4b1d      	ldr	r3, [pc, #116]	@ (8003b00 <HAL_GPIO_Init+0x354>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	43db      	mvns	r3, r3
 8003a92:	69ba      	ldr	r2, [r7, #24]
 8003a94:	4013      	ands	r3, r2
 8003a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003aac:	4a14      	ldr	r2, [pc, #80]	@ (8003b00 <HAL_GPIO_Init+0x354>)
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	61fb      	str	r3, [r7, #28]
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	2b0f      	cmp	r3, #15
 8003abc:	f67f ae86 	bls.w	80037cc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003ac0:	bf00      	nop
 8003ac2:	bf00      	nop
 8003ac4:	3724      	adds	r7, #36	@ 0x24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	40013800 	.word	0x40013800
 8003ad8:	40020000 	.word	0x40020000
 8003adc:	40020400 	.word	0x40020400
 8003ae0:	40020800 	.word	0x40020800
 8003ae4:	40020c00 	.word	0x40020c00
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	40021400 	.word	0x40021400
 8003af0:	40021800 	.word	0x40021800
 8003af4:	40021c00 	.word	0x40021c00
 8003af8:	40022000 	.word	0x40022000
 8003afc:	40022400 	.word	0x40022400
 8003b00:	40013c00 	.word	0x40013c00

08003b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	807b      	strh	r3, [r7, #2]
 8003b10:	4613      	mov	r3, r2
 8003b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b14:	787b      	ldrb	r3, [r7, #1]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b1a:	887a      	ldrh	r2, [r7, #2]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003b20:	e003      	b.n	8003b2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003b22:	887b      	ldrh	r3, [r7, #2]
 8003b24:	041a      	lsls	r2, r3, #16
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	619a      	str	r2, [r3, #24]
}
 8003b2a:	bf00      	nop
 8003b2c:	370c      	adds	r7, #12
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr

08003b36 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b38:	b08f      	sub	sp, #60	@ 0x3c
 8003b3a:	af0a      	add	r7, sp, #40	@ 0x28
 8003b3c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e116      	b.n	8003d76 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d106      	bne.n	8003b68 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7fe fd0a 	bl	800257c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2203      	movs	r2, #3
 8003b6c:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d102      	bne.n	8003b82 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f002 fa3e 	bl	8006008 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	603b      	str	r3, [r7, #0]
 8003b92:	687e      	ldr	r6, [r7, #4]
 8003b94:	466d      	mov	r5, sp
 8003b96:	f106 0410 	add.w	r4, r6, #16
 8003b9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ba0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ba2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ba6:	e885 0003 	stmia.w	r5, {r0, r1}
 8003baa:	1d33      	adds	r3, r6, #4
 8003bac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bae:	6838      	ldr	r0, [r7, #0]
 8003bb0:	f002 f9d2 	bl	8005f58 <USB_CoreInit>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d005      	beq.n	8003bc6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2202      	movs	r2, #2
 8003bbe:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e0d7      	b.n	8003d76 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2100      	movs	r1, #0
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f002 fa2c 	bl	800602a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	73fb      	strb	r3, [r7, #15]
 8003bd6:	e04a      	b.n	8003c6e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003bd8:	7bfa      	ldrb	r2, [r7, #15]
 8003bda:	6879      	ldr	r1, [r7, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	4413      	add	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	440b      	add	r3, r1
 8003be6:	333d      	adds	r3, #61	@ 0x3d
 8003be8:	2201      	movs	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003bec:	7bfa      	ldrb	r2, [r7, #15]
 8003bee:	6879      	ldr	r1, [r7, #4]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	00db      	lsls	r3, r3, #3
 8003bf4:	4413      	add	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	333c      	adds	r3, #60	@ 0x3c
 8003bfc:	7bfa      	ldrb	r2, [r7, #15]
 8003bfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c00:	7bfa      	ldrb	r2, [r7, #15]
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	b298      	uxth	r0, r3
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	4413      	add	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	440b      	add	r3, r1
 8003c12:	3344      	adds	r3, #68	@ 0x44
 8003c14:	4602      	mov	r2, r0
 8003c16:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c18:	7bfa      	ldrb	r2, [r7, #15]
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	4413      	add	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	440b      	add	r3, r1
 8003c26:	3340      	adds	r3, #64	@ 0x40
 8003c28:	2200      	movs	r2, #0
 8003c2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c2c:	7bfa      	ldrb	r2, [r7, #15]
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	4613      	mov	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	440b      	add	r3, r1
 8003c3a:	3348      	adds	r3, #72	@ 0x48
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c40:	7bfa      	ldrb	r2, [r7, #15]
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	4613      	mov	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	4413      	add	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	334c      	adds	r3, #76	@ 0x4c
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003c54:	7bfa      	ldrb	r2, [r7, #15]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4413      	add	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	3354      	adds	r3, #84	@ 0x54
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	73fb      	strb	r3, [r7, #15]
 8003c6e:	7bfa      	ldrb	r2, [r7, #15]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d3af      	bcc.n	8003bd8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c78:	2300      	movs	r3, #0
 8003c7a:	73fb      	strb	r3, [r7, #15]
 8003c7c:	e044      	b.n	8003d08 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003c7e:	7bfa      	ldrb	r2, [r7, #15]
 8003c80:	6879      	ldr	r1, [r7, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4413      	add	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	440b      	add	r3, r1
 8003c8c:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8003c90:	2200      	movs	r2, #0
 8003c92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c94:	7bfa      	ldrb	r2, [r7, #15]
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003ca6:	7bfa      	ldrb	r2, [r7, #15]
 8003ca8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003caa:	7bfa      	ldrb	r2, [r7, #15]
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	4413      	add	r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	440b      	add	r3, r1
 8003cb8:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003cc0:	7bfa      	ldrb	r2, [r7, #15]
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	4413      	add	r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003cd6:	7bfa      	ldrb	r2, [r7, #15]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	4413      	add	r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003cec:	7bfa      	ldrb	r2, [r7, #15]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	4413      	add	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d02:	7bfb      	ldrb	r3, [r7, #15]
 8003d04:	3301      	adds	r3, #1
 8003d06:	73fb      	strb	r3, [r7, #15]
 8003d08:	7bfa      	ldrb	r2, [r7, #15]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d3b5      	bcc.n	8003c7e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	687e      	ldr	r6, [r7, #4]
 8003d1a:	466d      	mov	r5, sp
 8003d1c:	f106 0410 	add.w	r4, r6, #16
 8003d20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d28:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d2c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d30:	1d33      	adds	r3, r6, #4
 8003d32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d34:	6838      	ldr	r0, [r7, #0]
 8003d36:	f002 f9c5 	bl	80060c4 <USB_DevInit>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e014      	b.n	8003d76 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d102      	bne.n	8003d6a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f000 f80b 	bl	8003d80 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f002 fb83 	bl	800647a <USB_DevDisconnect>

  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3714      	adds	r7, #20
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003d80 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003dae:	4b05      	ldr	r3, [pc, #20]	@ (8003dc4 <HAL_PCDEx_ActivateLPM+0x44>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3714      	adds	r7, #20
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr
 8003dc4:	10000003 	.word	0x10000003

08003dc8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dcc:	4b05      	ldr	r3, [pc, #20]	@ (8003de4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a04      	ldr	r2, [pc, #16]	@ (8003de4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003dd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dd6:	6013      	str	r3, [r2, #0]
}
 8003dd8:	bf00      	nop
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40007000 	.word	0x40007000

08003de8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003dee:	2300      	movs	r3, #0
 8003df0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003df2:	4b23      	ldr	r3, [pc, #140]	@ (8003e80 <HAL_PWREx_EnableOverDrive+0x98>)
 8003df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df6:	4a22      	ldr	r2, [pc, #136]	@ (8003e80 <HAL_PWREx_EnableOverDrive+0x98>)
 8003df8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dfe:	4b20      	ldr	r3, [pc, #128]	@ (8003e80 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e06:	603b      	str	r3, [r7, #0]
 8003e08:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003e84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a1d      	ldr	r2, [pc, #116]	@ (8003e84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e14:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e16:	f7fe fce9 	bl	80027ec <HAL_GetTick>
 8003e1a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e1c:	e009      	b.n	8003e32 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e1e:	f7fe fce5 	bl	80027ec <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e2c:	d901      	bls.n	8003e32 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e022      	b.n	8003e78 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e32:	4b14      	ldr	r3, [pc, #80]	@ (8003e84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e3e:	d1ee      	bne.n	8003e1e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003e40:	4b10      	ldr	r3, [pc, #64]	@ (8003e84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a0f      	ldr	r2, [pc, #60]	@ (8003e84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e4a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e4c:	f7fe fcce 	bl	80027ec <HAL_GetTick>
 8003e50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e52:	e009      	b.n	8003e68 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e54:	f7fe fcca 	bl	80027ec <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e62:	d901      	bls.n	8003e68 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e007      	b.n	8003e78 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e68:	4b06      	ldr	r3, [pc, #24]	@ (8003e84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e74:	d1ee      	bne.n	8003e54 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3708      	adds	r7, #8
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40023800 	.word	0x40023800
 8003e84:	40007000 	.word	0x40007000

08003e88 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003e90:	2300      	movs	r3, #0
 8003e92:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e29b      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f000 8087 	beq.w	8003fba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003eac:	4b96      	ldr	r3, [pc, #600]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f003 030c 	and.w	r3, r3, #12
 8003eb4:	2b04      	cmp	r3, #4
 8003eb6:	d00c      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eb8:	4b93      	ldr	r3, [pc, #588]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f003 030c 	and.w	r3, r3, #12
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d112      	bne.n	8003eea <HAL_RCC_OscConfig+0x62>
 8003ec4:	4b90      	ldr	r3, [pc, #576]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ecc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ed0:	d10b      	bne.n	8003eea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ed2:	4b8d      	ldr	r3, [pc, #564]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d06c      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x130>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d168      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e275      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ef2:	d106      	bne.n	8003f02 <HAL_RCC_OscConfig+0x7a>
 8003ef4:	4b84      	ldr	r3, [pc, #528]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a83      	ldr	r2, [pc, #524]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003efa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003efe:	6013      	str	r3, [r2, #0]
 8003f00:	e02e      	b.n	8003f60 <HAL_RCC_OscConfig+0xd8>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10c      	bne.n	8003f24 <HAL_RCC_OscConfig+0x9c>
 8003f0a:	4b7f      	ldr	r3, [pc, #508]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a7e      	ldr	r2, [pc, #504]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	4b7c      	ldr	r3, [pc, #496]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a7b      	ldr	r2, [pc, #492]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f20:	6013      	str	r3, [r2, #0]
 8003f22:	e01d      	b.n	8003f60 <HAL_RCC_OscConfig+0xd8>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f2c:	d10c      	bne.n	8003f48 <HAL_RCC_OscConfig+0xc0>
 8003f2e:	4b76      	ldr	r3, [pc, #472]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a75      	ldr	r2, [pc, #468]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	4b73      	ldr	r3, [pc, #460]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a72      	ldr	r2, [pc, #456]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f44:	6013      	str	r3, [r2, #0]
 8003f46:	e00b      	b.n	8003f60 <HAL_RCC_OscConfig+0xd8>
 8003f48:	4b6f      	ldr	r3, [pc, #444]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a6e      	ldr	r2, [pc, #440]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f52:	6013      	str	r3, [r2, #0]
 8003f54:	4b6c      	ldr	r3, [pc, #432]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a6b      	ldr	r2, [pc, #428]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d013      	beq.n	8003f90 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f68:	f7fe fc40 	bl	80027ec <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f70:	f7fe fc3c 	bl	80027ec <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b64      	cmp	r3, #100	@ 0x64
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e229      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f82:	4b61      	ldr	r3, [pc, #388]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0f0      	beq.n	8003f70 <HAL_RCC_OscConfig+0xe8>
 8003f8e:	e014      	b.n	8003fba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f90:	f7fe fc2c 	bl	80027ec <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f96:	e008      	b.n	8003faa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f98:	f7fe fc28 	bl	80027ec <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	2b64      	cmp	r3, #100	@ 0x64
 8003fa4:	d901      	bls.n	8003faa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e215      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003faa:	4b57      	ldr	r3, [pc, #348]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1f0      	bne.n	8003f98 <HAL_RCC_OscConfig+0x110>
 8003fb6:	e000      	b.n	8003fba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d069      	beq.n	800409a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fc6:	4b50      	ldr	r3, [pc, #320]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 030c 	and.w	r3, r3, #12
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00b      	beq.n	8003fea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fd2:	4b4d      	ldr	r3, [pc, #308]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 030c 	and.w	r3, r3, #12
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	d11c      	bne.n	8004018 <HAL_RCC_OscConfig+0x190>
 8003fde:	4b4a      	ldr	r3, [pc, #296]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d116      	bne.n	8004018 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fea:	4b47      	ldr	r3, [pc, #284]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d005      	beq.n	8004002 <HAL_RCC_OscConfig+0x17a>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d001      	beq.n	8004002 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e1e9      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004002:	4b41      	ldr	r3, [pc, #260]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	493d      	ldr	r1, [pc, #244]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8004012:	4313      	orrs	r3, r2
 8004014:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004016:	e040      	b.n	800409a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d023      	beq.n	8004068 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004020:	4b39      	ldr	r3, [pc, #228]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a38      	ldr	r2, [pc, #224]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800402c:	f7fe fbde 	bl	80027ec <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004034:	f7fe fbda 	bl	80027ec <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e1c7      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004046:	4b30      	ldr	r3, [pc, #192]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0f0      	beq.n	8004034 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004052:	4b2d      	ldr	r3, [pc, #180]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	4929      	ldr	r1, [pc, #164]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8004062:	4313      	orrs	r3, r2
 8004064:	600b      	str	r3, [r1, #0]
 8004066:	e018      	b.n	800409a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004068:	4b27      	ldr	r3, [pc, #156]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a26      	ldr	r2, [pc, #152]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 800406e:	f023 0301 	bic.w	r3, r3, #1
 8004072:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004074:	f7fe fbba 	bl	80027ec <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800407c:	f7fe fbb6 	bl	80027ec <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e1a3      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800408e:	4b1e      	ldr	r3, [pc, #120]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d038      	beq.n	8004118 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d019      	beq.n	80040e2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040ae:	4b16      	ldr	r3, [pc, #88]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 80040b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040b2:	4a15      	ldr	r2, [pc, #84]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 80040b4:	f043 0301 	orr.w	r3, r3, #1
 80040b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ba:	f7fe fb97 	bl	80027ec <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040c0:	e008      	b.n	80040d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040c2:	f7fe fb93 	bl	80027ec <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e180      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 80040d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0f0      	beq.n	80040c2 <HAL_RCC_OscConfig+0x23a>
 80040e0:	e01a      	b.n	8004118 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040e2:	4b09      	ldr	r3, [pc, #36]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 80040e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040e6:	4a08      	ldr	r2, [pc, #32]	@ (8004108 <HAL_RCC_OscConfig+0x280>)
 80040e8:	f023 0301 	bic.w	r3, r3, #1
 80040ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ee:	f7fe fb7d 	bl	80027ec <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f4:	e00a      	b.n	800410c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040f6:	f7fe fb79 	bl	80027ec <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d903      	bls.n	800410c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e166      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
 8004108:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800410c:	4b92      	ldr	r3, [pc, #584]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 800410e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1ee      	bne.n	80040f6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0304 	and.w	r3, r3, #4
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 80a4 	beq.w	800426e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004126:	4b8c      	ldr	r3, [pc, #560]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10d      	bne.n	800414e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004132:	4b89      	ldr	r3, [pc, #548]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004136:	4a88      	ldr	r2, [pc, #544]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800413c:	6413      	str	r3, [r2, #64]	@ 0x40
 800413e:	4b86      	ldr	r3, [pc, #536]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004146:	60bb      	str	r3, [r7, #8]
 8004148:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800414a:	2301      	movs	r3, #1
 800414c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800414e:	4b83      	ldr	r3, [pc, #524]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004156:	2b00      	cmp	r3, #0
 8004158:	d118      	bne.n	800418c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800415a:	4b80      	ldr	r3, [pc, #512]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a7f      	ldr	r2, [pc, #508]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004164:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004166:	f7fe fb41 	bl	80027ec <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800416e:	f7fe fb3d 	bl	80027ec <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b64      	cmp	r3, #100	@ 0x64
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e12a      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004180:	4b76      	ldr	r3, [pc, #472]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0f0      	beq.n	800416e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d106      	bne.n	80041a2 <HAL_RCC_OscConfig+0x31a>
 8004194:	4b70      	ldr	r3, [pc, #448]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004198:	4a6f      	ldr	r2, [pc, #444]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 800419a:	f043 0301 	orr.w	r3, r3, #1
 800419e:	6713      	str	r3, [r2, #112]	@ 0x70
 80041a0:	e02d      	b.n	80041fe <HAL_RCC_OscConfig+0x376>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d10c      	bne.n	80041c4 <HAL_RCC_OscConfig+0x33c>
 80041aa:	4b6b      	ldr	r3, [pc, #428]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ae:	4a6a      	ldr	r2, [pc, #424]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041b0:	f023 0301 	bic.w	r3, r3, #1
 80041b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80041b6:	4b68      	ldr	r3, [pc, #416]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ba:	4a67      	ldr	r2, [pc, #412]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041bc:	f023 0304 	bic.w	r3, r3, #4
 80041c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041c2:	e01c      	b.n	80041fe <HAL_RCC_OscConfig+0x376>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	2b05      	cmp	r3, #5
 80041ca:	d10c      	bne.n	80041e6 <HAL_RCC_OscConfig+0x35e>
 80041cc:	4b62      	ldr	r3, [pc, #392]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041d0:	4a61      	ldr	r2, [pc, #388]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041d2:	f043 0304 	orr.w	r3, r3, #4
 80041d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80041d8:	4b5f      	ldr	r3, [pc, #380]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041dc:	4a5e      	ldr	r2, [pc, #376]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041de:	f043 0301 	orr.w	r3, r3, #1
 80041e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041e4:	e00b      	b.n	80041fe <HAL_RCC_OscConfig+0x376>
 80041e6:	4b5c      	ldr	r3, [pc, #368]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ea:	4a5b      	ldr	r2, [pc, #364]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041ec:	f023 0301 	bic.w	r3, r3, #1
 80041f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041f2:	4b59      	ldr	r3, [pc, #356]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f6:	4a58      	ldr	r2, [pc, #352]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80041f8:	f023 0304 	bic.w	r3, r3, #4
 80041fc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d015      	beq.n	8004232 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004206:	f7fe faf1 	bl	80027ec <HAL_GetTick>
 800420a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800420c:	e00a      	b.n	8004224 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800420e:	f7fe faed 	bl	80027ec <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	f241 3288 	movw	r2, #5000	@ 0x1388
 800421c:	4293      	cmp	r3, r2
 800421e:	d901      	bls.n	8004224 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e0d8      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004224:	4b4c      	ldr	r3, [pc, #304]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b00      	cmp	r3, #0
 800422e:	d0ee      	beq.n	800420e <HAL_RCC_OscConfig+0x386>
 8004230:	e014      	b.n	800425c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004232:	f7fe fadb 	bl	80027ec <HAL_GetTick>
 8004236:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004238:	e00a      	b.n	8004250 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423a:	f7fe fad7 	bl	80027ec <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004248:	4293      	cmp	r3, r2
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e0c2      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004250:	4b41      	ldr	r3, [pc, #260]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1ee      	bne.n	800423a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800425c:	7dfb      	ldrb	r3, [r7, #23]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d105      	bne.n	800426e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004262:	4b3d      	ldr	r3, [pc, #244]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	4a3c      	ldr	r2, [pc, #240]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004268:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800426c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	2b00      	cmp	r3, #0
 8004274:	f000 80ae 	beq.w	80043d4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004278:	4b37      	ldr	r3, [pc, #220]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 030c 	and.w	r3, r3, #12
 8004280:	2b08      	cmp	r3, #8
 8004282:	d06d      	beq.n	8004360 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	2b02      	cmp	r3, #2
 800428a:	d14b      	bne.n	8004324 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800428c:	4b32      	ldr	r3, [pc, #200]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a31      	ldr	r2, [pc, #196]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004292:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004296:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004298:	f7fe faa8 	bl	80027ec <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a0:	f7fe faa4 	bl	80027ec <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e091      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042b2:	4b29      	ldr	r3, [pc, #164]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1f0      	bne.n	80042a0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	69da      	ldr	r2, [r3, #28]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	431a      	orrs	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042cc:	019b      	lsls	r3, r3, #6
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d4:	085b      	lsrs	r3, r3, #1
 80042d6:	3b01      	subs	r3, #1
 80042d8:	041b      	lsls	r3, r3, #16
 80042da:	431a      	orrs	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e0:	061b      	lsls	r3, r3, #24
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e8:	071b      	lsls	r3, r3, #28
 80042ea:	491b      	ldr	r1, [pc, #108]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042f0:	4b19      	ldr	r3, [pc, #100]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a18      	ldr	r2, [pc, #96]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 80042f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042fc:	f7fe fa76 	bl	80027ec <HAL_GetTick>
 8004300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004302:	e008      	b.n	8004316 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004304:	f7fe fa72 	bl	80027ec <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	2b02      	cmp	r3, #2
 8004310:	d901      	bls.n	8004316 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e05f      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004316:	4b10      	ldr	r3, [pc, #64]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d0f0      	beq.n	8004304 <HAL_RCC_OscConfig+0x47c>
 8004322:	e057      	b.n	80043d4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004324:	4b0c      	ldr	r3, [pc, #48]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a0b      	ldr	r2, [pc, #44]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 800432a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800432e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004330:	f7fe fa5c 	bl	80027ec <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004338:	f7fe fa58 	bl	80027ec <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e045      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800434a:	4b03      	ldr	r3, [pc, #12]	@ (8004358 <HAL_RCC_OscConfig+0x4d0>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1f0      	bne.n	8004338 <HAL_RCC_OscConfig+0x4b0>
 8004356:	e03d      	b.n	80043d4 <HAL_RCC_OscConfig+0x54c>
 8004358:	40023800 	.word	0x40023800
 800435c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004360:	4b1f      	ldr	r3, [pc, #124]	@ (80043e0 <HAL_RCC_OscConfig+0x558>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d030      	beq.n	80043d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004378:	429a      	cmp	r2, r3
 800437a:	d129      	bne.n	80043d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004386:	429a      	cmp	r2, r3
 8004388:	d122      	bne.n	80043d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004390:	4013      	ands	r3, r2
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004396:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004398:	4293      	cmp	r3, r2
 800439a:	d119      	bne.n	80043d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a6:	085b      	lsrs	r3, r3, #1
 80043a8:	3b01      	subs	r3, #1
 80043aa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d10f      	bne.n	80043d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ba:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043bc:	429a      	cmp	r2, r3
 80043be:	d107      	bne.n	80043d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ca:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d001      	beq.n	80043d4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3718      	adds	r7, #24
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	40023800 	.word	0x40023800

080043e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80043ee:	2300      	movs	r3, #0
 80043f0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0d0      	b.n	800459e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043fc:	4b6a      	ldr	r3, [pc, #424]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c4>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 030f 	and.w	r3, r3, #15
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	429a      	cmp	r2, r3
 8004408:	d910      	bls.n	800442c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440a:	4b67      	ldr	r3, [pc, #412]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f023 020f 	bic.w	r2, r3, #15
 8004412:	4965      	ldr	r1, [pc, #404]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	4313      	orrs	r3, r2
 8004418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800441a:	4b63      	ldr	r3, [pc, #396]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c4>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	429a      	cmp	r2, r3
 8004426:	d001      	beq.n	800442c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e0b8      	b.n	800459e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d020      	beq.n	800447a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b00      	cmp	r3, #0
 8004442:	d005      	beq.n	8004450 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004444:	4b59      	ldr	r3, [pc, #356]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	4a58      	ldr	r2, [pc, #352]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 800444a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800444e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0308 	and.w	r3, r3, #8
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800445c:	4b53      	ldr	r3, [pc, #332]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	4a52      	ldr	r2, [pc, #328]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 8004462:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004466:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004468:	4b50      	ldr	r3, [pc, #320]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	494d      	ldr	r1, [pc, #308]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 8004476:	4313      	orrs	r3, r2
 8004478:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d040      	beq.n	8004508 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d107      	bne.n	800449e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448e:	4b47      	ldr	r3, [pc, #284]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d115      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e07f      	b.n	800459e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d107      	bne.n	80044b6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044a6:	4b41      	ldr	r3, [pc, #260]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d109      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e073      	b.n	800459e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044b6:	4b3d      	ldr	r3, [pc, #244]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d101      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e06b      	b.n	800459e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044c6:	4b39      	ldr	r3, [pc, #228]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f023 0203 	bic.w	r2, r3, #3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	4936      	ldr	r1, [pc, #216]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044d8:	f7fe f988 	bl	80027ec <HAL_GetTick>
 80044dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044de:	e00a      	b.n	80044f6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044e0:	f7fe f984 	bl	80027ec <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e053      	b.n	800459e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f6:	4b2d      	ldr	r3, [pc, #180]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 020c 	and.w	r2, r3, #12
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	429a      	cmp	r2, r3
 8004506:	d1eb      	bne.n	80044e0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004508:	4b27      	ldr	r3, [pc, #156]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c4>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 030f 	and.w	r3, r3, #15
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d210      	bcs.n	8004538 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004516:	4b24      	ldr	r3, [pc, #144]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f023 020f 	bic.w	r2, r3, #15
 800451e:	4922      	ldr	r1, [pc, #136]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	4313      	orrs	r3, r2
 8004524:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004526:	4b20      	ldr	r3, [pc, #128]	@ (80045a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 030f 	and.w	r3, r3, #15
 800452e:	683a      	ldr	r2, [r7, #0]
 8004530:	429a      	cmp	r2, r3
 8004532:	d001      	beq.n	8004538 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e032      	b.n	800459e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	2b00      	cmp	r3, #0
 8004542:	d008      	beq.n	8004556 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004544:	4b19      	ldr	r3, [pc, #100]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	4916      	ldr	r1, [pc, #88]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 8004552:	4313      	orrs	r3, r2
 8004554:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b00      	cmp	r3, #0
 8004560:	d009      	beq.n	8004576 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004562:	4b12      	ldr	r3, [pc, #72]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	490e      	ldr	r1, [pc, #56]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 8004572:	4313      	orrs	r3, r2
 8004574:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004576:	f000 f821 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 800457a:	4602      	mov	r2, r0
 800457c:	4b0b      	ldr	r3, [pc, #44]	@ (80045ac <HAL_RCC_ClockConfig+0x1c8>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	091b      	lsrs	r3, r3, #4
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	490a      	ldr	r1, [pc, #40]	@ (80045b0 <HAL_RCC_ClockConfig+0x1cc>)
 8004588:	5ccb      	ldrb	r3, [r1, r3]
 800458a:	fa22 f303 	lsr.w	r3, r2, r3
 800458e:	4a09      	ldr	r2, [pc, #36]	@ (80045b4 <HAL_RCC_ClockConfig+0x1d0>)
 8004590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004592:	4b09      	ldr	r3, [pc, #36]	@ (80045b8 <HAL_RCC_ClockConfig+0x1d4>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f7fe f8e4 	bl	8002764 <HAL_InitTick>

  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40023c00 	.word	0x40023c00
 80045ac:	40023800 	.word	0x40023800
 80045b0:	08009818 	.word	0x08009818
 80045b4:	20000000 	.word	0x20000000
 80045b8:	20000004 	.word	0x20000004

080045bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045c0:	b094      	sub	sp, #80	@ 0x50
 80045c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80045c4:	2300      	movs	r3, #0
 80045c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80045c8:	2300      	movs	r3, #0
 80045ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045cc:	2300      	movs	r3, #0
 80045ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80045d0:	2300      	movs	r3, #0
 80045d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045d4:	4b79      	ldr	r3, [pc, #484]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x200>)
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	f003 030c 	and.w	r3, r3, #12
 80045dc:	2b08      	cmp	r3, #8
 80045de:	d00d      	beq.n	80045fc <HAL_RCC_GetSysClockFreq+0x40>
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	f200 80e1 	bhi.w	80047a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d002      	beq.n	80045f0 <HAL_RCC_GetSysClockFreq+0x34>
 80045ea:	2b04      	cmp	r3, #4
 80045ec:	d003      	beq.n	80045f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80045ee:	e0db      	b.n	80047a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045f0:	4b73      	ldr	r3, [pc, #460]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80045f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045f4:	e0db      	b.n	80047ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045f6:	4b73      	ldr	r3, [pc, #460]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80045f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045fa:	e0d8      	b.n	80047ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045fc:	4b6f      	ldr	r3, [pc, #444]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x200>)
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004604:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004606:	4b6d      	ldr	r3, [pc, #436]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x200>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d063      	beq.n	80046da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004612:	4b6a      	ldr	r3, [pc, #424]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x200>)
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	099b      	lsrs	r3, r3, #6
 8004618:	2200      	movs	r2, #0
 800461a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800461c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800461e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004624:	633b      	str	r3, [r7, #48]	@ 0x30
 8004626:	2300      	movs	r3, #0
 8004628:	637b      	str	r3, [r7, #52]	@ 0x34
 800462a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800462e:	4622      	mov	r2, r4
 8004630:	462b      	mov	r3, r5
 8004632:	f04f 0000 	mov.w	r0, #0
 8004636:	f04f 0100 	mov.w	r1, #0
 800463a:	0159      	lsls	r1, r3, #5
 800463c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004640:	0150      	lsls	r0, r2, #5
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	4621      	mov	r1, r4
 8004648:	1a51      	subs	r1, r2, r1
 800464a:	6139      	str	r1, [r7, #16]
 800464c:	4629      	mov	r1, r5
 800464e:	eb63 0301 	sbc.w	r3, r3, r1
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	f04f 0200 	mov.w	r2, #0
 8004658:	f04f 0300 	mov.w	r3, #0
 800465c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004660:	4659      	mov	r1, fp
 8004662:	018b      	lsls	r3, r1, #6
 8004664:	4651      	mov	r1, sl
 8004666:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800466a:	4651      	mov	r1, sl
 800466c:	018a      	lsls	r2, r1, #6
 800466e:	4651      	mov	r1, sl
 8004670:	ebb2 0801 	subs.w	r8, r2, r1
 8004674:	4659      	mov	r1, fp
 8004676:	eb63 0901 	sbc.w	r9, r3, r1
 800467a:	f04f 0200 	mov.w	r2, #0
 800467e:	f04f 0300 	mov.w	r3, #0
 8004682:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004686:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800468a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800468e:	4690      	mov	r8, r2
 8004690:	4699      	mov	r9, r3
 8004692:	4623      	mov	r3, r4
 8004694:	eb18 0303 	adds.w	r3, r8, r3
 8004698:	60bb      	str	r3, [r7, #8]
 800469a:	462b      	mov	r3, r5
 800469c:	eb49 0303 	adc.w	r3, r9, r3
 80046a0:	60fb      	str	r3, [r7, #12]
 80046a2:	f04f 0200 	mov.w	r2, #0
 80046a6:	f04f 0300 	mov.w	r3, #0
 80046aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046ae:	4629      	mov	r1, r5
 80046b0:	024b      	lsls	r3, r1, #9
 80046b2:	4621      	mov	r1, r4
 80046b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046b8:	4621      	mov	r1, r4
 80046ba:	024a      	lsls	r2, r1, #9
 80046bc:	4610      	mov	r0, r2
 80046be:	4619      	mov	r1, r3
 80046c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046c2:	2200      	movs	r2, #0
 80046c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046cc:	f7fb fe02 	bl	80002d4 <__aeabi_uldivmod>
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4613      	mov	r3, r2
 80046d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046d8:	e058      	b.n	800478c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046da:	4b38      	ldr	r3, [pc, #224]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x200>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	099b      	lsrs	r3, r3, #6
 80046e0:	2200      	movs	r2, #0
 80046e2:	4618      	mov	r0, r3
 80046e4:	4611      	mov	r1, r2
 80046e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046ea:	623b      	str	r3, [r7, #32]
 80046ec:	2300      	movs	r3, #0
 80046ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80046f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80046f4:	4642      	mov	r2, r8
 80046f6:	464b      	mov	r3, r9
 80046f8:	f04f 0000 	mov.w	r0, #0
 80046fc:	f04f 0100 	mov.w	r1, #0
 8004700:	0159      	lsls	r1, r3, #5
 8004702:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004706:	0150      	lsls	r0, r2, #5
 8004708:	4602      	mov	r2, r0
 800470a:	460b      	mov	r3, r1
 800470c:	4641      	mov	r1, r8
 800470e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004712:	4649      	mov	r1, r9
 8004714:	eb63 0b01 	sbc.w	fp, r3, r1
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004724:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004728:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800472c:	ebb2 040a 	subs.w	r4, r2, sl
 8004730:	eb63 050b 	sbc.w	r5, r3, fp
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	f04f 0300 	mov.w	r3, #0
 800473c:	00eb      	lsls	r3, r5, #3
 800473e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004742:	00e2      	lsls	r2, r4, #3
 8004744:	4614      	mov	r4, r2
 8004746:	461d      	mov	r5, r3
 8004748:	4643      	mov	r3, r8
 800474a:	18e3      	adds	r3, r4, r3
 800474c:	603b      	str	r3, [r7, #0]
 800474e:	464b      	mov	r3, r9
 8004750:	eb45 0303 	adc.w	r3, r5, r3
 8004754:	607b      	str	r3, [r7, #4]
 8004756:	f04f 0200 	mov.w	r2, #0
 800475a:	f04f 0300 	mov.w	r3, #0
 800475e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004762:	4629      	mov	r1, r5
 8004764:	028b      	lsls	r3, r1, #10
 8004766:	4621      	mov	r1, r4
 8004768:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800476c:	4621      	mov	r1, r4
 800476e:	028a      	lsls	r2, r1, #10
 8004770:	4610      	mov	r0, r2
 8004772:	4619      	mov	r1, r3
 8004774:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004776:	2200      	movs	r2, #0
 8004778:	61bb      	str	r3, [r7, #24]
 800477a:	61fa      	str	r2, [r7, #28]
 800477c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004780:	f7fb fda8 	bl	80002d4 <__aeabi_uldivmod>
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	4613      	mov	r3, r2
 800478a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800478c:	4b0b      	ldr	r3, [pc, #44]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x200>)
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	0c1b      	lsrs	r3, r3, #16
 8004792:	f003 0303 	and.w	r3, r3, #3
 8004796:	3301      	adds	r3, #1
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800479c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800479e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047a6:	e002      	b.n	80047ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047a8:	4b05      	ldr	r3, [pc, #20]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80047aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3750      	adds	r7, #80	@ 0x50
 80047b4:	46bd      	mov	sp, r7
 80047b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047ba:	bf00      	nop
 80047bc:	40023800 	.word	0x40023800
 80047c0:	00f42400 	.word	0x00f42400
 80047c4:	007a1200 	.word	0x007a1200

080047c8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047cc:	4b03      	ldr	r3, [pc, #12]	@ (80047dc <HAL_RCC_GetHCLKFreq+0x14>)
 80047ce:	681b      	ldr	r3, [r3, #0]
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	20000000 	.word	0x20000000

080047e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047e4:	f7ff fff0 	bl	80047c8 <HAL_RCC_GetHCLKFreq>
 80047e8:	4602      	mov	r2, r0
 80047ea:	4b05      	ldr	r3, [pc, #20]	@ (8004800 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	0a9b      	lsrs	r3, r3, #10
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	4903      	ldr	r1, [pc, #12]	@ (8004804 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047f6:	5ccb      	ldrb	r3, [r1, r3]
 80047f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40023800 	.word	0x40023800
 8004804:	08009828 	.word	0x08009828

08004808 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800480c:	f7ff ffdc 	bl	80047c8 <HAL_RCC_GetHCLKFreq>
 8004810:	4602      	mov	r2, r0
 8004812:	4b05      	ldr	r3, [pc, #20]	@ (8004828 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	0b5b      	lsrs	r3, r3, #13
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	4903      	ldr	r1, [pc, #12]	@ (800482c <HAL_RCC_GetPCLK2Freq+0x24>)
 800481e:	5ccb      	ldrb	r3, [r1, r3]
 8004820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004824:	4618      	mov	r0, r3
 8004826:	bd80      	pop	{r7, pc}
 8004828:	40023800 	.word	0x40023800
 800482c:	08009828 	.word	0x08009828

08004830 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b088      	sub	sp, #32
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004838:	2300      	movs	r3, #0
 800483a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004840:	2300      	movs	r3, #0
 8004842:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004848:	2300      	movs	r3, #0
 800484a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0301 	and.w	r3, r3, #1
 8004854:	2b00      	cmp	r3, #0
 8004856:	d012      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004858:	4b69      	ldr	r3, [pc, #420]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	4a68      	ldr	r2, [pc, #416]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800485e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004862:	6093      	str	r3, [r2, #8]
 8004864:	4b66      	ldr	r3, [pc, #408]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800486c:	4964      	ldr	r1, [pc, #400]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800487a:	2301      	movs	r3, #1
 800487c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d017      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800488a:	4b5d      	ldr	r3, [pc, #372]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800488c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004890:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004898:	4959      	ldr	r1, [pc, #356]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048a8:	d101      	bne.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80048aa:	2301      	movs	r3, #1
 80048ac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80048b6:	2301      	movs	r3, #1
 80048b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d017      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80048c6:	4b4e      	ldr	r3, [pc, #312]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d4:	494a      	ldr	r1, [pc, #296]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048e4:	d101      	bne.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80048e6:	2301      	movs	r3, #1
 80048e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80048f2:	2301      	movs	r3, #1
 80048f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d001      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004902:	2301      	movs	r3, #1
 8004904:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0320 	and.w	r3, r3, #32
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 808b 	beq.w	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004914:	4b3a      	ldr	r3, [pc, #232]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004918:	4a39      	ldr	r2, [pc, #228]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800491a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800491e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004920:	4b37      	ldr	r3, [pc, #220]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004928:	60bb      	str	r3, [r7, #8]
 800492a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800492c:	4b35      	ldr	r3, [pc, #212]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a34      	ldr	r2, [pc, #208]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004936:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004938:	f7fd ff58 	bl	80027ec <HAL_GetTick>
 800493c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800493e:	e008      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004940:	f7fd ff54 	bl	80027ec <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b64      	cmp	r3, #100	@ 0x64
 800494c:	d901      	bls.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e38f      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004952:	4b2c      	ldr	r3, [pc, #176]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0f0      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800495e:	4b28      	ldr	r3, [pc, #160]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004962:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004966:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d035      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004972:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	429a      	cmp	r2, r3
 800497a:	d02e      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800497c:	4b20      	ldr	r3, [pc, #128]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800497e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004984:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004986:	4b1e      	ldr	r3, [pc, #120]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800498a:	4a1d      	ldr	r2, [pc, #116]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800498c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004990:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004992:	4b1b      	ldr	r3, [pc, #108]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004996:	4a1a      	ldr	r2, [pc, #104]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004998:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800499c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800499e:	4a18      	ldr	r2, [pc, #96]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049a4:	4b16      	ldr	r3, [pc, #88]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d114      	bne.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b0:	f7fd ff1c 	bl	80027ec <HAL_GetTick>
 80049b4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b6:	e00a      	b.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049b8:	f7fd ff18 	bl	80027ec <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d901      	bls.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e351      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0ee      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049e6:	d111      	bne.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80049e8:	4b05      	ldr	r3, [pc, #20]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80049f4:	4b04      	ldr	r3, [pc, #16]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049f6:	400b      	ands	r3, r1
 80049f8:	4901      	ldr	r1, [pc, #4]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	608b      	str	r3, [r1, #8]
 80049fe:	e00b      	b.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004a00:	40023800 	.word	0x40023800
 8004a04:	40007000 	.word	0x40007000
 8004a08:	0ffffcff 	.word	0x0ffffcff
 8004a0c:	4bac      	ldr	r3, [pc, #688]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	4aab      	ldr	r2, [pc, #684]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a12:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004a16:	6093      	str	r3, [r2, #8]
 8004a18:	4ba9      	ldr	r3, [pc, #676]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a1a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a24:	49a6      	ldr	r1, [pc, #664]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0310 	and.w	r3, r3, #16
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d010      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a36:	4ba2      	ldr	r3, [pc, #648]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a3c:	4aa0      	ldr	r2, [pc, #640]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a42:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004a46:	4b9e      	ldr	r3, [pc, #632]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a48:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a50:	499b      	ldr	r1, [pc, #620]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00a      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a64:	4b96      	ldr	r3, [pc, #600]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a6a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a72:	4993      	ldr	r1, [pc, #588]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00a      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a86:	4b8e      	ldr	r3, [pc, #568]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a8c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a94:	498a      	ldr	r1, [pc, #552]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d00a      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004aa8:	4b85      	ldr	r3, [pc, #532]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ab6:	4982      	ldr	r1, [pc, #520]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00a      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004aca:	4b7d      	ldr	r3, [pc, #500]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad8:	4979      	ldr	r1, [pc, #484]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00a      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004aec:	4b74      	ldr	r3, [pc, #464]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af2:	f023 0203 	bic.w	r2, r3, #3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afa:	4971      	ldr	r1, [pc, #452]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00a      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b0e:	4b6c      	ldr	r3, [pc, #432]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b14:	f023 020c 	bic.w	r2, r3, #12
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b1c:	4968      	ldr	r1, [pc, #416]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00a      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b30:	4b63      	ldr	r3, [pc, #396]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b36:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b3e:	4960      	ldr	r1, [pc, #384]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00a      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b52:	4b5b      	ldr	r3, [pc, #364]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b58:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b60:	4957      	ldr	r1, [pc, #348]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00a      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b74:	4b52      	ldr	r3, [pc, #328]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b82:	494f      	ldr	r1, [pc, #316]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00a      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004b96:	4b4a      	ldr	r3, [pc, #296]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b9c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba4:	4946      	ldr	r1, [pc, #280]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00a      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004bb8:	4b41      	ldr	r3, [pc, #260]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bbe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bc6:	493e      	ldr	r1, [pc, #248]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00a      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004bda:	4b39      	ldr	r3, [pc, #228]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004be0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be8:	4935      	ldr	r1, [pc, #212]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bea:	4313      	orrs	r3, r2
 8004bec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00a      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004bfc:	4b30      	ldr	r3, [pc, #192]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c02:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c0a:	492d      	ldr	r1, [pc, #180]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d011      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004c1e:	4b28      	ldr	r3, [pc, #160]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c24:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c2c:	4924      	ldr	r1, [pc, #144]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c3c:	d101      	bne.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00a      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c5e:	4b18      	ldr	r3, [pc, #96]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c64:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c6c:	4914      	ldr	r1, [pc, #80]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00b      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c80:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c86:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c90:	490b      	ldr	r1, [pc, #44]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c92:	4313      	orrs	r3, r2
 8004c94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00f      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004ca4:	4b06      	ldr	r3, [pc, #24]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004caa:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cb4:	4902      	ldr	r1, [pc, #8]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004cbc:	e002      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004cbe:	bf00      	nop
 8004cc0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00b      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004cd0:	4b8a      	ldr	r3, [pc, #552]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cd6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce0:	4986      	ldr	r1, [pc, #536]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00b      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004cf4:	4b81      	ldr	r3, [pc, #516]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cfa:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d04:	497d      	ldr	r1, [pc, #500]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d006      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f000 80d6 	beq.w	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d20:	4b76      	ldr	r3, [pc, #472]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a75      	ldr	r2, [pc, #468]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d2c:	f7fd fd5e 	bl	80027ec <HAL_GetTick>
 8004d30:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d34:	f7fd fd5a 	bl	80027ec <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b64      	cmp	r3, #100	@ 0x64
 8004d40:	d901      	bls.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e195      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d46:	4b6d      	ldr	r3, [pc, #436]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f0      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d021      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d11d      	bne.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d66:	4b65      	ldr	r3, [pc, #404]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d6c:	0c1b      	lsrs	r3, r3, #16
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d74:	4b61      	ldr	r3, [pc, #388]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d7a:	0e1b      	lsrs	r3, r3, #24
 8004d7c:	f003 030f 	and.w	r3, r3, #15
 8004d80:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	019a      	lsls	r2, r3, #6
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	041b      	lsls	r3, r3, #16
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	061b      	lsls	r3, r3, #24
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	071b      	lsls	r3, r3, #28
 8004d9a:	4958      	ldr	r1, [pc, #352]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d004      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004db6:	d00a      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d02e      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dcc:	d129      	bne.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004dce:	4b4b      	ldr	r3, [pc, #300]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dd4:	0c1b      	lsrs	r3, r3, #16
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004ddc:	4b47      	ldr	r3, [pc, #284]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004de2:	0f1b      	lsrs	r3, r3, #28
 8004de4:	f003 0307 	and.w	r3, r3, #7
 8004de8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	019a      	lsls	r2, r3, #6
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	041b      	lsls	r3, r3, #16
 8004df4:	431a      	orrs	r2, r3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	061b      	lsls	r3, r3, #24
 8004dfc:	431a      	orrs	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	071b      	lsls	r3, r3, #28
 8004e02:	493e      	ldr	r1, [pc, #248]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004e0a:	4b3c      	ldr	r3, [pc, #240]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e10:	f023 021f 	bic.w	r2, r3, #31
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	4938      	ldr	r1, [pc, #224]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d01d      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004e2e:	4b33      	ldr	r3, [pc, #204]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e34:	0e1b      	lsrs	r3, r3, #24
 8004e36:	f003 030f 	and.w	r3, r3, #15
 8004e3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e42:	0f1b      	lsrs	r3, r3, #28
 8004e44:	f003 0307 	and.w	r3, r3, #7
 8004e48:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	019a      	lsls	r2, r3, #6
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	691b      	ldr	r3, [r3, #16]
 8004e54:	041b      	lsls	r3, r3, #16
 8004e56:	431a      	orrs	r2, r3
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	061b      	lsls	r3, r3, #24
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	071b      	lsls	r3, r3, #28
 8004e62:	4926      	ldr	r1, [pc, #152]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d011      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	019a      	lsls	r2, r3, #6
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	041b      	lsls	r3, r3, #16
 8004e82:	431a      	orrs	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	061b      	lsls	r3, r3, #24
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	071b      	lsls	r3, r3, #28
 8004e92:	491a      	ldr	r1, [pc, #104]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e9a:	4b18      	ldr	r3, [pc, #96]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a17      	ldr	r2, [pc, #92]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ea0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ea4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ea6:	f7fd fca1 	bl	80027ec <HAL_GetTick>
 8004eaa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004eac:	e008      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004eae:	f7fd fc9d 	bl	80027ec <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b64      	cmp	r3, #100	@ 0x64
 8004eba:	d901      	bls.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e0d8      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0f0      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	f040 80ce 	bne.w	8005070 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004ed4:	4b09      	ldr	r3, [pc, #36]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a08      	ldr	r2, [pc, #32]	@ (8004efc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ede:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ee0:	f7fd fc84 	bl	80027ec <HAL_GetTick>
 8004ee4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ee6:	e00b      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ee8:	f7fd fc80 	bl	80027ec <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b64      	cmp	r3, #100	@ 0x64
 8004ef4:	d904      	bls.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e0bb      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004efa:	bf00      	nop
 8004efc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f00:	4b5e      	ldr	r3, [pc, #376]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f0c:	d0ec      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d003      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d009      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d02e      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d12a      	bne.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f36:	4b51      	ldr	r3, [pc, #324]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f3c:	0c1b      	lsrs	r3, r3, #16
 8004f3e:	f003 0303 	and.w	r3, r3, #3
 8004f42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f44:	4b4d      	ldr	r3, [pc, #308]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f4a:	0f1b      	lsrs	r3, r3, #28
 8004f4c:	f003 0307 	and.w	r3, r3, #7
 8004f50:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	019a      	lsls	r2, r3, #6
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	041b      	lsls	r3, r3, #16
 8004f5c:	431a      	orrs	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	061b      	lsls	r3, r3, #24
 8004f64:	431a      	orrs	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	071b      	lsls	r3, r3, #28
 8004f6a:	4944      	ldr	r1, [pc, #272]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f72:	4b42      	ldr	r3, [pc, #264]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f78:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f80:	3b01      	subs	r3, #1
 8004f82:	021b      	lsls	r3, r3, #8
 8004f84:	493d      	ldr	r1, [pc, #244]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d022      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fa0:	d11d      	bne.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004fa2:	4b36      	ldr	r3, [pc, #216]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa8:	0e1b      	lsrs	r3, r3, #24
 8004faa:	f003 030f 	and.w	r3, r3, #15
 8004fae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004fb0:	4b32      	ldr	r3, [pc, #200]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fb6:	0f1b      	lsrs	r3, r3, #28
 8004fb8:	f003 0307 	and.w	r3, r3, #7
 8004fbc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	019a      	lsls	r2, r3, #6
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	041b      	lsls	r3, r3, #16
 8004fca:	431a      	orrs	r2, r3
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	061b      	lsls	r3, r3, #24
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	071b      	lsls	r3, r3, #28
 8004fd6:	4929      	ldr	r1, [pc, #164]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0308 	and.w	r3, r3, #8
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d028      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004fea:	4b24      	ldr	r3, [pc, #144]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff0:	0e1b      	lsrs	r3, r3, #24
 8004ff2:	f003 030f 	and.w	r3, r3, #15
 8004ff6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004ff8:	4b20      	ldr	r3, [pc, #128]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ffe:	0c1b      	lsrs	r3, r3, #16
 8005000:	f003 0303 	and.w	r3, r3, #3
 8005004:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	019a      	lsls	r2, r3, #6
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	041b      	lsls	r3, r3, #16
 8005010:	431a      	orrs	r2, r3
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	061b      	lsls	r3, r3, #24
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	69db      	ldr	r3, [r3, #28]
 800501c:	071b      	lsls	r3, r3, #28
 800501e:	4917      	ldr	r1, [pc, #92]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005020:	4313      	orrs	r3, r2
 8005022:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005026:	4b15      	ldr	r3, [pc, #84]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005028:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800502c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005034:	4911      	ldr	r1, [pc, #68]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005036:	4313      	orrs	r3, r2
 8005038:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800503c:	4b0f      	ldr	r3, [pc, #60]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a0e      	ldr	r2, [pc, #56]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005046:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005048:	f7fd fbd0 	bl	80027ec <HAL_GetTick>
 800504c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005050:	f7fd fbcc 	bl	80027ec <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b64      	cmp	r3, #100	@ 0x64
 800505c:	d901      	bls.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e007      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005062:	4b06      	ldr	r3, [pc, #24]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800506a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800506e:	d1ef      	bne.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3720      	adds	r7, #32
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	40023800 	.word	0x40023800

08005080 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e040      	b.n	8005114 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005096:	2b00      	cmp	r3, #0
 8005098:	d106      	bne.n	80050a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7fd f90a 	bl	80022bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2224      	movs	r2, #36	@ 0x24
 80050ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f022 0201 	bic.w	r2, r2, #1
 80050bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 f914 	bl	80052ec <UART_SetConfig>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d101      	bne.n	80050ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e022      	b.n	8005114 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fb6c 	bl	80057b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689a      	ldr	r2, [r3, #8]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0201 	orr.w	r2, r2, #1
 800510a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 fbf3 	bl	80058f8 <UART_CheckIdleState>
 8005112:	4603      	mov	r3, r0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3708      	adds	r7, #8
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b08a      	sub	sp, #40	@ 0x28
 8005120:	af02      	add	r7, sp, #8
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	603b      	str	r3, [r7, #0]
 8005128:	4613      	mov	r3, r2
 800512a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005130:	2b20      	cmp	r3, #32
 8005132:	d171      	bne.n	8005218 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d002      	beq.n	8005140 <HAL_UART_Transmit+0x24>
 800513a:	88fb      	ldrh	r3, [r7, #6]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e06a      	b.n	800521a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2221      	movs	r2, #33	@ 0x21
 8005150:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005152:	f7fd fb4b 	bl	80027ec <HAL_GetTick>
 8005156:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	88fa      	ldrh	r2, [r7, #6]
 800515c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	88fa      	ldrh	r2, [r7, #6]
 8005164:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005170:	d108      	bne.n	8005184 <HAL_UART_Transmit+0x68>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d104      	bne.n	8005184 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800517a:	2300      	movs	r3, #0
 800517c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	61bb      	str	r3, [r7, #24]
 8005182:	e003      	b.n	800518c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005188:	2300      	movs	r3, #0
 800518a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800518c:	e02c      	b.n	80051e8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2200      	movs	r2, #0
 8005196:	2180      	movs	r1, #128	@ 0x80
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 fbfa 	bl	8005992 <UART_WaitOnFlagUntilTimeout>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e038      	b.n	800521a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10b      	bne.n	80051c6 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	881b      	ldrh	r3, [r3, #0]
 80051b2:	461a      	mov	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051bc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	3302      	adds	r3, #2
 80051c2:	61bb      	str	r3, [r7, #24]
 80051c4:	e007      	b.n	80051d6 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	781a      	ldrb	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	3301      	adds	r3, #1
 80051d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051dc:	b29b      	uxth	r3, r3
 80051de:	3b01      	subs	r3, #1
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1cc      	bne.n	800518e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	2200      	movs	r2, #0
 80051fc:	2140      	movs	r1, #64	@ 0x40
 80051fe:	68f8      	ldr	r0, [r7, #12]
 8005200:	f000 fbc7 	bl	8005992 <UART_WaitOnFlagUntilTimeout>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e005      	b.n	800521a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2220      	movs	r2, #32
 8005212:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005214:	2300      	movs	r3, #0
 8005216:	e000      	b.n	800521a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005218:	2302      	movs	r3, #2
  }
}
 800521a:	4618      	mov	r0, r3
 800521c:	3720      	adds	r7, #32
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b08a      	sub	sp, #40	@ 0x28
 8005226:	af00      	add	r7, sp, #0
 8005228:	60f8      	str	r0, [r7, #12]
 800522a:	60b9      	str	r1, [r7, #8]
 800522c:	4613      	mov	r3, r2
 800522e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005236:	2b20      	cmp	r3, #32
 8005238:	d132      	bne.n	80052a0 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d002      	beq.n	8005246 <HAL_UART_Receive_DMA+0x24>
 8005240:	88fb      	ldrh	r3, [r7, #6]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d101      	bne.n	800524a <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e02b      	b.n	80052a2 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2200      	movs	r2, #0
 800524e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d018      	beq.n	8005290 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	e853 3f00 	ldrex	r3, [r3]
 800526a:	613b      	str	r3, [r7, #16]
   return(result);
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005272:	627b      	str	r3, [r7, #36]	@ 0x24
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	461a      	mov	r2, r3
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	623b      	str	r3, [r7, #32]
 800527e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005280:	69f9      	ldr	r1, [r7, #28]
 8005282:	6a3a      	ldr	r2, [r7, #32]
 8005284:	e841 2300 	strex	r3, r2, [r1]
 8005288:	61bb      	str	r3, [r7, #24]
   return(result);
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1e6      	bne.n	800525e <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005290:	88fb      	ldrh	r3, [r7, #6]
 8005292:	461a      	mov	r2, r3
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 fc42 	bl	8005b20 <UART_Start_Receive_DMA>
 800529c:	4603      	mov	r3, r0
 800529e:	e000      	b.n	80052a2 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 80052a0:	2302      	movs	r3, #2
  }
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3728      	adds	r7, #40	@ 0x28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80052aa:	b480      	push	{r7}
 80052ac:	b083      	sub	sp, #12
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80052b2:	bf00      	nop
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80052c6:	bf00      	nop
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr

080052d2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052d2:	b480      	push	{r7}
 80052d4:	b083      	sub	sp, #12
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
 80052da:	460b      	mov	r3, r1
 80052dc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
	...

080052ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b088      	sub	sp, #32
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052f4:	2300      	movs	r3, #0
 80052f6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689a      	ldr	r2, [r3, #8]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	431a      	orrs	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	431a      	orrs	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69db      	ldr	r3, [r3, #28]
 800530c:	4313      	orrs	r3, r2
 800530e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	4ba6      	ldr	r3, [pc, #664]	@ (80055b0 <UART_SetConfig+0x2c4>)
 8005318:	4013      	ands	r3, r2
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	6979      	ldr	r1, [r7, #20]
 8005320:	430b      	orrs	r3, r1
 8005322:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68da      	ldr	r2, [r3, #12]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	430a      	orrs	r2, r1
 8005338:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	4313      	orrs	r3, r2
 8005348:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	430a      	orrs	r2, r1
 800535c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a94      	ldr	r2, [pc, #592]	@ (80055b4 <UART_SetConfig+0x2c8>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d120      	bne.n	80053aa <UART_SetConfig+0xbe>
 8005368:	4b93      	ldr	r3, [pc, #588]	@ (80055b8 <UART_SetConfig+0x2cc>)
 800536a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800536e:	f003 0303 	and.w	r3, r3, #3
 8005372:	2b03      	cmp	r3, #3
 8005374:	d816      	bhi.n	80053a4 <UART_SetConfig+0xb8>
 8005376:	a201      	add	r2, pc, #4	@ (adr r2, 800537c <UART_SetConfig+0x90>)
 8005378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800537c:	0800538d 	.word	0x0800538d
 8005380:	08005399 	.word	0x08005399
 8005384:	08005393 	.word	0x08005393
 8005388:	0800539f 	.word	0x0800539f
 800538c:	2301      	movs	r3, #1
 800538e:	77fb      	strb	r3, [r7, #31]
 8005390:	e150      	b.n	8005634 <UART_SetConfig+0x348>
 8005392:	2302      	movs	r3, #2
 8005394:	77fb      	strb	r3, [r7, #31]
 8005396:	e14d      	b.n	8005634 <UART_SetConfig+0x348>
 8005398:	2304      	movs	r3, #4
 800539a:	77fb      	strb	r3, [r7, #31]
 800539c:	e14a      	b.n	8005634 <UART_SetConfig+0x348>
 800539e:	2308      	movs	r3, #8
 80053a0:	77fb      	strb	r3, [r7, #31]
 80053a2:	e147      	b.n	8005634 <UART_SetConfig+0x348>
 80053a4:	2310      	movs	r3, #16
 80053a6:	77fb      	strb	r3, [r7, #31]
 80053a8:	e144      	b.n	8005634 <UART_SetConfig+0x348>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a83      	ldr	r2, [pc, #524]	@ (80055bc <UART_SetConfig+0x2d0>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d132      	bne.n	800541a <UART_SetConfig+0x12e>
 80053b4:	4b80      	ldr	r3, [pc, #512]	@ (80055b8 <UART_SetConfig+0x2cc>)
 80053b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ba:	f003 030c 	and.w	r3, r3, #12
 80053be:	2b0c      	cmp	r3, #12
 80053c0:	d828      	bhi.n	8005414 <UART_SetConfig+0x128>
 80053c2:	a201      	add	r2, pc, #4	@ (adr r2, 80053c8 <UART_SetConfig+0xdc>)
 80053c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c8:	080053fd 	.word	0x080053fd
 80053cc:	08005415 	.word	0x08005415
 80053d0:	08005415 	.word	0x08005415
 80053d4:	08005415 	.word	0x08005415
 80053d8:	08005409 	.word	0x08005409
 80053dc:	08005415 	.word	0x08005415
 80053e0:	08005415 	.word	0x08005415
 80053e4:	08005415 	.word	0x08005415
 80053e8:	08005403 	.word	0x08005403
 80053ec:	08005415 	.word	0x08005415
 80053f0:	08005415 	.word	0x08005415
 80053f4:	08005415 	.word	0x08005415
 80053f8:	0800540f 	.word	0x0800540f
 80053fc:	2300      	movs	r3, #0
 80053fe:	77fb      	strb	r3, [r7, #31]
 8005400:	e118      	b.n	8005634 <UART_SetConfig+0x348>
 8005402:	2302      	movs	r3, #2
 8005404:	77fb      	strb	r3, [r7, #31]
 8005406:	e115      	b.n	8005634 <UART_SetConfig+0x348>
 8005408:	2304      	movs	r3, #4
 800540a:	77fb      	strb	r3, [r7, #31]
 800540c:	e112      	b.n	8005634 <UART_SetConfig+0x348>
 800540e:	2308      	movs	r3, #8
 8005410:	77fb      	strb	r3, [r7, #31]
 8005412:	e10f      	b.n	8005634 <UART_SetConfig+0x348>
 8005414:	2310      	movs	r3, #16
 8005416:	77fb      	strb	r3, [r7, #31]
 8005418:	e10c      	b.n	8005634 <UART_SetConfig+0x348>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a68      	ldr	r2, [pc, #416]	@ (80055c0 <UART_SetConfig+0x2d4>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d120      	bne.n	8005466 <UART_SetConfig+0x17a>
 8005424:	4b64      	ldr	r3, [pc, #400]	@ (80055b8 <UART_SetConfig+0x2cc>)
 8005426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800542a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800542e:	2b30      	cmp	r3, #48	@ 0x30
 8005430:	d013      	beq.n	800545a <UART_SetConfig+0x16e>
 8005432:	2b30      	cmp	r3, #48	@ 0x30
 8005434:	d814      	bhi.n	8005460 <UART_SetConfig+0x174>
 8005436:	2b20      	cmp	r3, #32
 8005438:	d009      	beq.n	800544e <UART_SetConfig+0x162>
 800543a:	2b20      	cmp	r3, #32
 800543c:	d810      	bhi.n	8005460 <UART_SetConfig+0x174>
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <UART_SetConfig+0x15c>
 8005442:	2b10      	cmp	r3, #16
 8005444:	d006      	beq.n	8005454 <UART_SetConfig+0x168>
 8005446:	e00b      	b.n	8005460 <UART_SetConfig+0x174>
 8005448:	2300      	movs	r3, #0
 800544a:	77fb      	strb	r3, [r7, #31]
 800544c:	e0f2      	b.n	8005634 <UART_SetConfig+0x348>
 800544e:	2302      	movs	r3, #2
 8005450:	77fb      	strb	r3, [r7, #31]
 8005452:	e0ef      	b.n	8005634 <UART_SetConfig+0x348>
 8005454:	2304      	movs	r3, #4
 8005456:	77fb      	strb	r3, [r7, #31]
 8005458:	e0ec      	b.n	8005634 <UART_SetConfig+0x348>
 800545a:	2308      	movs	r3, #8
 800545c:	77fb      	strb	r3, [r7, #31]
 800545e:	e0e9      	b.n	8005634 <UART_SetConfig+0x348>
 8005460:	2310      	movs	r3, #16
 8005462:	77fb      	strb	r3, [r7, #31]
 8005464:	e0e6      	b.n	8005634 <UART_SetConfig+0x348>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a56      	ldr	r2, [pc, #344]	@ (80055c4 <UART_SetConfig+0x2d8>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d120      	bne.n	80054b2 <UART_SetConfig+0x1c6>
 8005470:	4b51      	ldr	r3, [pc, #324]	@ (80055b8 <UART_SetConfig+0x2cc>)
 8005472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005476:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800547a:	2bc0      	cmp	r3, #192	@ 0xc0
 800547c:	d013      	beq.n	80054a6 <UART_SetConfig+0x1ba>
 800547e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005480:	d814      	bhi.n	80054ac <UART_SetConfig+0x1c0>
 8005482:	2b80      	cmp	r3, #128	@ 0x80
 8005484:	d009      	beq.n	800549a <UART_SetConfig+0x1ae>
 8005486:	2b80      	cmp	r3, #128	@ 0x80
 8005488:	d810      	bhi.n	80054ac <UART_SetConfig+0x1c0>
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <UART_SetConfig+0x1a8>
 800548e:	2b40      	cmp	r3, #64	@ 0x40
 8005490:	d006      	beq.n	80054a0 <UART_SetConfig+0x1b4>
 8005492:	e00b      	b.n	80054ac <UART_SetConfig+0x1c0>
 8005494:	2300      	movs	r3, #0
 8005496:	77fb      	strb	r3, [r7, #31]
 8005498:	e0cc      	b.n	8005634 <UART_SetConfig+0x348>
 800549a:	2302      	movs	r3, #2
 800549c:	77fb      	strb	r3, [r7, #31]
 800549e:	e0c9      	b.n	8005634 <UART_SetConfig+0x348>
 80054a0:	2304      	movs	r3, #4
 80054a2:	77fb      	strb	r3, [r7, #31]
 80054a4:	e0c6      	b.n	8005634 <UART_SetConfig+0x348>
 80054a6:	2308      	movs	r3, #8
 80054a8:	77fb      	strb	r3, [r7, #31]
 80054aa:	e0c3      	b.n	8005634 <UART_SetConfig+0x348>
 80054ac:	2310      	movs	r3, #16
 80054ae:	77fb      	strb	r3, [r7, #31]
 80054b0:	e0c0      	b.n	8005634 <UART_SetConfig+0x348>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a44      	ldr	r2, [pc, #272]	@ (80055c8 <UART_SetConfig+0x2dc>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d125      	bne.n	8005508 <UART_SetConfig+0x21c>
 80054bc:	4b3e      	ldr	r3, [pc, #248]	@ (80055b8 <UART_SetConfig+0x2cc>)
 80054be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054ca:	d017      	beq.n	80054fc <UART_SetConfig+0x210>
 80054cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054d0:	d817      	bhi.n	8005502 <UART_SetConfig+0x216>
 80054d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054d6:	d00b      	beq.n	80054f0 <UART_SetConfig+0x204>
 80054d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054dc:	d811      	bhi.n	8005502 <UART_SetConfig+0x216>
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <UART_SetConfig+0x1fe>
 80054e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054e6:	d006      	beq.n	80054f6 <UART_SetConfig+0x20a>
 80054e8:	e00b      	b.n	8005502 <UART_SetConfig+0x216>
 80054ea:	2300      	movs	r3, #0
 80054ec:	77fb      	strb	r3, [r7, #31]
 80054ee:	e0a1      	b.n	8005634 <UART_SetConfig+0x348>
 80054f0:	2302      	movs	r3, #2
 80054f2:	77fb      	strb	r3, [r7, #31]
 80054f4:	e09e      	b.n	8005634 <UART_SetConfig+0x348>
 80054f6:	2304      	movs	r3, #4
 80054f8:	77fb      	strb	r3, [r7, #31]
 80054fa:	e09b      	b.n	8005634 <UART_SetConfig+0x348>
 80054fc:	2308      	movs	r3, #8
 80054fe:	77fb      	strb	r3, [r7, #31]
 8005500:	e098      	b.n	8005634 <UART_SetConfig+0x348>
 8005502:	2310      	movs	r3, #16
 8005504:	77fb      	strb	r3, [r7, #31]
 8005506:	e095      	b.n	8005634 <UART_SetConfig+0x348>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a2f      	ldr	r2, [pc, #188]	@ (80055cc <UART_SetConfig+0x2e0>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d125      	bne.n	800555e <UART_SetConfig+0x272>
 8005512:	4b29      	ldr	r3, [pc, #164]	@ (80055b8 <UART_SetConfig+0x2cc>)
 8005514:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005518:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800551c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005520:	d017      	beq.n	8005552 <UART_SetConfig+0x266>
 8005522:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005526:	d817      	bhi.n	8005558 <UART_SetConfig+0x26c>
 8005528:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800552c:	d00b      	beq.n	8005546 <UART_SetConfig+0x25a>
 800552e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005532:	d811      	bhi.n	8005558 <UART_SetConfig+0x26c>
 8005534:	2b00      	cmp	r3, #0
 8005536:	d003      	beq.n	8005540 <UART_SetConfig+0x254>
 8005538:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800553c:	d006      	beq.n	800554c <UART_SetConfig+0x260>
 800553e:	e00b      	b.n	8005558 <UART_SetConfig+0x26c>
 8005540:	2301      	movs	r3, #1
 8005542:	77fb      	strb	r3, [r7, #31]
 8005544:	e076      	b.n	8005634 <UART_SetConfig+0x348>
 8005546:	2302      	movs	r3, #2
 8005548:	77fb      	strb	r3, [r7, #31]
 800554a:	e073      	b.n	8005634 <UART_SetConfig+0x348>
 800554c:	2304      	movs	r3, #4
 800554e:	77fb      	strb	r3, [r7, #31]
 8005550:	e070      	b.n	8005634 <UART_SetConfig+0x348>
 8005552:	2308      	movs	r3, #8
 8005554:	77fb      	strb	r3, [r7, #31]
 8005556:	e06d      	b.n	8005634 <UART_SetConfig+0x348>
 8005558:	2310      	movs	r3, #16
 800555a:	77fb      	strb	r3, [r7, #31]
 800555c:	e06a      	b.n	8005634 <UART_SetConfig+0x348>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a1b      	ldr	r2, [pc, #108]	@ (80055d0 <UART_SetConfig+0x2e4>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d138      	bne.n	80055da <UART_SetConfig+0x2ee>
 8005568:	4b13      	ldr	r3, [pc, #76]	@ (80055b8 <UART_SetConfig+0x2cc>)
 800556a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800556e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005572:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005576:	d017      	beq.n	80055a8 <UART_SetConfig+0x2bc>
 8005578:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800557c:	d82a      	bhi.n	80055d4 <UART_SetConfig+0x2e8>
 800557e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005582:	d00b      	beq.n	800559c <UART_SetConfig+0x2b0>
 8005584:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005588:	d824      	bhi.n	80055d4 <UART_SetConfig+0x2e8>
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <UART_SetConfig+0x2aa>
 800558e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005592:	d006      	beq.n	80055a2 <UART_SetConfig+0x2b6>
 8005594:	e01e      	b.n	80055d4 <UART_SetConfig+0x2e8>
 8005596:	2300      	movs	r3, #0
 8005598:	77fb      	strb	r3, [r7, #31]
 800559a:	e04b      	b.n	8005634 <UART_SetConfig+0x348>
 800559c:	2302      	movs	r3, #2
 800559e:	77fb      	strb	r3, [r7, #31]
 80055a0:	e048      	b.n	8005634 <UART_SetConfig+0x348>
 80055a2:	2304      	movs	r3, #4
 80055a4:	77fb      	strb	r3, [r7, #31]
 80055a6:	e045      	b.n	8005634 <UART_SetConfig+0x348>
 80055a8:	2308      	movs	r3, #8
 80055aa:	77fb      	strb	r3, [r7, #31]
 80055ac:	e042      	b.n	8005634 <UART_SetConfig+0x348>
 80055ae:	bf00      	nop
 80055b0:	efff69f3 	.word	0xefff69f3
 80055b4:	40011000 	.word	0x40011000
 80055b8:	40023800 	.word	0x40023800
 80055bc:	40004400 	.word	0x40004400
 80055c0:	40004800 	.word	0x40004800
 80055c4:	40004c00 	.word	0x40004c00
 80055c8:	40005000 	.word	0x40005000
 80055cc:	40011400 	.word	0x40011400
 80055d0:	40007800 	.word	0x40007800
 80055d4:	2310      	movs	r3, #16
 80055d6:	77fb      	strb	r3, [r7, #31]
 80055d8:	e02c      	b.n	8005634 <UART_SetConfig+0x348>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a72      	ldr	r2, [pc, #456]	@ (80057a8 <UART_SetConfig+0x4bc>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d125      	bne.n	8005630 <UART_SetConfig+0x344>
 80055e4:	4b71      	ldr	r3, [pc, #452]	@ (80057ac <UART_SetConfig+0x4c0>)
 80055e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ea:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80055ee:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80055f2:	d017      	beq.n	8005624 <UART_SetConfig+0x338>
 80055f4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80055f8:	d817      	bhi.n	800562a <UART_SetConfig+0x33e>
 80055fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055fe:	d00b      	beq.n	8005618 <UART_SetConfig+0x32c>
 8005600:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005604:	d811      	bhi.n	800562a <UART_SetConfig+0x33e>
 8005606:	2b00      	cmp	r3, #0
 8005608:	d003      	beq.n	8005612 <UART_SetConfig+0x326>
 800560a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800560e:	d006      	beq.n	800561e <UART_SetConfig+0x332>
 8005610:	e00b      	b.n	800562a <UART_SetConfig+0x33e>
 8005612:	2300      	movs	r3, #0
 8005614:	77fb      	strb	r3, [r7, #31]
 8005616:	e00d      	b.n	8005634 <UART_SetConfig+0x348>
 8005618:	2302      	movs	r3, #2
 800561a:	77fb      	strb	r3, [r7, #31]
 800561c:	e00a      	b.n	8005634 <UART_SetConfig+0x348>
 800561e:	2304      	movs	r3, #4
 8005620:	77fb      	strb	r3, [r7, #31]
 8005622:	e007      	b.n	8005634 <UART_SetConfig+0x348>
 8005624:	2308      	movs	r3, #8
 8005626:	77fb      	strb	r3, [r7, #31]
 8005628:	e004      	b.n	8005634 <UART_SetConfig+0x348>
 800562a:	2310      	movs	r3, #16
 800562c:	77fb      	strb	r3, [r7, #31]
 800562e:	e001      	b.n	8005634 <UART_SetConfig+0x348>
 8005630:	2310      	movs	r3, #16
 8005632:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	69db      	ldr	r3, [r3, #28]
 8005638:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800563c:	d15b      	bne.n	80056f6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800563e:	7ffb      	ldrb	r3, [r7, #31]
 8005640:	2b08      	cmp	r3, #8
 8005642:	d828      	bhi.n	8005696 <UART_SetConfig+0x3aa>
 8005644:	a201      	add	r2, pc, #4	@ (adr r2, 800564c <UART_SetConfig+0x360>)
 8005646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800564a:	bf00      	nop
 800564c:	08005671 	.word	0x08005671
 8005650:	08005679 	.word	0x08005679
 8005654:	08005681 	.word	0x08005681
 8005658:	08005697 	.word	0x08005697
 800565c:	08005687 	.word	0x08005687
 8005660:	08005697 	.word	0x08005697
 8005664:	08005697 	.word	0x08005697
 8005668:	08005697 	.word	0x08005697
 800566c:	0800568f 	.word	0x0800568f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005670:	f7ff f8b6 	bl	80047e0 <HAL_RCC_GetPCLK1Freq>
 8005674:	61b8      	str	r0, [r7, #24]
        break;
 8005676:	e013      	b.n	80056a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005678:	f7ff f8c6 	bl	8004808 <HAL_RCC_GetPCLK2Freq>
 800567c:	61b8      	str	r0, [r7, #24]
        break;
 800567e:	e00f      	b.n	80056a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005680:	4b4b      	ldr	r3, [pc, #300]	@ (80057b0 <UART_SetConfig+0x4c4>)
 8005682:	61bb      	str	r3, [r7, #24]
        break;
 8005684:	e00c      	b.n	80056a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005686:	f7fe ff99 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 800568a:	61b8      	str	r0, [r7, #24]
        break;
 800568c:	e008      	b.n	80056a0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800568e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005692:	61bb      	str	r3, [r7, #24]
        break;
 8005694:	e004      	b.n	80056a0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005696:	2300      	movs	r3, #0
 8005698:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	77bb      	strb	r3, [r7, #30]
        break;
 800569e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d074      	beq.n	8005790 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	005a      	lsls	r2, r3, #1
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	085b      	lsrs	r3, r3, #1
 80056b0:	441a      	add	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	2b0f      	cmp	r3, #15
 80056c0:	d916      	bls.n	80056f0 <UART_SetConfig+0x404>
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056c8:	d212      	bcs.n	80056f0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	f023 030f 	bic.w	r3, r3, #15
 80056d2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	085b      	lsrs	r3, r3, #1
 80056d8:	b29b      	uxth	r3, r3
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	b29a      	uxth	r2, r3
 80056e0:	89fb      	ldrh	r3, [r7, #14]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	89fa      	ldrh	r2, [r7, #14]
 80056ec:	60da      	str	r2, [r3, #12]
 80056ee:	e04f      	b.n	8005790 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	77bb      	strb	r3, [r7, #30]
 80056f4:	e04c      	b.n	8005790 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056f6:	7ffb      	ldrb	r3, [r7, #31]
 80056f8:	2b08      	cmp	r3, #8
 80056fa:	d828      	bhi.n	800574e <UART_SetConfig+0x462>
 80056fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005704 <UART_SetConfig+0x418>)
 80056fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005702:	bf00      	nop
 8005704:	08005729 	.word	0x08005729
 8005708:	08005731 	.word	0x08005731
 800570c:	08005739 	.word	0x08005739
 8005710:	0800574f 	.word	0x0800574f
 8005714:	0800573f 	.word	0x0800573f
 8005718:	0800574f 	.word	0x0800574f
 800571c:	0800574f 	.word	0x0800574f
 8005720:	0800574f 	.word	0x0800574f
 8005724:	08005747 	.word	0x08005747
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005728:	f7ff f85a 	bl	80047e0 <HAL_RCC_GetPCLK1Freq>
 800572c:	61b8      	str	r0, [r7, #24]
        break;
 800572e:	e013      	b.n	8005758 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005730:	f7ff f86a 	bl	8004808 <HAL_RCC_GetPCLK2Freq>
 8005734:	61b8      	str	r0, [r7, #24]
        break;
 8005736:	e00f      	b.n	8005758 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005738:	4b1d      	ldr	r3, [pc, #116]	@ (80057b0 <UART_SetConfig+0x4c4>)
 800573a:	61bb      	str	r3, [r7, #24]
        break;
 800573c:	e00c      	b.n	8005758 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800573e:	f7fe ff3d 	bl	80045bc <HAL_RCC_GetSysClockFreq>
 8005742:	61b8      	str	r0, [r7, #24]
        break;
 8005744:	e008      	b.n	8005758 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005746:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800574a:	61bb      	str	r3, [r7, #24]
        break;
 800574c:	e004      	b.n	8005758 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800574e:	2300      	movs	r3, #0
 8005750:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	77bb      	strb	r3, [r7, #30]
        break;
 8005756:	bf00      	nop
    }

    if (pclk != 0U)
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d018      	beq.n	8005790 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	085a      	lsrs	r2, r3, #1
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	441a      	add	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005770:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	2b0f      	cmp	r3, #15
 8005776:	d909      	bls.n	800578c <UART_SetConfig+0x4a0>
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800577e:	d205      	bcs.n	800578c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	b29a      	uxth	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	60da      	str	r2, [r3, #12]
 800578a:	e001      	b.n	8005790 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800579c:	7fbb      	ldrb	r3, [r7, #30]
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3720      	adds	r7, #32
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	40007c00 	.word	0x40007c00
 80057ac:	40023800 	.word	0x40023800
 80057b0:	00f42400 	.word	0x00f42400

080057b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c0:	f003 0301 	and.w	r3, r3, #1
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d00a      	beq.n	80057de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00a      	beq.n	8005800 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	430a      	orrs	r2, r1
 80057fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005804:	f003 0304 	and.w	r3, r3, #4
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00a      	beq.n	8005822 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005826:	f003 0308 	and.w	r3, r3, #8
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00a      	beq.n	8005844 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	430a      	orrs	r2, r1
 8005842:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005848:	f003 0310 	and.w	r3, r3, #16
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00a      	beq.n	8005866 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	430a      	orrs	r2, r1
 8005864:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586a:	f003 0320 	and.w	r3, r3, #32
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00a      	beq.n	8005888 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	430a      	orrs	r2, r1
 8005886:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005890:	2b00      	cmp	r3, #0
 8005892:	d01a      	beq.n	80058ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	430a      	orrs	r2, r1
 80058a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058b2:	d10a      	bne.n	80058ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00a      	beq.n	80058ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	430a      	orrs	r2, r1
 80058ea:	605a      	str	r2, [r3, #4]
  }
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b086      	sub	sp, #24
 80058fc:	af02      	add	r7, sp, #8
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005908:	f7fc ff70 	bl	80027ec <HAL_GetTick>
 800590c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0308 	and.w	r3, r3, #8
 8005918:	2b08      	cmp	r3, #8
 800591a:	d10e      	bne.n	800593a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800591c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f831 	bl	8005992 <UART_WaitOnFlagUntilTimeout>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d001      	beq.n	800593a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e027      	b.n	800598a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0304 	and.w	r3, r3, #4
 8005944:	2b04      	cmp	r3, #4
 8005946:	d10e      	bne.n	8005966 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005948:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f81b 	bl	8005992 <UART_WaitOnFlagUntilTimeout>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e011      	b.n	800598a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2220      	movs	r2, #32
 800596a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2220      	movs	r2, #32
 8005970:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005992:	b580      	push	{r7, lr}
 8005994:	b09c      	sub	sp, #112	@ 0x70
 8005996:	af00      	add	r7, sp, #0
 8005998:	60f8      	str	r0, [r7, #12]
 800599a:	60b9      	str	r1, [r7, #8]
 800599c:	603b      	str	r3, [r7, #0]
 800599e:	4613      	mov	r3, r2
 80059a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059a2:	e0a7      	b.n	8005af4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059aa:	f000 80a3 	beq.w	8005af4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ae:	f7fc ff1d 	bl	80027ec <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d302      	bcc.n	80059c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80059be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d13f      	bne.n	8005a44 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059cc:	e853 3f00 	ldrex	r3, [r3]
 80059d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80059d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059d4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80059d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059e4:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80059e8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80059f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e6      	bne.n	80059c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	3308      	adds	r3, #8
 80059fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a00:	e853 3f00 	ldrex	r3, [r3]
 8005a04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a08:	f023 0301 	bic.w	r3, r3, #1
 8005a0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	3308      	adds	r3, #8
 8005a14:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005a16:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005a18:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005a1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a1e:	e841 2300 	strex	r3, r2, [r1]
 8005a22:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005a24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1e5      	bne.n	80059f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2220      	movs	r2, #32
 8005a34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e068      	b.n	8005b16 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0304 	and.w	r3, r3, #4
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d050      	beq.n	8005af4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	69db      	ldr	r3, [r3, #28]
 8005a58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a60:	d148      	bne.n	8005af4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a6a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a74:	e853 3f00 	ldrex	r3, [r3]
 8005a78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005a80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	461a      	mov	r2, r3
 8005a88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a8c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a92:	e841 2300 	strex	r3, r2, [r1]
 8005a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1e6      	bne.n	8005a6c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	3308      	adds	r3, #8
 8005aa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	e853 3f00 	ldrex	r3, [r3]
 8005aac:	613b      	str	r3, [r7, #16]
   return(result);
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f023 0301 	bic.w	r3, r3, #1
 8005ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	3308      	adds	r3, #8
 8005abc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005abe:	623a      	str	r2, [r7, #32]
 8005ac0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac2:	69f9      	ldr	r1, [r7, #28]
 8005ac4:	6a3a      	ldr	r2, [r7, #32]
 8005ac6:	e841 2300 	strex	r3, r2, [r1]
 8005aca:	61bb      	str	r3, [r7, #24]
   return(result);
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d1e5      	bne.n	8005a9e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2220      	movs	r2, #32
 8005adc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2220      	movs	r2, #32
 8005ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	e010      	b.n	8005b16 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	69da      	ldr	r2, [r3, #28]
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	4013      	ands	r3, r2
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	bf0c      	ite	eq
 8005b04:	2301      	moveq	r3, #1
 8005b06:	2300      	movne	r3, #0
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	79fb      	ldrb	r3, [r7, #7]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	f43f af48 	beq.w	80059a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3770      	adds	r7, #112	@ 0x70
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
	...

08005b20 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b096      	sub	sp, #88	@ 0x58
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	4613      	mov	r3, r2
 8005b2c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	88fa      	ldrh	r2, [r7, #6]
 8005b38:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2222      	movs	r2, #34	@ 0x22
 8005b48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d028      	beq.n	8005ba6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b58:	4a3e      	ldr	r2, [pc, #248]	@ (8005c54 <UART_Start_Receive_DMA+0x134>)
 8005b5a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b60:	4a3d      	ldr	r2, [pc, #244]	@ (8005c58 <UART_Start_Receive_DMA+0x138>)
 8005b62:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b68:	4a3c      	ldr	r2, [pc, #240]	@ (8005c5c <UART_Start_Receive_DMA+0x13c>)
 8005b6a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b70:	2200      	movs	r2, #0
 8005b72:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	3324      	adds	r3, #36	@ 0x24
 8005b7e:	4619      	mov	r1, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b84:	461a      	mov	r2, r3
 8005b86:	88fb      	ldrh	r3, [r7, #6]
 8005b88:	f7fd f820 	bl	8002bcc <HAL_DMA_Start_IT>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d009      	beq.n	8005ba6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2210      	movs	r2, #16
 8005b96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e051      	b.n	8005c4a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d018      	beq.n	8005be0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bb6:	e853 3f00 	ldrex	r3, [r3]
 8005bba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	461a      	mov	r2, r3
 8005bca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bce:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005bd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bd4:	e841 2300 	strex	r3, r2, [r1]
 8005bd8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005bda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1e6      	bne.n	8005bae <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	3308      	adds	r3, #8
 8005be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bea:	e853 3f00 	ldrex	r3, [r3]
 8005bee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	f043 0301 	orr.w	r3, r3, #1
 8005bf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	3308      	adds	r3, #8
 8005bfe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005c00:	637a      	str	r2, [r7, #52]	@ 0x34
 8005c02:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005c06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c08:	e841 2300 	strex	r3, r2, [r1]
 8005c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d1e5      	bne.n	8005be0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	3308      	adds	r3, #8
 8005c1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	e853 3f00 	ldrex	r3, [r3]
 8005c22:	613b      	str	r3, [r7, #16]
   return(result);
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	3308      	adds	r3, #8
 8005c32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c34:	623a      	str	r2, [r7, #32]
 8005c36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c38:	69f9      	ldr	r1, [r7, #28]
 8005c3a:	6a3a      	ldr	r2, [r7, #32]
 8005c3c:	e841 2300 	strex	r3, r2, [r1]
 8005c40:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1e5      	bne.n	8005c14 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3758      	adds	r7, #88	@ 0x58
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	08005d75 	.word	0x08005d75
 8005c58:	08005e9d 	.word	0x08005e9d
 8005c5c:	08005edb 	.word	0x08005edb

08005c60 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b089      	sub	sp, #36	@ 0x24
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	e853 3f00 	ldrex	r3, [r3]
 8005c74:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005c7c:	61fb      	str	r3, [r7, #28]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	461a      	mov	r2, r3
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	61bb      	str	r3, [r7, #24]
 8005c88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8a:	6979      	ldr	r1, [r7, #20]
 8005c8c:	69ba      	ldr	r2, [r7, #24]
 8005c8e:	e841 2300 	strex	r3, r2, [r1]
 8005c92:	613b      	str	r3, [r7, #16]
   return(result);
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d1e6      	bne.n	8005c68 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2220      	movs	r2, #32
 8005c9e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8005ca0:	bf00      	nop
 8005ca2:	3724      	adds	r7, #36	@ 0x24
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b095      	sub	sp, #84	@ 0x54
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cbc:	e853 3f00 	ldrex	r3, [r3]
 8005cc0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	461a      	mov	r2, r3
 8005cd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cd4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1e6      	bne.n	8005cb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	3308      	adds	r3, #8
 8005cec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	e853 3f00 	ldrex	r3, [r3]
 8005cf4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	f023 0301 	bic.w	r3, r3, #1
 8005cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	3308      	adds	r3, #8
 8005d04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d0e:	e841 2300 	strex	r3, r2, [r1]
 8005d12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1e5      	bne.n	8005ce6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d118      	bne.n	8005d54 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	e853 3f00 	ldrex	r3, [r3]
 8005d2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f023 0310 	bic.w	r3, r3, #16
 8005d36:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d40:	61bb      	str	r3, [r7, #24]
 8005d42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d44:	6979      	ldr	r1, [r7, #20]
 8005d46:	69ba      	ldr	r2, [r7, #24]
 8005d48:	e841 2300 	strex	r3, r2, [r1]
 8005d4c:	613b      	str	r3, [r7, #16]
   return(result);
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1e6      	bne.n	8005d22 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d68:	bf00      	nop
 8005d6a:	3754      	adds	r7, #84	@ 0x54
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b09c      	sub	sp, #112	@ 0x70
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d80:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	69db      	ldr	r3, [r3, #28]
 8005d86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d8a:	d071      	beq.n	8005e70 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8005d8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d9c:	e853 3f00 	ldrex	r3, [r3]
 8005da0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005da2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005da8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005daa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005db2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005db4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005db8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005dba:	e841 2300 	strex	r3, r2, [r1]
 8005dbe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005dc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d1e6      	bne.n	8005d94 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	3308      	adds	r3, #8
 8005dcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd0:	e853 3f00 	ldrex	r3, [r3]
 8005dd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dd8:	f023 0301 	bic.w	r3, r3, #1
 8005ddc:	667b      	str	r3, [r7, #100]	@ 0x64
 8005dde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3308      	adds	r3, #8
 8005de4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005de6:	647a      	str	r2, [r7, #68]	@ 0x44
 8005de8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005dec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005dee:	e841 2300 	strex	r3, r2, [r1]
 8005df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005df4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1e5      	bne.n	8005dc6 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	3308      	adds	r3, #8
 8005e00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e04:	e853 3f00 	ldrex	r3, [r3]
 8005e08:	623b      	str	r3, [r7, #32]
   return(result);
 8005e0a:	6a3b      	ldr	r3, [r7, #32]
 8005e0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e10:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3308      	adds	r3, #8
 8005e18:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005e1a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e22:	e841 2300 	strex	r3, r2, [r1]
 8005e26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1e5      	bne.n	8005dfa <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e30:	2220      	movs	r2, #32
 8005e32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d118      	bne.n	8005e70 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f023 0310 	bic.w	r3, r3, #16
 8005e52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	461a      	mov	r2, r3
 8005e5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e5c:	61fb      	str	r3, [r7, #28]
 8005e5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e60:	69b9      	ldr	r1, [r7, #24]
 8005e62:	69fa      	ldr	r2, [r7, #28]
 8005e64:	e841 2300 	strex	r3, r2, [r1]
 8005e68:	617b      	str	r3, [r7, #20]
   return(result);
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e6      	bne.n	8005e3e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e72:	2200      	movs	r2, #0
 8005e74:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d107      	bne.n	8005e8e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e80:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005e84:	4619      	mov	r1, r3
 8005e86:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005e88:	f7ff fa23 	bl	80052d2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e8c:	e002      	b.n	8005e94 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8005e8e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005e90:	f7fc f8de 	bl	8002050 <HAL_UART_RxCpltCallback>
}
 8005e94:	bf00      	nop
 8005e96:	3770      	adds	r7, #112	@ 0x70
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2201      	movs	r2, #1
 8005eae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d109      	bne.n	8005ecc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005ebe:	085b      	lsrs	r3, r3, #1
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f7ff fa04 	bl	80052d2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005eca:	e002      	b.n	8005ed2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8005ecc:	68f8      	ldr	r0, [r7, #12]
 8005ece:	f7ff f9ec 	bl	80052aa <HAL_UART_RxHalfCpltCallback>
}
 8005ed2:	bf00      	nop
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b086      	sub	sp, #24
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005eec:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ef4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f00:	2b80      	cmp	r3, #128	@ 0x80
 8005f02:	d109      	bne.n	8005f18 <UART_DMAError+0x3e>
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	2b21      	cmp	r3, #33	@ 0x21
 8005f08:	d106      	bne.n	8005f18 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8005f12:	6978      	ldr	r0, [r7, #20]
 8005f14:	f7ff fea4 	bl	8005c60 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f22:	2b40      	cmp	r3, #64	@ 0x40
 8005f24:	d109      	bne.n	8005f3a <UART_DMAError+0x60>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2b22      	cmp	r3, #34	@ 0x22
 8005f2a:	d106      	bne.n	8005f3a <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8005f34:	6978      	ldr	r0, [r7, #20]
 8005f36:	f7ff feb9 	bl	8005cac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f40:	f043 0210 	orr.w	r2, r3, #16
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f4a:	6978      	ldr	r0, [r7, #20]
 8005f4c:	f7ff f9b7 	bl	80052be <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f50:	bf00      	nop
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f58:	b084      	sub	sp, #16
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b084      	sub	sp, #16
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	f107 001c 	add.w	r0, r7, #28
 8005f66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d120      	bne.n	8005fb2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f74:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	68da      	ldr	r2, [r3, #12]
 8005f80:	4b20      	ldr	r3, [pc, #128]	@ (8006004 <USB_CoreInit+0xac>)
 8005f82:	4013      	ands	r3, r2
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d105      	bne.n	8005fa6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 fa96 	bl	80064d8 <USB_CoreReset>
 8005fac:	4603      	mov	r3, r0
 8005fae:	73fb      	strb	r3, [r7, #15]
 8005fb0:	e010      	b.n	8005fd4 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 fa8a 	bl	80064d8 <USB_CoreReset>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fcc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d10b      	bne.n	8005ff2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f043 0206 	orr.w	r2, r3, #6
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f043 0220 	orr.w	r2, r3, #32
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ffe:	b004      	add	sp, #16
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	ffbdffbf 	.word	0xffbdffbf

08006008 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f023 0201 	bic.w	r2, r3, #1
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	370c      	adds	r7, #12
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr

0800602a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b084      	sub	sp, #16
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
 8006032:	460b      	mov	r3, r1
 8006034:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006036:	2300      	movs	r3, #0
 8006038:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006046:	78fb      	ldrb	r3, [r7, #3]
 8006048:	2b01      	cmp	r3, #1
 800604a:	d115      	bne.n	8006078 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006058:	2001      	movs	r0, #1
 800605a:	f7fc fbd3 	bl	8002804 <HAL_Delay>
      ms++;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	3301      	adds	r3, #1
 8006062:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f000 fa29 	bl	80064bc <USB_GetMode>
 800606a:	4603      	mov	r3, r0
 800606c:	2b01      	cmp	r3, #1
 800606e:	d01e      	beq.n	80060ae <USB_SetCurrentMode+0x84>
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2b31      	cmp	r3, #49	@ 0x31
 8006074:	d9f0      	bls.n	8006058 <USB_SetCurrentMode+0x2e>
 8006076:	e01a      	b.n	80060ae <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006078:	78fb      	ldrb	r3, [r7, #3]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d115      	bne.n	80060aa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800608a:	2001      	movs	r0, #1
 800608c:	f7fc fbba 	bl	8002804 <HAL_Delay>
      ms++;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	3301      	adds	r3, #1
 8006094:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 fa10 	bl	80064bc <USB_GetMode>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d005      	beq.n	80060ae <USB_SetCurrentMode+0x84>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2b31      	cmp	r3, #49	@ 0x31
 80060a6:	d9f0      	bls.n	800608a <USB_SetCurrentMode+0x60>
 80060a8:	e001      	b.n	80060ae <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e005      	b.n	80060ba <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2b32      	cmp	r3, #50	@ 0x32
 80060b2:	d101      	bne.n	80060b8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e000      	b.n	80060ba <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
	...

080060c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80060c4:	b084      	sub	sp, #16
 80060c6:	b580      	push	{r7, lr}
 80060c8:	b086      	sub	sp, #24
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
 80060ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80060d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80060d6:	2300      	movs	r3, #0
 80060d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80060de:	2300      	movs	r3, #0
 80060e0:	613b      	str	r3, [r7, #16]
 80060e2:	e009      	b.n	80060f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	3340      	adds	r3, #64	@ 0x40
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	4413      	add	r3, r2
 80060ee:	2200      	movs	r2, #0
 80060f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	3301      	adds	r3, #1
 80060f6:	613b      	str	r3, [r7, #16]
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	2b0e      	cmp	r3, #14
 80060fc:	d9f2      	bls.n	80060e4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80060fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006100:	2b00      	cmp	r3, #0
 8006102:	d11c      	bne.n	800613e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006112:	f043 0302 	orr.w	r3, r3, #2
 8006116:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	e005      	b.n	800614a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006142:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006150:	461a      	mov	r2, r3
 8006152:	2300      	movs	r3, #0
 8006154:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800615c:	4619      	mov	r1, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006164:	461a      	mov	r2, r3
 8006166:	680b      	ldr	r3, [r1, #0]
 8006168:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800616a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800616c:	2b01      	cmp	r3, #1
 800616e:	d10c      	bne.n	800618a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006172:	2b00      	cmp	r3, #0
 8006174:	d104      	bne.n	8006180 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006176:	2100      	movs	r1, #0
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f965 	bl	8006448 <USB_SetDevSpeed>
 800617e:	e008      	b.n	8006192 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006180:	2101      	movs	r1, #1
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 f960 	bl	8006448 <USB_SetDevSpeed>
 8006188:	e003      	b.n	8006192 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800618a:	2103      	movs	r1, #3
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 f95b 	bl	8006448 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006192:	2110      	movs	r1, #16
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 f8f3 	bl	8006380 <USB_FlushTxFifo>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d001      	beq.n	80061a4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 f91f 	bl	80063e8 <USB_FlushRxFifo>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d001      	beq.n	80061b4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ba:	461a      	mov	r2, r3
 80061bc:	2300      	movs	r3, #0
 80061be:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061c6:	461a      	mov	r2, r3
 80061c8:	2300      	movs	r3, #0
 80061ca:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061d2:	461a      	mov	r2, r3
 80061d4:	2300      	movs	r3, #0
 80061d6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061d8:	2300      	movs	r3, #0
 80061da:	613b      	str	r3, [r7, #16]
 80061dc:	e043      	b.n	8006266 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	015a      	lsls	r2, r3, #5
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4413      	add	r3, r2
 80061e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061f4:	d118      	bne.n	8006228 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10a      	bne.n	8006212 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	015a      	lsls	r2, r3, #5
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4413      	add	r3, r2
 8006204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006208:	461a      	mov	r2, r3
 800620a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	e013      	b.n	800623a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	015a      	lsls	r2, r3, #5
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	4413      	add	r3, r2
 800621a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800621e:	461a      	mov	r2, r3
 8006220:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006224:	6013      	str	r3, [r2, #0]
 8006226:	e008      	b.n	800623a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	015a      	lsls	r2, r3, #5
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4413      	add	r3, r2
 8006230:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006234:	461a      	mov	r2, r3
 8006236:	2300      	movs	r3, #0
 8006238:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	015a      	lsls	r2, r3, #5
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	4413      	add	r3, r2
 8006242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006246:	461a      	mov	r2, r3
 8006248:	2300      	movs	r3, #0
 800624a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	015a      	lsls	r2, r3, #5
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	4413      	add	r3, r2
 8006254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006258:	461a      	mov	r2, r3
 800625a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800625e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	3301      	adds	r3, #1
 8006264:	613b      	str	r3, [r7, #16]
 8006266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	429a      	cmp	r2, r3
 800626c:	d3b7      	bcc.n	80061de <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800626e:	2300      	movs	r3, #0
 8006270:	613b      	str	r3, [r7, #16]
 8006272:	e043      	b.n	80062fc <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	015a      	lsls	r2, r3, #5
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	4413      	add	r3, r2
 800627c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006286:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800628a:	d118      	bne.n	80062be <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10a      	bne.n	80062a8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	4413      	add	r3, r2
 800629a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800629e:	461a      	mov	r2, r3
 80062a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80062a4:	6013      	str	r3, [r2, #0]
 80062a6:	e013      	b.n	80062d0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	015a      	lsls	r2, r3, #5
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	4413      	add	r3, r2
 80062b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062b4:	461a      	mov	r2, r3
 80062b6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80062ba:	6013      	str	r3, [r2, #0]
 80062bc:	e008      	b.n	80062d0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	015a      	lsls	r2, r3, #5
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	4413      	add	r3, r2
 80062c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ca:	461a      	mov	r2, r3
 80062cc:	2300      	movs	r3, #0
 80062ce:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062dc:	461a      	mov	r2, r3
 80062de:	2300      	movs	r3, #0
 80062e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	015a      	lsls	r2, r3, #5
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	4413      	add	r3, r2
 80062ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ee:	461a      	mov	r2, r3
 80062f0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80062f4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	3301      	adds	r3, #1
 80062fa:	613b      	str	r3, [r7, #16]
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	429a      	cmp	r2, r3
 8006302:	d3b7      	bcc.n	8006274 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006312:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006316:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006324:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006328:	2b00      	cmp	r3, #0
 800632a:	d105      	bne.n	8006338 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	f043 0210 	orr.w	r2, r3, #16
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	699a      	ldr	r2, [r3, #24]
 800633c:	4b0e      	ldr	r3, [pc, #56]	@ (8006378 <USB_DevInit+0x2b4>)
 800633e:	4313      	orrs	r3, r2
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006346:	2b00      	cmp	r3, #0
 8006348:	d005      	beq.n	8006356 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	f043 0208 	orr.w	r2, r3, #8
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006356:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006358:	2b01      	cmp	r3, #1
 800635a:	d105      	bne.n	8006368 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	699a      	ldr	r2, [r3, #24]
 8006360:	4b06      	ldr	r3, [pc, #24]	@ (800637c <USB_DevInit+0x2b8>)
 8006362:	4313      	orrs	r3, r2
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006368:	7dfb      	ldrb	r3, [r7, #23]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006374:	b004      	add	sp, #16
 8006376:	4770      	bx	lr
 8006378:	803c3800 	.word	0x803c3800
 800637c:	40000004 	.word	0x40000004

08006380 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800638a:	2300      	movs	r3, #0
 800638c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	3301      	adds	r3, #1
 8006392:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4a13      	ldr	r2, [pc, #76]	@ (80063e4 <USB_FlushTxFifo+0x64>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d901      	bls.n	80063a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e01b      	b.n	80063d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	daf2      	bge.n	800638e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	019b      	lsls	r3, r3, #6
 80063b0:	f043 0220 	orr.w	r2, r3, #32
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	3301      	adds	r3, #1
 80063bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4a08      	ldr	r2, [pc, #32]	@ (80063e4 <USB_FlushTxFifo+0x64>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d901      	bls.n	80063ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e006      	b.n	80063d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	f003 0320 	and.w	r3, r3, #32
 80063d2:	2b20      	cmp	r3, #32
 80063d4:	d0f0      	beq.n	80063b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3714      	adds	r7, #20
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr
 80063e4:	00030d40 	.word	0x00030d40

080063e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	3301      	adds	r3, #1
 80063f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	4a11      	ldr	r2, [pc, #68]	@ (8006444 <USB_FlushRxFifo+0x5c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d901      	bls.n	8006406 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e018      	b.n	8006438 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	2b00      	cmp	r3, #0
 800640c:	daf2      	bge.n	80063f4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800640e:	2300      	movs	r3, #0
 8006410:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2210      	movs	r2, #16
 8006416:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	3301      	adds	r3, #1
 800641c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	4a08      	ldr	r2, [pc, #32]	@ (8006444 <USB_FlushRxFifo+0x5c>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d901      	bls.n	800642a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e006      	b.n	8006438 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b10      	cmp	r3, #16
 8006434:	d0f0      	beq.n	8006418 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3714      	adds	r7, #20
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr
 8006444:	00030d40 	.word	0x00030d40

08006448 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006448:	b480      	push	{r7}
 800644a:	b085      	sub	sp, #20
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	460b      	mov	r3, r1
 8006452:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	78fb      	ldrb	r3, [r7, #3]
 8006462:	68f9      	ldr	r1, [r7, #12]
 8006464:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006468:	4313      	orrs	r3, r2
 800646a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr

0800647a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800647a:	b480      	push	{r7}
 800647c:	b085      	sub	sp, #20
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006494:	f023 0303 	bic.w	r3, r3, #3
 8006498:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80064a8:	f043 0302 	orr.w	r3, r3, #2
 80064ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3714      	adds	r7, #20
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	f003 0301 	and.w	r3, r3, #1
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064e0:	2300      	movs	r3, #0
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	3301      	adds	r3, #1
 80064e8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	4a13      	ldr	r2, [pc, #76]	@ (800653c <USB_CoreReset+0x64>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d901      	bls.n	80064f6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80064f2:	2303      	movs	r3, #3
 80064f4:	e01b      	b.n	800652e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	daf2      	bge.n	80064e4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80064fe:	2300      	movs	r3, #0
 8006500:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f043 0201 	orr.w	r2, r3, #1
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	3301      	adds	r3, #1
 8006512:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4a09      	ldr	r2, [pc, #36]	@ (800653c <USB_CoreReset+0x64>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d901      	bls.n	8006520 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e006      	b.n	800652e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	f003 0301 	and.w	r3, r3, #1
 8006528:	2b01      	cmp	r3, #1
 800652a:	d0f0      	beq.n	800650e <USB_CoreReset+0x36>

  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	00030d40 	.word	0x00030d40

08006540 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006540:	b480      	push	{r7}
 8006542:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8006544:	bf00      	nop
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
	...

08006550 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006550:	b480      	push	{r7}
 8006552:	b085      	sub	sp, #20
 8006554:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006556:	f3ef 8305 	mrs	r3, IPSR
 800655a:	60bb      	str	r3, [r7, #8]
  return(result);
 800655c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10f      	bne.n	8006582 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006562:	f3ef 8310 	mrs	r3, PRIMASK
 8006566:	607b      	str	r3, [r7, #4]
  return(result);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d105      	bne.n	800657a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800656e:	f3ef 8311 	mrs	r3, BASEPRI
 8006572:	603b      	str	r3, [r7, #0]
  return(result);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d007      	beq.n	800658a <osKernelInitialize+0x3a>
 800657a:	4b0e      	ldr	r3, [pc, #56]	@ (80065b4 <osKernelInitialize+0x64>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2b02      	cmp	r3, #2
 8006580:	d103      	bne.n	800658a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006582:	f06f 0305 	mvn.w	r3, #5
 8006586:	60fb      	str	r3, [r7, #12]
 8006588:	e00c      	b.n	80065a4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800658a:	4b0a      	ldr	r3, [pc, #40]	@ (80065b4 <osKernelInitialize+0x64>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d105      	bne.n	800659e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006592:	4b08      	ldr	r3, [pc, #32]	@ (80065b4 <osKernelInitialize+0x64>)
 8006594:	2201      	movs	r2, #1
 8006596:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006598:	2300      	movs	r3, #0
 800659a:	60fb      	str	r3, [r7, #12]
 800659c:	e002      	b.n	80065a4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800659e:	f04f 33ff 	mov.w	r3, #4294967295
 80065a2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80065a4:	68fb      	ldr	r3, [r7, #12]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3714      	adds	r7, #20
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	20001440 	.word	0x20001440

080065b8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065be:	f3ef 8305 	mrs	r3, IPSR
 80065c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80065c4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d10f      	bne.n	80065ea <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065ca:	f3ef 8310 	mrs	r3, PRIMASK
 80065ce:	607b      	str	r3, [r7, #4]
  return(result);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d105      	bne.n	80065e2 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80065d6:	f3ef 8311 	mrs	r3, BASEPRI
 80065da:	603b      	str	r3, [r7, #0]
  return(result);
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d007      	beq.n	80065f2 <osKernelStart+0x3a>
 80065e2:	4b0f      	ldr	r3, [pc, #60]	@ (8006620 <osKernelStart+0x68>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d103      	bne.n	80065f2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80065ea:	f06f 0305 	mvn.w	r3, #5
 80065ee:	60fb      	str	r3, [r7, #12]
 80065f0:	e010      	b.n	8006614 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80065f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006620 <osKernelStart+0x68>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d109      	bne.n	800660e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80065fa:	f7ff ffa1 	bl	8006540 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80065fe:	4b08      	ldr	r3, [pc, #32]	@ (8006620 <osKernelStart+0x68>)
 8006600:	2202      	movs	r2, #2
 8006602:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006604:	f001 f97c 	bl	8007900 <vTaskStartScheduler>
      stat = osOK;
 8006608:	2300      	movs	r3, #0
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	e002      	b.n	8006614 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800660e:	f04f 33ff 	mov.w	r3, #4294967295
 8006612:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006614:	68fb      	ldr	r3, [r7, #12]
}
 8006616:	4618      	mov	r0, r3
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	20001440 	.word	0x20001440

08006624 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006624:	b580      	push	{r7, lr}
 8006626:	b090      	sub	sp, #64	@ 0x40
 8006628:	af04      	add	r7, sp, #16
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006630:	2300      	movs	r3, #0
 8006632:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006634:	f3ef 8305 	mrs	r3, IPSR
 8006638:	61fb      	str	r3, [r7, #28]
  return(result);
 800663a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800663c:	2b00      	cmp	r3, #0
 800663e:	f040 808f 	bne.w	8006760 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006642:	f3ef 8310 	mrs	r3, PRIMASK
 8006646:	61bb      	str	r3, [r7, #24]
  return(result);
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d105      	bne.n	800665a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800664e:	f3ef 8311 	mrs	r3, BASEPRI
 8006652:	617b      	str	r3, [r7, #20]
  return(result);
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d003      	beq.n	8006662 <osThreadNew+0x3e>
 800665a:	4b44      	ldr	r3, [pc, #272]	@ (800676c <osThreadNew+0x148>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2b02      	cmp	r3, #2
 8006660:	d07e      	beq.n	8006760 <osThreadNew+0x13c>
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d07b      	beq.n	8006760 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8006668:	2380      	movs	r3, #128	@ 0x80
 800666a:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800666c:	2318      	movs	r3, #24
 800666e:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8006670:	2300      	movs	r3, #0
 8006672:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8006674:	f04f 33ff 	mov.w	r3, #4294967295
 8006678:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d045      	beq.n	800670c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <osThreadNew+0x6a>
        name = attr->name;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	699b      	ldr	r3, [r3, #24]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d002      	beq.n	800669c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	699b      	ldr	r3, [r3, #24]
 800669a:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800669c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d008      	beq.n	80066b4 <osThreadNew+0x90>
 80066a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a4:	2b38      	cmp	r3, #56	@ 0x38
 80066a6:	d805      	bhi.n	80066b4 <osThreadNew+0x90>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	f003 0301 	and.w	r3, r3, #1
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d001      	beq.n	80066b8 <osThreadNew+0x94>
        return (NULL);
 80066b4:	2300      	movs	r3, #0
 80066b6:	e054      	b.n	8006762 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d003      	beq.n	80066c8 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	695b      	ldr	r3, [r3, #20]
 80066c4:	089b      	lsrs	r3, r3, #2
 80066c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00e      	beq.n	80066ee <osThreadNew+0xca>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	2ba7      	cmp	r3, #167	@ 0xa7
 80066d6:	d90a      	bls.n	80066ee <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d006      	beq.n	80066ee <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	695b      	ldr	r3, [r3, #20]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d002      	beq.n	80066ee <osThreadNew+0xca>
        mem = 1;
 80066e8:	2301      	movs	r3, #1
 80066ea:	623b      	str	r3, [r7, #32]
 80066ec:	e010      	b.n	8006710 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10c      	bne.n	8006710 <osThreadNew+0xec>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d108      	bne.n	8006710 <osThreadNew+0xec>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d104      	bne.n	8006710 <osThreadNew+0xec>
          mem = 0;
 8006706:	2300      	movs	r3, #0
 8006708:	623b      	str	r3, [r7, #32]
 800670a:	e001      	b.n	8006710 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800670c:	2300      	movs	r3, #0
 800670e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006710:	6a3b      	ldr	r3, [r7, #32]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d110      	bne.n	8006738 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800671e:	9202      	str	r2, [sp, #8]
 8006720:	9301      	str	r3, [sp, #4]
 8006722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006724:	9300      	str	r3, [sp, #0]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800672a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	f000 fee9 	bl	8007504 <xTaskCreateStatic>
 8006732:	4603      	mov	r3, r0
 8006734:	613b      	str	r3, [r7, #16]
 8006736:	e013      	b.n	8006760 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d110      	bne.n	8006760 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800673e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006740:	b29a      	uxth	r2, r3
 8006742:	f107 0310 	add.w	r3, r7, #16
 8006746:	9301      	str	r3, [sp, #4]
 8006748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674a:	9300      	str	r3, [sp, #0]
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f000 ff3d 	bl	80075d0 <xTaskCreate>
 8006756:	4603      	mov	r3, r0
 8006758:	2b01      	cmp	r3, #1
 800675a:	d001      	beq.n	8006760 <osThreadNew+0x13c>
          hTask = NULL;
 800675c:	2300      	movs	r3, #0
 800675e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006760:	693b      	ldr	r3, [r7, #16]
}
 8006762:	4618      	mov	r0, r3
 8006764:	3730      	adds	r7, #48	@ 0x30
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	20001440 	.word	0x20001440

08006770 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006778:	f3ef 8305 	mrs	r3, IPSR
 800677c:	613b      	str	r3, [r7, #16]
  return(result);
 800677e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10f      	bne.n	80067a4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006784:	f3ef 8310 	mrs	r3, PRIMASK
 8006788:	60fb      	str	r3, [r7, #12]
  return(result);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d105      	bne.n	800679c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006790:	f3ef 8311 	mrs	r3, BASEPRI
 8006794:	60bb      	str	r3, [r7, #8]
  return(result);
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d007      	beq.n	80067ac <osDelay+0x3c>
 800679c:	4b0a      	ldr	r3, [pc, #40]	@ (80067c8 <osDelay+0x58>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d103      	bne.n	80067ac <osDelay+0x3c>
    stat = osErrorISR;
 80067a4:	f06f 0305 	mvn.w	r3, #5
 80067a8:	617b      	str	r3, [r7, #20]
 80067aa:	e007      	b.n	80067bc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80067ac:	2300      	movs	r3, #0
 80067ae:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d002      	beq.n	80067bc <osDelay+0x4c>
      vTaskDelay(ticks);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f001 f86a 	bl	8007890 <vTaskDelay>
    }
  }

  return (stat);
 80067bc:	697b      	ldr	r3, [r7, #20]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3718      	adds	r7, #24
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	20001440 	.word	0x20001440

080067cc <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f002 fa49 	bl	8008c6c <pvTimerGetTimerID>
 80067da:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d005      	beq.n	80067ee <TimerCallback+0x22>
    callb->func (callb->arg);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	6852      	ldr	r2, [r2, #4]
 80067ea:	4610      	mov	r0, r2
 80067ec:	4798      	blx	r3
  }
}
 80067ee:	bf00      	nop
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
	...

080067f8 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b08e      	sub	sp, #56	@ 0x38
 80067fc:	af02      	add	r7, sp, #8
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	607a      	str	r2, [r7, #4]
 8006802:	603b      	str	r3, [r7, #0]
 8006804:	460b      	mov	r3, r1
 8006806:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8006808:	2300      	movs	r3, #0
 800680a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800680c:	f3ef 8305 	mrs	r3, IPSR
 8006810:	61bb      	str	r3, [r7, #24]
  return(result);
 8006812:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 8006814:	2b00      	cmp	r3, #0
 8006816:	d16a      	bne.n	80068ee <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006818:	f3ef 8310 	mrs	r3, PRIMASK
 800681c:	617b      	str	r3, [r7, #20]
  return(result);
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d105      	bne.n	8006830 <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006824:	f3ef 8311 	mrs	r3, BASEPRI
 8006828:	613b      	str	r3, [r7, #16]
  return(result);
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d003      	beq.n	8006838 <osTimerNew+0x40>
 8006830:	4b31      	ldr	r3, [pc, #196]	@ (80068f8 <osTimerNew+0x100>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2b02      	cmp	r3, #2
 8006836:	d05a      	beq.n	80068ee <osTimerNew+0xf6>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d057      	beq.n	80068ee <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800683e:	2008      	movs	r0, #8
 8006840:	f002 fc72 	bl	8009128 <pvPortMalloc>
 8006844:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 8006846:	69fb      	ldr	r3, [r7, #28]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d050      	beq.n	80068ee <osTimerNew+0xf6>
      callb->func = func;
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	68fa      	ldr	r2, [r7, #12]
 8006850:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8006858:	7afb      	ldrb	r3, [r7, #11]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d102      	bne.n	8006864 <osTimerNew+0x6c>
        reload = pdFALSE;
 800685e:	2300      	movs	r3, #0
 8006860:	627b      	str	r3, [r7, #36]	@ 0x24
 8006862:	e001      	b.n	8006868 <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 8006864:	2301      	movs	r3, #1
 8006866:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      mem  = -1;
 8006868:	f04f 33ff 	mov.w	r3, #4294967295
 800686c:	623b      	str	r3, [r7, #32]
      name = NULL;
 800686e:	2300      	movs	r3, #0
 8006870:	62fb      	str	r3, [r7, #44]	@ 0x2c

      if (attr != NULL) {
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d01c      	beq.n	80068b2 <osTimerNew+0xba>
        if (attr->name != NULL) {
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d002      	beq.n	8006886 <osTimerNew+0x8e>
          name = attr->name;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d006      	beq.n	800689c <osTimerNew+0xa4>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	2b2b      	cmp	r3, #43	@ 0x2b
 8006894:	d902      	bls.n	800689c <osTimerNew+0xa4>
          mem = 1;
 8006896:	2301      	movs	r3, #1
 8006898:	623b      	str	r3, [r7, #32]
 800689a:	e00c      	b.n	80068b6 <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d108      	bne.n	80068b6 <osTimerNew+0xbe>
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d104      	bne.n	80068b6 <osTimerNew+0xbe>
            mem = 0;
 80068ac:	2300      	movs	r3, #0
 80068ae:	623b      	str	r3, [r7, #32]
 80068b0:	e001      	b.n	80068b6 <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 80068b2:	2300      	movs	r3, #0
 80068b4:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 80068b6:	6a3b      	ldr	r3, [r7, #32]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d10c      	bne.n	80068d6 <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	9301      	str	r3, [sp, #4]
 80068c2:	4b0e      	ldr	r3, [pc, #56]	@ (80068fc <osTimerNew+0x104>)
 80068c4:	9300      	str	r3, [sp, #0]
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068ca:	2101      	movs	r1, #1
 80068cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80068ce:	f001 fe2e 	bl	800852e <xTimerCreateStatic>
 80068d2:	62b8      	str	r0, [r7, #40]	@ 0x28
 80068d4:	e00b      	b.n	80068ee <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 80068d6:	6a3b      	ldr	r3, [r7, #32]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d108      	bne.n	80068ee <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80068dc:	4b07      	ldr	r3, [pc, #28]	@ (80068fc <osTimerNew+0x104>)
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068e4:	2101      	movs	r1, #1
 80068e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80068e8:	f001 fe00 	bl	80084ec <xTimerCreate>
 80068ec:	62b8      	str	r0, [r7, #40]	@ 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80068ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3730      	adds	r7, #48	@ 0x30
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	20001440 	.word	0x20001440
 80068fc:	080067cd 	.word	0x080067cd

08006900 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006900:	b480      	push	{r7}
 8006902:	b085      	sub	sp, #20
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	4a07      	ldr	r2, [pc, #28]	@ (800692c <vApplicationGetIdleTaskMemory+0x2c>)
 8006910:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	4a06      	ldr	r2, [pc, #24]	@ (8006930 <vApplicationGetIdleTaskMemory+0x30>)
 8006916:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2280      	movs	r2, #128	@ 0x80
 800691c:	601a      	str	r2, [r3, #0]
}
 800691e:	bf00      	nop
 8006920:	3714      	adds	r7, #20
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	20001444 	.word	0x20001444
 8006930:	200014ec 	.word	0x200014ec

08006934 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006934:	b480      	push	{r7}
 8006936:	b085      	sub	sp, #20
 8006938:	af00      	add	r7, sp, #0
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	4a07      	ldr	r2, [pc, #28]	@ (8006960 <vApplicationGetTimerTaskMemory+0x2c>)
 8006944:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	4a06      	ldr	r2, [pc, #24]	@ (8006964 <vApplicationGetTimerTaskMemory+0x30>)
 800694a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006952:	601a      	str	r2, [r3, #0]
}
 8006954:	bf00      	nop
 8006956:	3714      	adds	r7, #20
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr
 8006960:	200016ec 	.word	0x200016ec
 8006964:	20001794 	.word	0x20001794

08006968 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f103 0208 	add.w	r2, r3, #8
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f04f 32ff 	mov.w	r2, #4294967295
 8006980:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f103 0208 	add.w	r2, r3, #8
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f103 0208 	add.w	r2, r3, #8
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80069b6:	bf00      	nop
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80069c2:	b480      	push	{r7}
 80069c4:	b085      	sub	sp, #20
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
 80069ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	689a      	ldr	r2, [r3, #8]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	683a      	ldr	r2, [r7, #0]
 80069e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	683a      	ldr	r2, [r7, #0]
 80069ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	687a      	ldr	r2, [r7, #4]
 80069f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	1c5a      	adds	r2, r3, #1
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	601a      	str	r2, [r3, #0]
}
 80069fe:	bf00      	nop
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b085      	sub	sp, #20
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a20:	d103      	bne.n	8006a2a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	60fb      	str	r3, [r7, #12]
 8006a28:	e00c      	b.n	8006a44 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	3308      	adds	r3, #8
 8006a2e:	60fb      	str	r3, [r7, #12]
 8006a30:	e002      	b.n	8006a38 <vListInsert+0x2e>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	60fb      	str	r3, [r7, #12]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d2f6      	bcs.n	8006a32 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	683a      	ldr	r2, [r7, #0]
 8006a52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	683a      	ldr	r2, [r7, #0]
 8006a5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	1c5a      	adds	r2, r3, #1
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	601a      	str	r2, [r3, #0]
}
 8006a70:	bf00      	nop
 8006a72:	3714      	adds	r7, #20
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	6892      	ldr	r2, [r2, #8]
 8006a92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	6852      	ldr	r2, [r2, #4]
 8006a9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d103      	bne.n	8006ab0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	1e5a      	subs	r2, r3, #1
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3714      	adds	r7, #20
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d10d      	bne.n	8006b00 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae8:	b672      	cpsid	i
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	b662      	cpsie	i
 8006af8:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006afa:	bf00      	nop
 8006afc:	bf00      	nop
 8006afe:	e7fd      	b.n	8006afc <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006b00:	f002 f9e4 	bl	8008ecc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b0c:	68f9      	ldr	r1, [r7, #12]
 8006b0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006b10:	fb01 f303 	mul.w	r3, r1, r3
 8006b14:	441a      	add	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b30:	3b01      	subs	r3, #1
 8006b32:	68f9      	ldr	r1, [r7, #12]
 8006b34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006b36:	fb01 f303 	mul.w	r3, r1, r3
 8006b3a:	441a      	add	r2, r3
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	22ff      	movs	r2, #255	@ 0xff
 8006b44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	22ff      	movs	r2, #255	@ 0xff
 8006b4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d114      	bne.n	8006b80 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	691b      	ldr	r3, [r3, #16]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d01a      	beq.n	8006b94 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	3310      	adds	r3, #16
 8006b62:	4618      	mov	r0, r3
 8006b64:	f001 f98a 	bl	8007e7c <xTaskRemoveFromEventList>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d012      	beq.n	8006b94 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba4 <xQueueGenericReset+0xd4>)
 8006b70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b74:	601a      	str	r2, [r3, #0]
 8006b76:	f3bf 8f4f 	dsb	sy
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	e009      	b.n	8006b94 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	3310      	adds	r3, #16
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7ff feef 	bl	8006968 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	3324      	adds	r3, #36	@ 0x24
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f7ff feea 	bl	8006968 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006b94:	f002 f9d0 	bl	8008f38 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006b98:	2301      	movs	r3, #1
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	e000ed04 	.word	0xe000ed04

08006ba8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b08e      	sub	sp, #56	@ 0x38
 8006bac:	af02      	add	r7, sp, #8
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
 8006bb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d10d      	bne.n	8006bd8 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8006bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc0:	b672      	cpsid	i
 8006bc2:	f383 8811 	msr	BASEPRI, r3
 8006bc6:	f3bf 8f6f 	isb	sy
 8006bca:	f3bf 8f4f 	dsb	sy
 8006bce:	b662      	cpsie	i
 8006bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006bd2:	bf00      	nop
 8006bd4:	bf00      	nop
 8006bd6:	e7fd      	b.n	8006bd4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10d      	bne.n	8006bfa <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8006bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be2:	b672      	cpsid	i
 8006be4:	f383 8811 	msr	BASEPRI, r3
 8006be8:	f3bf 8f6f 	isb	sy
 8006bec:	f3bf 8f4f 	dsb	sy
 8006bf0:	b662      	cpsie	i
 8006bf2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006bf4:	bf00      	nop
 8006bf6:	bf00      	nop
 8006bf8:	e7fd      	b.n	8006bf6 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d002      	beq.n	8006c06 <xQueueGenericCreateStatic+0x5e>
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <xQueueGenericCreateStatic+0x62>
 8006c06:	2301      	movs	r3, #1
 8006c08:	e000      	b.n	8006c0c <xQueueGenericCreateStatic+0x64>
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10d      	bne.n	8006c2c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c14:	b672      	cpsid	i
 8006c16:	f383 8811 	msr	BASEPRI, r3
 8006c1a:	f3bf 8f6f 	isb	sy
 8006c1e:	f3bf 8f4f 	dsb	sy
 8006c22:	b662      	cpsie	i
 8006c24:	623b      	str	r3, [r7, #32]
}
 8006c26:	bf00      	nop
 8006c28:	bf00      	nop
 8006c2a:	e7fd      	b.n	8006c28 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d102      	bne.n	8006c38 <xQueueGenericCreateStatic+0x90>
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <xQueueGenericCreateStatic+0x94>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e000      	b.n	8006c3e <xQueueGenericCreateStatic+0x96>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10d      	bne.n	8006c5e <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8006c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c46:	b672      	cpsid	i
 8006c48:	f383 8811 	msr	BASEPRI, r3
 8006c4c:	f3bf 8f6f 	isb	sy
 8006c50:	f3bf 8f4f 	dsb	sy
 8006c54:	b662      	cpsie	i
 8006c56:	61fb      	str	r3, [r7, #28]
}
 8006c58:	bf00      	nop
 8006c5a:	bf00      	nop
 8006c5c:	e7fd      	b.n	8006c5a <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006c5e:	2350      	movs	r3, #80	@ 0x50
 8006c60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	2b50      	cmp	r3, #80	@ 0x50
 8006c66:	d00d      	beq.n	8006c84 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8006c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6c:	b672      	cpsid	i
 8006c6e:	f383 8811 	msr	BASEPRI, r3
 8006c72:	f3bf 8f6f 	isb	sy
 8006c76:	f3bf 8f4f 	dsb	sy
 8006c7a:	b662      	cpsie	i
 8006c7c:	61bb      	str	r3, [r7, #24]
}
 8006c7e:	bf00      	nop
 8006c80:	bf00      	nop
 8006c82:	e7fd      	b.n	8006c80 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006c84:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00d      	beq.n	8006cac <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006c98:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	68b9      	ldr	r1, [r7, #8]
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f000 f805 	bl	8006cb6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3730      	adds	r7, #48	@ 0x30
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b084      	sub	sp, #16
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	60f8      	str	r0, [r7, #12]
 8006cbe:	60b9      	str	r1, [r7, #8]
 8006cc0:	607a      	str	r2, [r7, #4]
 8006cc2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d103      	bne.n	8006cd2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	69ba      	ldr	r2, [r7, #24]
 8006cce:	601a      	str	r2, [r3, #0]
 8006cd0:	e002      	b.n	8006cd8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	69b8      	ldr	r0, [r7, #24]
 8006ce8:	f7ff fef2 	bl	8006ad0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	78fa      	ldrb	r2, [r7, #3]
 8006cf0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006cf4:	bf00      	nop
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b08e      	sub	sp, #56	@ 0x38
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
 8006d08:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d10d      	bne.n	8006d34 <xQueueGenericSend+0x38>
	__asm volatile
 8006d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d1c:	b672      	cpsid	i
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	b662      	cpsie	i
 8006d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006d2e:	bf00      	nop
 8006d30:	bf00      	nop
 8006d32:	e7fd      	b.n	8006d30 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d103      	bne.n	8006d42 <xQueueGenericSend+0x46>
 8006d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d101      	bne.n	8006d46 <xQueueGenericSend+0x4a>
 8006d42:	2301      	movs	r3, #1
 8006d44:	e000      	b.n	8006d48 <xQueueGenericSend+0x4c>
 8006d46:	2300      	movs	r3, #0
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d10d      	bne.n	8006d68 <xQueueGenericSend+0x6c>
	__asm volatile
 8006d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d50:	b672      	cpsid	i
 8006d52:	f383 8811 	msr	BASEPRI, r3
 8006d56:	f3bf 8f6f 	isb	sy
 8006d5a:	f3bf 8f4f 	dsb	sy
 8006d5e:	b662      	cpsie	i
 8006d60:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d62:	bf00      	nop
 8006d64:	bf00      	nop
 8006d66:	e7fd      	b.n	8006d64 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d103      	bne.n	8006d76 <xQueueGenericSend+0x7a>
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d101      	bne.n	8006d7a <xQueueGenericSend+0x7e>
 8006d76:	2301      	movs	r3, #1
 8006d78:	e000      	b.n	8006d7c <xQueueGenericSend+0x80>
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d10d      	bne.n	8006d9c <xQueueGenericSend+0xa0>
	__asm volatile
 8006d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d84:	b672      	cpsid	i
 8006d86:	f383 8811 	msr	BASEPRI, r3
 8006d8a:	f3bf 8f6f 	isb	sy
 8006d8e:	f3bf 8f4f 	dsb	sy
 8006d92:	b662      	cpsie	i
 8006d94:	623b      	str	r3, [r7, #32]
}
 8006d96:	bf00      	nop
 8006d98:	bf00      	nop
 8006d9a:	e7fd      	b.n	8006d98 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d9c:	f001 fa74 	bl	8008288 <xTaskGetSchedulerState>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d102      	bne.n	8006dac <xQueueGenericSend+0xb0>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d101      	bne.n	8006db0 <xQueueGenericSend+0xb4>
 8006dac:	2301      	movs	r3, #1
 8006dae:	e000      	b.n	8006db2 <xQueueGenericSend+0xb6>
 8006db0:	2300      	movs	r3, #0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10d      	bne.n	8006dd2 <xQueueGenericSend+0xd6>
	__asm volatile
 8006db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dba:	b672      	cpsid	i
 8006dbc:	f383 8811 	msr	BASEPRI, r3
 8006dc0:	f3bf 8f6f 	isb	sy
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	b662      	cpsie	i
 8006dca:	61fb      	str	r3, [r7, #28]
}
 8006dcc:	bf00      	nop
 8006dce:	bf00      	nop
 8006dd0:	e7fd      	b.n	8006dce <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006dd2:	f002 f87b 	bl	8008ecc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d302      	bcc.n	8006de8 <xQueueGenericSend+0xec>
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	d129      	bne.n	8006e3c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006de8:	683a      	ldr	r2, [r7, #0]
 8006dea:	68b9      	ldr	r1, [r7, #8]
 8006dec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006dee:	f000 fa1b 	bl	8007228 <prvCopyDataToQueue>
 8006df2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d010      	beq.n	8006e1e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfe:	3324      	adds	r3, #36	@ 0x24
 8006e00:	4618      	mov	r0, r3
 8006e02:	f001 f83b 	bl	8007e7c <xTaskRemoveFromEventList>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d013      	beq.n	8006e34 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006e0c:	4b3f      	ldr	r3, [pc, #252]	@ (8006f0c <xQueueGenericSend+0x210>)
 8006e0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	f3bf 8f4f 	dsb	sy
 8006e18:	f3bf 8f6f 	isb	sy
 8006e1c:	e00a      	b.n	8006e34 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d007      	beq.n	8006e34 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006e24:	4b39      	ldr	r3, [pc, #228]	@ (8006f0c <xQueueGenericSend+0x210>)
 8006e26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e2a:	601a      	str	r2, [r3, #0]
 8006e2c:	f3bf 8f4f 	dsb	sy
 8006e30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006e34:	f002 f880 	bl	8008f38 <vPortExitCritical>
				return pdPASS;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e063      	b.n	8006f04 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d103      	bne.n	8006e4a <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006e42:	f002 f879 	bl	8008f38 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006e46:	2300      	movs	r3, #0
 8006e48:	e05c      	b.n	8006f04 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d106      	bne.n	8006e5e <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e50:	f107 0314 	add.w	r3, r7, #20
 8006e54:	4618      	mov	r0, r3
 8006e56:	f001 f877 	bl	8007f48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e5e:	f002 f86b 	bl	8008f38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e62:	f000 fdc1 	bl	80079e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e66:	f002 f831 	bl	8008ecc <vPortEnterCritical>
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e70:	b25b      	sxtb	r3, r3
 8006e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e76:	d103      	bne.n	8006e80 <xQueueGenericSend+0x184>
 8006e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e86:	b25b      	sxtb	r3, r3
 8006e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8c:	d103      	bne.n	8006e96 <xQueueGenericSend+0x19a>
 8006e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e96:	f002 f84f 	bl	8008f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e9a:	1d3a      	adds	r2, r7, #4
 8006e9c:	f107 0314 	add.w	r3, r7, #20
 8006ea0:	4611      	mov	r1, r2
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f001 f866 	bl	8007f74 <xTaskCheckForTimeOut>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d124      	bne.n	8006ef8 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006eae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006eb0:	f000 fab2 	bl	8007418 <prvIsQueueFull>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d018      	beq.n	8006eec <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebc:	3310      	adds	r3, #16
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	4611      	mov	r1, r2
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f000 ff84 	bl	8007dd0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006ec8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006eca:	f000 fa3d 	bl	8007348 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006ece:	f000 fd99 	bl	8007a04 <xTaskResumeAll>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f47f af7c 	bne.w	8006dd2 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8006eda:	4b0c      	ldr	r3, [pc, #48]	@ (8006f0c <xQueueGenericSend+0x210>)
 8006edc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ee0:	601a      	str	r2, [r3, #0]
 8006ee2:	f3bf 8f4f 	dsb	sy
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	e772      	b.n	8006dd2 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006eec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006eee:	f000 fa2b 	bl	8007348 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ef2:	f000 fd87 	bl	8007a04 <xTaskResumeAll>
 8006ef6:	e76c      	b.n	8006dd2 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006ef8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006efa:	f000 fa25 	bl	8007348 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006efe:	f000 fd81 	bl	8007a04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006f02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3738      	adds	r7, #56	@ 0x38
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	e000ed04 	.word	0xe000ed04

08006f10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b08e      	sub	sp, #56	@ 0x38
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60f8      	str	r0, [r7, #12]
 8006f18:	60b9      	str	r1, [r7, #8]
 8006f1a:	607a      	str	r2, [r7, #4]
 8006f1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10d      	bne.n	8006f44 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8006f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2c:	b672      	cpsid	i
 8006f2e:	f383 8811 	msr	BASEPRI, r3
 8006f32:	f3bf 8f6f 	isb	sy
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	b662      	cpsie	i
 8006f3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006f3e:	bf00      	nop
 8006f40:	bf00      	nop
 8006f42:	e7fd      	b.n	8006f40 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d103      	bne.n	8006f52 <xQueueGenericSendFromISR+0x42>
 8006f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d101      	bne.n	8006f56 <xQueueGenericSendFromISR+0x46>
 8006f52:	2301      	movs	r3, #1
 8006f54:	e000      	b.n	8006f58 <xQueueGenericSendFromISR+0x48>
 8006f56:	2300      	movs	r3, #0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d10d      	bne.n	8006f78 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8006f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f60:	b672      	cpsid	i
 8006f62:	f383 8811 	msr	BASEPRI, r3
 8006f66:	f3bf 8f6f 	isb	sy
 8006f6a:	f3bf 8f4f 	dsb	sy
 8006f6e:	b662      	cpsie	i
 8006f70:	623b      	str	r3, [r7, #32]
}
 8006f72:	bf00      	nop
 8006f74:	bf00      	nop
 8006f76:	e7fd      	b.n	8006f74 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d103      	bne.n	8006f86 <xQueueGenericSendFromISR+0x76>
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d101      	bne.n	8006f8a <xQueueGenericSendFromISR+0x7a>
 8006f86:	2301      	movs	r3, #1
 8006f88:	e000      	b.n	8006f8c <xQueueGenericSendFromISR+0x7c>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d10d      	bne.n	8006fac <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8006f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f94:	b672      	cpsid	i
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	b662      	cpsie	i
 8006fa4:	61fb      	str	r3, [r7, #28]
}
 8006fa6:	bf00      	nop
 8006fa8:	bf00      	nop
 8006faa:	e7fd      	b.n	8006fa8 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006fac:	f002 f876 	bl	800909c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006fb0:	f3ef 8211 	mrs	r2, BASEPRI
 8006fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb8:	b672      	cpsid	i
 8006fba:	f383 8811 	msr	BASEPRI, r3
 8006fbe:	f3bf 8f6f 	isb	sy
 8006fc2:	f3bf 8f4f 	dsb	sy
 8006fc6:	b662      	cpsie	i
 8006fc8:	61ba      	str	r2, [r7, #24]
 8006fca:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006fcc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d302      	bcc.n	8006fe2 <xQueueGenericSendFromISR+0xd2>
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	d12c      	bne.n	800703c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006fe8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006fec:	683a      	ldr	r2, [r7, #0]
 8006fee:	68b9      	ldr	r1, [r7, #8]
 8006ff0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ff2:	f000 f919 	bl	8007228 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006ff6:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8006ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ffe:	d112      	bne.n	8007026 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007004:	2b00      	cmp	r3, #0
 8007006:	d016      	beq.n	8007036 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700a:	3324      	adds	r3, #36	@ 0x24
 800700c:	4618      	mov	r0, r3
 800700e:	f000 ff35 	bl	8007e7c <xTaskRemoveFromEventList>
 8007012:	4603      	mov	r3, r0
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00e      	beq.n	8007036 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d00b      	beq.n	8007036 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	601a      	str	r2, [r3, #0]
 8007024:	e007      	b.n	8007036 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007026:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800702a:	3301      	adds	r3, #1
 800702c:	b2db      	uxtb	r3, r3
 800702e:	b25a      	sxtb	r2, r3
 8007030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007032:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007036:	2301      	movs	r3, #1
 8007038:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800703a:	e001      	b.n	8007040 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800703c:	2300      	movs	r3, #0
 800703e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007042:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800704a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800704c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800704e:	4618      	mov	r0, r3
 8007050:	3738      	adds	r7, #56	@ 0x38
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
	...

08007058 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b08c      	sub	sp, #48	@ 0x30
 800705c:	af00      	add	r7, sp, #0
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007064:	2300      	movs	r3, #0
 8007066:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800706c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800706e:	2b00      	cmp	r3, #0
 8007070:	d10d      	bne.n	800708e <xQueueReceive+0x36>
	__asm volatile
 8007072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007076:	b672      	cpsid	i
 8007078:	f383 8811 	msr	BASEPRI, r3
 800707c:	f3bf 8f6f 	isb	sy
 8007080:	f3bf 8f4f 	dsb	sy
 8007084:	b662      	cpsie	i
 8007086:	623b      	str	r3, [r7, #32]
}
 8007088:	bf00      	nop
 800708a:	bf00      	nop
 800708c:	e7fd      	b.n	800708a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d103      	bne.n	800709c <xQueueReceive+0x44>
 8007094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007098:	2b00      	cmp	r3, #0
 800709a:	d101      	bne.n	80070a0 <xQueueReceive+0x48>
 800709c:	2301      	movs	r3, #1
 800709e:	e000      	b.n	80070a2 <xQueueReceive+0x4a>
 80070a0:	2300      	movs	r3, #0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10d      	bne.n	80070c2 <xQueueReceive+0x6a>
	__asm volatile
 80070a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070aa:	b672      	cpsid	i
 80070ac:	f383 8811 	msr	BASEPRI, r3
 80070b0:	f3bf 8f6f 	isb	sy
 80070b4:	f3bf 8f4f 	dsb	sy
 80070b8:	b662      	cpsie	i
 80070ba:	61fb      	str	r3, [r7, #28]
}
 80070bc:	bf00      	nop
 80070be:	bf00      	nop
 80070c0:	e7fd      	b.n	80070be <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070c2:	f001 f8e1 	bl	8008288 <xTaskGetSchedulerState>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d102      	bne.n	80070d2 <xQueueReceive+0x7a>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d101      	bne.n	80070d6 <xQueueReceive+0x7e>
 80070d2:	2301      	movs	r3, #1
 80070d4:	e000      	b.n	80070d8 <xQueueReceive+0x80>
 80070d6:	2300      	movs	r3, #0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10d      	bne.n	80070f8 <xQueueReceive+0xa0>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e0:	b672      	cpsid	i
 80070e2:	f383 8811 	msr	BASEPRI, r3
 80070e6:	f3bf 8f6f 	isb	sy
 80070ea:	f3bf 8f4f 	dsb	sy
 80070ee:	b662      	cpsie	i
 80070f0:	61bb      	str	r3, [r7, #24]
}
 80070f2:	bf00      	nop
 80070f4:	bf00      	nop
 80070f6:	e7fd      	b.n	80070f4 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80070f8:	f001 fee8 	bl	8008ecc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007100:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	2b00      	cmp	r3, #0
 8007106:	d01f      	beq.n	8007148 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007108:	68b9      	ldr	r1, [r7, #8]
 800710a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800710c:	f000 f8f6 	bl	80072fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007112:	1e5a      	subs	r2, r3, #1
 8007114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007116:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00f      	beq.n	8007140 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007122:	3310      	adds	r3, #16
 8007124:	4618      	mov	r0, r3
 8007126:	f000 fea9 	bl	8007e7c <xTaskRemoveFromEventList>
 800712a:	4603      	mov	r3, r0
 800712c:	2b00      	cmp	r3, #0
 800712e:	d007      	beq.n	8007140 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007130:	4b3c      	ldr	r3, [pc, #240]	@ (8007224 <xQueueReceive+0x1cc>)
 8007132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007140:	f001 fefa 	bl	8008f38 <vPortExitCritical>
				return pdPASS;
 8007144:	2301      	movs	r3, #1
 8007146:	e069      	b.n	800721c <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d103      	bne.n	8007156 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800714e:	f001 fef3 	bl	8008f38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007152:	2300      	movs	r3, #0
 8007154:	e062      	b.n	800721c <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007158:	2b00      	cmp	r3, #0
 800715a:	d106      	bne.n	800716a <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800715c:	f107 0310 	add.w	r3, r7, #16
 8007160:	4618      	mov	r0, r3
 8007162:	f000 fef1 	bl	8007f48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007166:	2301      	movs	r3, #1
 8007168:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800716a:	f001 fee5 	bl	8008f38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800716e:	f000 fc3b 	bl	80079e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007172:	f001 feab 	bl	8008ecc <vPortEnterCritical>
 8007176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007178:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800717c:	b25b      	sxtb	r3, r3
 800717e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007182:	d103      	bne.n	800718c <xQueueReceive+0x134>
 8007184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007186:	2200      	movs	r2, #0
 8007188:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800718c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800718e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007192:	b25b      	sxtb	r3, r3
 8007194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007198:	d103      	bne.n	80071a2 <xQueueReceive+0x14a>
 800719a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800719c:	2200      	movs	r2, #0
 800719e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071a2:	f001 fec9 	bl	8008f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071a6:	1d3a      	adds	r2, r7, #4
 80071a8:	f107 0310 	add.w	r3, r7, #16
 80071ac:	4611      	mov	r1, r2
 80071ae:	4618      	mov	r0, r3
 80071b0:	f000 fee0 	bl	8007f74 <xTaskCheckForTimeOut>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d123      	bne.n	8007202 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071bc:	f000 f916 	bl	80073ec <prvIsQueueEmpty>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d017      	beq.n	80071f6 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80071c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c8:	3324      	adds	r3, #36	@ 0x24
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	4611      	mov	r1, r2
 80071ce:	4618      	mov	r0, r3
 80071d0:	f000 fdfe 	bl	8007dd0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80071d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071d6:	f000 f8b7 	bl	8007348 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80071da:	f000 fc13 	bl	8007a04 <xTaskResumeAll>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d189      	bne.n	80070f8 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80071e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007224 <xQueueReceive+0x1cc>)
 80071e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	f3bf 8f4f 	dsb	sy
 80071f0:	f3bf 8f6f 	isb	sy
 80071f4:	e780      	b.n	80070f8 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80071f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071f8:	f000 f8a6 	bl	8007348 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071fc:	f000 fc02 	bl	8007a04 <xTaskResumeAll>
 8007200:	e77a      	b.n	80070f8 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007202:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007204:	f000 f8a0 	bl	8007348 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007208:	f000 fbfc 	bl	8007a04 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800720c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800720e:	f000 f8ed 	bl	80073ec <prvIsQueueEmpty>
 8007212:	4603      	mov	r3, r0
 8007214:	2b00      	cmp	r3, #0
 8007216:	f43f af6f 	beq.w	80070f8 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800721a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800721c:	4618      	mov	r0, r3
 800721e:	3730      	adds	r7, #48	@ 0x30
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}
 8007224:	e000ed04 	.word	0xe000ed04

08007228 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007234:	2300      	movs	r3, #0
 8007236:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800723c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10d      	bne.n	8007262 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d14d      	bne.n	80072ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	4618      	mov	r0, r3
 8007254:	f001 f836 	bl	80082c4 <xTaskPriorityDisinherit>
 8007258:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	609a      	str	r2, [r3, #8]
 8007260:	e043      	b.n	80072ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d119      	bne.n	800729c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6858      	ldr	r0, [r3, #4]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007270:	461a      	mov	r2, r3
 8007272:	68b9      	ldr	r1, [r7, #8]
 8007274:	f002 f9c6 	bl	8009604 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007280:	441a      	add	r2, r3
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	685a      	ldr	r2, [r3, #4]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	429a      	cmp	r2, r3
 8007290:	d32b      	bcc.n	80072ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	605a      	str	r2, [r3, #4]
 800729a:	e026      	b.n	80072ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	68d8      	ldr	r0, [r3, #12]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a4:	461a      	mov	r2, r3
 80072a6:	68b9      	ldr	r1, [r7, #8]
 80072a8:	f002 f9ac 	bl	8009604 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	68da      	ldr	r2, [r3, #12]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b4:	425b      	negs	r3, r3
 80072b6:	441a      	add	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	68da      	ldr	r2, [r3, #12]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d207      	bcs.n	80072d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	689a      	ldr	r2, [r3, #8]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072d0:	425b      	negs	r3, r3
 80072d2:	441a      	add	r2, r3
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2b02      	cmp	r3, #2
 80072dc:	d105      	bne.n	80072ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d002      	beq.n	80072ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	1c5a      	adds	r2, r3, #1
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80072f2:	697b      	ldr	r3, [r7, #20]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3718      	adds	r7, #24
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800730a:	2b00      	cmp	r3, #0
 800730c:	d018      	beq.n	8007340 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	68da      	ldr	r2, [r3, #12]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007316:	441a      	add	r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	68da      	ldr	r2, [r3, #12]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	429a      	cmp	r2, r3
 8007326:	d303      	bcc.n	8007330 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	68d9      	ldr	r1, [r3, #12]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007338:	461a      	mov	r2, r3
 800733a:	6838      	ldr	r0, [r7, #0]
 800733c:	f002 f962 	bl	8009604 <memcpy>
	}
}
 8007340:	bf00      	nop
 8007342:	3708      	adds	r7, #8
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007350:	f001 fdbc 	bl	8008ecc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800735a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800735c:	e011      	b.n	8007382 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007362:	2b00      	cmp	r3, #0
 8007364:	d012      	beq.n	800738c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	3324      	adds	r3, #36	@ 0x24
 800736a:	4618      	mov	r0, r3
 800736c:	f000 fd86 	bl	8007e7c <xTaskRemoveFromEventList>
 8007370:	4603      	mov	r3, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d001      	beq.n	800737a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007376:	f000 fe65 	bl	8008044 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800737a:	7bfb      	ldrb	r3, [r7, #15]
 800737c:	3b01      	subs	r3, #1
 800737e:	b2db      	uxtb	r3, r3
 8007380:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007386:	2b00      	cmp	r3, #0
 8007388:	dce9      	bgt.n	800735e <prvUnlockQueue+0x16>
 800738a:	e000      	b.n	800738e <prvUnlockQueue+0x46>
					break;
 800738c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	22ff      	movs	r2, #255	@ 0xff
 8007392:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007396:	f001 fdcf 	bl	8008f38 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800739a:	f001 fd97 	bl	8008ecc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80073a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073a6:	e011      	b.n	80073cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d012      	beq.n	80073d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	3310      	adds	r3, #16
 80073b4:	4618      	mov	r0, r3
 80073b6:	f000 fd61 	bl	8007e7c <xTaskRemoveFromEventList>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80073c0:	f000 fe40 	bl	8008044 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80073c4:	7bbb      	ldrb	r3, [r7, #14]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	dce9      	bgt.n	80073a8 <prvUnlockQueue+0x60>
 80073d4:	e000      	b.n	80073d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80073d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	22ff      	movs	r2, #255	@ 0xff
 80073dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80073e0:	f001 fdaa 	bl	8008f38 <vPortExitCritical>
}
 80073e4:	bf00      	nop
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80073f4:	f001 fd6a 	bl	8008ecc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d102      	bne.n	8007406 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007400:	2301      	movs	r3, #1
 8007402:	60fb      	str	r3, [r7, #12]
 8007404:	e001      	b.n	800740a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007406:	2300      	movs	r3, #0
 8007408:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800740a:	f001 fd95 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 800740e:	68fb      	ldr	r3, [r7, #12]
}
 8007410:	4618      	mov	r0, r3
 8007412:	3710      	adds	r7, #16
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007420:	f001 fd54 	bl	8008ecc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800742c:	429a      	cmp	r2, r3
 800742e:	d102      	bne.n	8007436 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007430:	2301      	movs	r3, #1
 8007432:	60fb      	str	r3, [r7, #12]
 8007434:	e001      	b.n	800743a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007436:	2300      	movs	r3, #0
 8007438:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800743a:	f001 fd7d 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 800743e:	68fb      	ldr	r3, [r7, #12]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007452:	2300      	movs	r3, #0
 8007454:	60fb      	str	r3, [r7, #12]
 8007456:	e014      	b.n	8007482 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007458:	4a0f      	ldr	r2, [pc, #60]	@ (8007498 <vQueueAddToRegistry+0x50>)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d10b      	bne.n	800747c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007464:	490c      	ldr	r1, [pc, #48]	@ (8007498 <vQueueAddToRegistry+0x50>)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	683a      	ldr	r2, [r7, #0]
 800746a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800746e:	4a0a      	ldr	r2, [pc, #40]	@ (8007498 <vQueueAddToRegistry+0x50>)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	00db      	lsls	r3, r3, #3
 8007474:	4413      	add	r3, r2
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800747a:	e006      	b.n	800748a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3301      	adds	r3, #1
 8007480:	60fb      	str	r3, [r7, #12]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2b07      	cmp	r3, #7
 8007486:	d9e7      	bls.n	8007458 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007488:	bf00      	nop
 800748a:	bf00      	nop
 800748c:	3714      	adds	r7, #20
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	20001b94 	.word	0x20001b94

0800749c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800749c:	b580      	push	{r7, lr}
 800749e:	b086      	sub	sp, #24
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	60b9      	str	r1, [r7, #8]
 80074a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80074ac:	f001 fd0e 	bl	8008ecc <vPortEnterCritical>
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074b6:	b25b      	sxtb	r3, r3
 80074b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074bc:	d103      	bne.n	80074c6 <vQueueWaitForMessageRestricted+0x2a>
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074cc:	b25b      	sxtb	r3, r3
 80074ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074d2:	d103      	bne.n	80074dc <vQueueWaitForMessageRestricted+0x40>
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074dc:	f001 fd2c 	bl	8008f38 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d106      	bne.n	80074f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	3324      	adds	r3, #36	@ 0x24
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	68b9      	ldr	r1, [r7, #8]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f000 fc95 	bl	8007e20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80074f6:	6978      	ldr	r0, [r7, #20]
 80074f8:	f7ff ff26 	bl	8007348 <prvUnlockQueue>
	}
 80074fc:	bf00      	nop
 80074fe:	3718      	adds	r7, #24
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007504:	b580      	push	{r7, lr}
 8007506:	b08e      	sub	sp, #56	@ 0x38
 8007508:	af04      	add	r7, sp, #16
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	607a      	str	r2, [r7, #4]
 8007510:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007514:	2b00      	cmp	r3, #0
 8007516:	d10d      	bne.n	8007534 <xTaskCreateStatic+0x30>
	__asm volatile
 8007518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751c:	b672      	cpsid	i
 800751e:	f383 8811 	msr	BASEPRI, r3
 8007522:	f3bf 8f6f 	isb	sy
 8007526:	f3bf 8f4f 	dsb	sy
 800752a:	b662      	cpsie	i
 800752c:	623b      	str	r3, [r7, #32]
}
 800752e:	bf00      	nop
 8007530:	bf00      	nop
 8007532:	e7fd      	b.n	8007530 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8007534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007536:	2b00      	cmp	r3, #0
 8007538:	d10d      	bne.n	8007556 <xTaskCreateStatic+0x52>
	__asm volatile
 800753a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800753e:	b672      	cpsid	i
 8007540:	f383 8811 	msr	BASEPRI, r3
 8007544:	f3bf 8f6f 	isb	sy
 8007548:	f3bf 8f4f 	dsb	sy
 800754c:	b662      	cpsie	i
 800754e:	61fb      	str	r3, [r7, #28]
}
 8007550:	bf00      	nop
 8007552:	bf00      	nop
 8007554:	e7fd      	b.n	8007552 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007556:	23a8      	movs	r3, #168	@ 0xa8
 8007558:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	2ba8      	cmp	r3, #168	@ 0xa8
 800755e:	d00d      	beq.n	800757c <xTaskCreateStatic+0x78>
	__asm volatile
 8007560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007564:	b672      	cpsid	i
 8007566:	f383 8811 	msr	BASEPRI, r3
 800756a:	f3bf 8f6f 	isb	sy
 800756e:	f3bf 8f4f 	dsb	sy
 8007572:	b662      	cpsie	i
 8007574:	61bb      	str	r3, [r7, #24]
}
 8007576:	bf00      	nop
 8007578:	bf00      	nop
 800757a:	e7fd      	b.n	8007578 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800757c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800757e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007580:	2b00      	cmp	r3, #0
 8007582:	d01e      	beq.n	80075c2 <xTaskCreateStatic+0xbe>
 8007584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007586:	2b00      	cmp	r3, #0
 8007588:	d01b      	beq.n	80075c2 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800758a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800758c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800758e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007590:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007592:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007596:	2202      	movs	r2, #2
 8007598:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800759c:	2300      	movs	r3, #0
 800759e:	9303      	str	r3, [sp, #12]
 80075a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a2:	9302      	str	r3, [sp, #8]
 80075a4:	f107 0314 	add.w	r3, r7, #20
 80075a8:	9301      	str	r3, [sp, #4]
 80075aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	68b9      	ldr	r1, [r7, #8]
 80075b4:	68f8      	ldr	r0, [r7, #12]
 80075b6:	f000 f851 	bl	800765c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80075bc:	f000 f8f8 	bl	80077b0 <prvAddNewTaskToReadyList>
 80075c0:	e001      	b.n	80075c6 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80075c2:	2300      	movs	r3, #0
 80075c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80075c6:	697b      	ldr	r3, [r7, #20]
	}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3728      	adds	r7, #40	@ 0x28
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b08c      	sub	sp, #48	@ 0x30
 80075d4:	af04      	add	r7, sp, #16
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	603b      	str	r3, [r7, #0]
 80075dc:	4613      	mov	r3, r2
 80075de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80075e0:	88fb      	ldrh	r3, [r7, #6]
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4618      	mov	r0, r3
 80075e6:	f001 fd9f 	bl	8009128 <pvPortMalloc>
 80075ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d00e      	beq.n	8007610 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80075f2:	20a8      	movs	r0, #168	@ 0xa8
 80075f4:	f001 fd98 	bl	8009128 <pvPortMalloc>
 80075f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d003      	beq.n	8007608 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	631a      	str	r2, [r3, #48]	@ 0x30
 8007606:	e005      	b.n	8007614 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007608:	6978      	ldr	r0, [r7, #20]
 800760a:	f001 fe5b 	bl	80092c4 <vPortFree>
 800760e:	e001      	b.n	8007614 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007610:	2300      	movs	r3, #0
 8007612:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d017      	beq.n	800764a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007622:	88fa      	ldrh	r2, [r7, #6]
 8007624:	2300      	movs	r3, #0
 8007626:	9303      	str	r3, [sp, #12]
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	9302      	str	r3, [sp, #8]
 800762c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800762e:	9301      	str	r3, [sp, #4]
 8007630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007632:	9300      	str	r3, [sp, #0]
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	68b9      	ldr	r1, [r7, #8]
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f000 f80f 	bl	800765c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800763e:	69f8      	ldr	r0, [r7, #28]
 8007640:	f000 f8b6 	bl	80077b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007644:	2301      	movs	r3, #1
 8007646:	61bb      	str	r3, [r7, #24]
 8007648:	e002      	b.n	8007650 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800764a:	f04f 33ff 	mov.w	r3, #4294967295
 800764e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007650:	69bb      	ldr	r3, [r7, #24]
	}
 8007652:	4618      	mov	r0, r3
 8007654:	3720      	adds	r7, #32
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
	...

0800765c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b088      	sub	sp, #32
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
 8007668:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800766a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	461a      	mov	r2, r3
 8007674:	21a5      	movs	r1, #165	@ 0xa5
 8007676:	f001 ff41 	bl	80094fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800767a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800767e:	6879      	ldr	r1, [r7, #4]
 8007680:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007684:	440b      	add	r3, r1
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	4413      	add	r3, r2
 800768a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	f023 0307 	bic.w	r3, r3, #7
 8007692:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007694:	69bb      	ldr	r3, [r7, #24]
 8007696:	f003 0307 	and.w	r3, r3, #7
 800769a:	2b00      	cmp	r3, #0
 800769c:	d00d      	beq.n	80076ba <prvInitialiseNewTask+0x5e>
	__asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a2:	b672      	cpsid	i
 80076a4:	f383 8811 	msr	BASEPRI, r3
 80076a8:	f3bf 8f6f 	isb	sy
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	b662      	cpsie	i
 80076b2:	617b      	str	r3, [r7, #20]
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop
 80076b8:	e7fd      	b.n	80076b6 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d01f      	beq.n	8007700 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80076c0:	2300      	movs	r3, #0
 80076c2:	61fb      	str	r3, [r7, #28]
 80076c4:	e012      	b.n	80076ec <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80076c6:	68ba      	ldr	r2, [r7, #8]
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	4413      	add	r3, r2
 80076cc:	7819      	ldrb	r1, [r3, #0]
 80076ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	4413      	add	r3, r2
 80076d4:	3334      	adds	r3, #52	@ 0x34
 80076d6:	460a      	mov	r2, r1
 80076d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	4413      	add	r3, r2
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d006      	beq.n	80076f4 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	3301      	adds	r3, #1
 80076ea:	61fb      	str	r3, [r7, #28]
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	2b0f      	cmp	r3, #15
 80076f0:	d9e9      	bls.n	80076c6 <prvInitialiseNewTask+0x6a>
 80076f2:	e000      	b.n	80076f6 <prvInitialiseNewTask+0x9a>
			{
				break;
 80076f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80076f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f8:	2200      	movs	r2, #0
 80076fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076fe:	e003      	b.n	8007708 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770a:	2b37      	cmp	r3, #55	@ 0x37
 800770c:	d901      	bls.n	8007712 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800770e:	2337      	movs	r3, #55	@ 0x37
 8007710:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007714:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007716:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800771c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800771e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007720:	2200      	movs	r2, #0
 8007722:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007726:	3304      	adds	r3, #4
 8007728:	4618      	mov	r0, r3
 800772a:	f7ff f93d 	bl	80069a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800772e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007730:	3318      	adds	r3, #24
 8007732:	4618      	mov	r0, r3
 8007734:	f7ff f938 	bl	80069a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800773c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800773e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007740:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007746:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800774c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800774e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007750:	2200      	movs	r2, #0
 8007752:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007758:	2200      	movs	r2, #0
 800775a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800775e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007760:	3354      	adds	r3, #84	@ 0x54
 8007762:	224c      	movs	r2, #76	@ 0x4c
 8007764:	2100      	movs	r1, #0
 8007766:	4618      	mov	r0, r3
 8007768:	f001 fec8 	bl	80094fc <memset>
 800776c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800776e:	4a0d      	ldr	r2, [pc, #52]	@ (80077a4 <prvInitialiseNewTask+0x148>)
 8007770:	659a      	str	r2, [r3, #88]	@ 0x58
 8007772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007774:	4a0c      	ldr	r2, [pc, #48]	@ (80077a8 <prvInitialiseNewTask+0x14c>)
 8007776:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777a:	4a0c      	ldr	r2, [pc, #48]	@ (80077ac <prvInitialiseNewTask+0x150>)
 800777c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800777e:	683a      	ldr	r2, [r7, #0]
 8007780:	68f9      	ldr	r1, [r7, #12]
 8007782:	69b8      	ldr	r0, [r7, #24]
 8007784:	f001 fa96 	bl	8008cb4 <pxPortInitialiseStack>
 8007788:	4602      	mov	r2, r0
 800778a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800778e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007790:	2b00      	cmp	r3, #0
 8007792:	d002      	beq.n	800779a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007798:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800779a:	bf00      	nop
 800779c:	3720      	adds	r7, #32
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20005e20 	.word	0x20005e20
 80077a8:	20005e88 	.word	0x20005e88
 80077ac:	20005ef0 	.word	0x20005ef0

080077b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80077b8:	f001 fb88 	bl	8008ecc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80077bc:	4b2d      	ldr	r3, [pc, #180]	@ (8007874 <prvAddNewTaskToReadyList+0xc4>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	3301      	adds	r3, #1
 80077c2:	4a2c      	ldr	r2, [pc, #176]	@ (8007874 <prvAddNewTaskToReadyList+0xc4>)
 80077c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80077c6:	4b2c      	ldr	r3, [pc, #176]	@ (8007878 <prvAddNewTaskToReadyList+0xc8>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d109      	bne.n	80077e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80077ce:	4a2a      	ldr	r2, [pc, #168]	@ (8007878 <prvAddNewTaskToReadyList+0xc8>)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80077d4:	4b27      	ldr	r3, [pc, #156]	@ (8007874 <prvAddNewTaskToReadyList+0xc4>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d110      	bne.n	80077fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80077dc:	f000 fc56 	bl	800808c <prvInitialiseTaskLists>
 80077e0:	e00d      	b.n	80077fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80077e2:	4b26      	ldr	r3, [pc, #152]	@ (800787c <prvAddNewTaskToReadyList+0xcc>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d109      	bne.n	80077fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80077ea:	4b23      	ldr	r3, [pc, #140]	@ (8007878 <prvAddNewTaskToReadyList+0xc8>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d802      	bhi.n	80077fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80077f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007878 <prvAddNewTaskToReadyList+0xc8>)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80077fe:	4b20      	ldr	r3, [pc, #128]	@ (8007880 <prvAddNewTaskToReadyList+0xd0>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3301      	adds	r3, #1
 8007804:	4a1e      	ldr	r2, [pc, #120]	@ (8007880 <prvAddNewTaskToReadyList+0xd0>)
 8007806:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007808:	4b1d      	ldr	r3, [pc, #116]	@ (8007880 <prvAddNewTaskToReadyList+0xd0>)
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007814:	4b1b      	ldr	r3, [pc, #108]	@ (8007884 <prvAddNewTaskToReadyList+0xd4>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	429a      	cmp	r2, r3
 800781a:	d903      	bls.n	8007824 <prvAddNewTaskToReadyList+0x74>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007820:	4a18      	ldr	r2, [pc, #96]	@ (8007884 <prvAddNewTaskToReadyList+0xd4>)
 8007822:	6013      	str	r3, [r2, #0]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007828:	4613      	mov	r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	4413      	add	r3, r2
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	4a15      	ldr	r2, [pc, #84]	@ (8007888 <prvAddNewTaskToReadyList+0xd8>)
 8007832:	441a      	add	r2, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3304      	adds	r3, #4
 8007838:	4619      	mov	r1, r3
 800783a:	4610      	mov	r0, r2
 800783c:	f7ff f8c1 	bl	80069c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007840:	f001 fb7a 	bl	8008f38 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007844:	4b0d      	ldr	r3, [pc, #52]	@ (800787c <prvAddNewTaskToReadyList+0xcc>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d00e      	beq.n	800786a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800784c:	4b0a      	ldr	r3, [pc, #40]	@ (8007878 <prvAddNewTaskToReadyList+0xc8>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007856:	429a      	cmp	r2, r3
 8007858:	d207      	bcs.n	800786a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800785a:	4b0c      	ldr	r3, [pc, #48]	@ (800788c <prvAddNewTaskToReadyList+0xdc>)
 800785c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007860:	601a      	str	r2, [r3, #0]
 8007862:	f3bf 8f4f 	dsb	sy
 8007866:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800786a:	bf00      	nop
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	200020a8 	.word	0x200020a8
 8007878:	20001bd4 	.word	0x20001bd4
 800787c:	200020b4 	.word	0x200020b4
 8007880:	200020c4 	.word	0x200020c4
 8007884:	200020b0 	.word	0x200020b0
 8007888:	20001bd8 	.word	0x20001bd8
 800788c:	e000ed04 	.word	0xe000ed04

08007890 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007898:	2300      	movs	r3, #0
 800789a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d01a      	beq.n	80078d8 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80078a2:	4b15      	ldr	r3, [pc, #84]	@ (80078f8 <vTaskDelay+0x68>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00d      	beq.n	80078c6 <vTaskDelay+0x36>
	__asm volatile
 80078aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ae:	b672      	cpsid	i
 80078b0:	f383 8811 	msr	BASEPRI, r3
 80078b4:	f3bf 8f6f 	isb	sy
 80078b8:	f3bf 8f4f 	dsb	sy
 80078bc:	b662      	cpsie	i
 80078be:	60bb      	str	r3, [r7, #8]
}
 80078c0:	bf00      	nop
 80078c2:	bf00      	nop
 80078c4:	e7fd      	b.n	80078c2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80078c6:	f000 f88f 	bl	80079e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80078ca:	2100      	movs	r1, #0
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 fd6d 	bl	80083ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80078d2:	f000 f897 	bl	8007a04 <xTaskResumeAll>
 80078d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d107      	bne.n	80078ee <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80078de:	4b07      	ldr	r3, [pc, #28]	@ (80078fc <vTaskDelay+0x6c>)
 80078e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	f3bf 8f4f 	dsb	sy
 80078ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80078ee:	bf00      	nop
 80078f0:	3710      	adds	r7, #16
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	200020d0 	.word	0x200020d0
 80078fc:	e000ed04 	.word	0xe000ed04

08007900 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b08a      	sub	sp, #40	@ 0x28
 8007904:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007906:	2300      	movs	r3, #0
 8007908:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800790a:	2300      	movs	r3, #0
 800790c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800790e:	463a      	mov	r2, r7
 8007910:	1d39      	adds	r1, r7, #4
 8007912:	f107 0308 	add.w	r3, r7, #8
 8007916:	4618      	mov	r0, r3
 8007918:	f7fe fff2 	bl	8006900 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800791c:	6839      	ldr	r1, [r7, #0]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	9202      	str	r2, [sp, #8]
 8007924:	9301      	str	r3, [sp, #4]
 8007926:	2300      	movs	r3, #0
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	2300      	movs	r3, #0
 800792c:	460a      	mov	r2, r1
 800792e:	4926      	ldr	r1, [pc, #152]	@ (80079c8 <vTaskStartScheduler+0xc8>)
 8007930:	4826      	ldr	r0, [pc, #152]	@ (80079cc <vTaskStartScheduler+0xcc>)
 8007932:	f7ff fde7 	bl	8007504 <xTaskCreateStatic>
 8007936:	4603      	mov	r3, r0
 8007938:	4a25      	ldr	r2, [pc, #148]	@ (80079d0 <vTaskStartScheduler+0xd0>)
 800793a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800793c:	4b24      	ldr	r3, [pc, #144]	@ (80079d0 <vTaskStartScheduler+0xd0>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d002      	beq.n	800794a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007944:	2301      	movs	r3, #1
 8007946:	617b      	str	r3, [r7, #20]
 8007948:	e001      	b.n	800794e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800794a:	2300      	movs	r3, #0
 800794c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	2b01      	cmp	r3, #1
 8007952:	d102      	bne.n	800795a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007954:	f000 fd7e 	bl	8008454 <xTimerCreateTimerTask>
 8007958:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d11d      	bne.n	800799c <vTaskStartScheduler+0x9c>
	__asm volatile
 8007960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007964:	b672      	cpsid	i
 8007966:	f383 8811 	msr	BASEPRI, r3
 800796a:	f3bf 8f6f 	isb	sy
 800796e:	f3bf 8f4f 	dsb	sy
 8007972:	b662      	cpsie	i
 8007974:	613b      	str	r3, [r7, #16]
}
 8007976:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007978:	4b16      	ldr	r3, [pc, #88]	@ (80079d4 <vTaskStartScheduler+0xd4>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	3354      	adds	r3, #84	@ 0x54
 800797e:	4a16      	ldr	r2, [pc, #88]	@ (80079d8 <vTaskStartScheduler+0xd8>)
 8007980:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007982:	4b16      	ldr	r3, [pc, #88]	@ (80079dc <vTaskStartScheduler+0xdc>)
 8007984:	f04f 32ff 	mov.w	r2, #4294967295
 8007988:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800798a:	4b15      	ldr	r3, [pc, #84]	@ (80079e0 <vTaskStartScheduler+0xe0>)
 800798c:	2201      	movs	r2, #1
 800798e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007990:	4b14      	ldr	r3, [pc, #80]	@ (80079e4 <vTaskStartScheduler+0xe4>)
 8007992:	2200      	movs	r2, #0
 8007994:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007996:	f001 fa1b 	bl	8008dd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800799a:	e011      	b.n	80079c0 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a2:	d10d      	bne.n	80079c0 <vTaskStartScheduler+0xc0>
	__asm volatile
 80079a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a8:	b672      	cpsid	i
 80079aa:	f383 8811 	msr	BASEPRI, r3
 80079ae:	f3bf 8f6f 	isb	sy
 80079b2:	f3bf 8f4f 	dsb	sy
 80079b6:	b662      	cpsie	i
 80079b8:	60fb      	str	r3, [r7, #12]
}
 80079ba:	bf00      	nop
 80079bc:	bf00      	nop
 80079be:	e7fd      	b.n	80079bc <vTaskStartScheduler+0xbc>
}
 80079c0:	bf00      	nop
 80079c2:	3718      	adds	r7, #24
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	08009790 	.word	0x08009790
 80079cc:	0800805d 	.word	0x0800805d
 80079d0:	200020cc 	.word	0x200020cc
 80079d4:	20001bd4 	.word	0x20001bd4
 80079d8:	20000010 	.word	0x20000010
 80079dc:	200020c8 	.word	0x200020c8
 80079e0:	200020b4 	.word	0x200020b4
 80079e4:	200020ac 	.word	0x200020ac

080079e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80079e8:	b480      	push	{r7}
 80079ea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80079ec:	4b04      	ldr	r3, [pc, #16]	@ (8007a00 <vTaskSuspendAll+0x18>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	3301      	adds	r3, #1
 80079f2:	4a03      	ldr	r2, [pc, #12]	@ (8007a00 <vTaskSuspendAll+0x18>)
 80079f4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80079f6:	bf00      	nop
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr
 8007a00:	200020d0 	.word	0x200020d0

08007a04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a12:	4b43      	ldr	r3, [pc, #268]	@ (8007b20 <xTaskResumeAll+0x11c>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10d      	bne.n	8007a36 <xTaskResumeAll+0x32>
	__asm volatile
 8007a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1e:	b672      	cpsid	i
 8007a20:	f383 8811 	msr	BASEPRI, r3
 8007a24:	f3bf 8f6f 	isb	sy
 8007a28:	f3bf 8f4f 	dsb	sy
 8007a2c:	b662      	cpsie	i
 8007a2e:	603b      	str	r3, [r7, #0]
}
 8007a30:	bf00      	nop
 8007a32:	bf00      	nop
 8007a34:	e7fd      	b.n	8007a32 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a36:	f001 fa49 	bl	8008ecc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a3a:	4b39      	ldr	r3, [pc, #228]	@ (8007b20 <xTaskResumeAll+0x11c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	3b01      	subs	r3, #1
 8007a40:	4a37      	ldr	r2, [pc, #220]	@ (8007b20 <xTaskResumeAll+0x11c>)
 8007a42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a44:	4b36      	ldr	r3, [pc, #216]	@ (8007b20 <xTaskResumeAll+0x11c>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d162      	bne.n	8007b12 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007a4c:	4b35      	ldr	r3, [pc, #212]	@ (8007b24 <xTaskResumeAll+0x120>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d05e      	beq.n	8007b12 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a54:	e02f      	b.n	8007ab6 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a56:	4b34      	ldr	r3, [pc, #208]	@ (8007b28 <xTaskResumeAll+0x124>)
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	3318      	adds	r3, #24
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff f80a 	bl	8006a7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	3304      	adds	r3, #4
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f7ff f805 	bl	8006a7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a76:	4b2d      	ldr	r3, [pc, #180]	@ (8007b2c <xTaskResumeAll+0x128>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d903      	bls.n	8007a86 <xTaskResumeAll+0x82>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a82:	4a2a      	ldr	r2, [pc, #168]	@ (8007b2c <xTaskResumeAll+0x128>)
 8007a84:	6013      	str	r3, [r2, #0]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4413      	add	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	4a27      	ldr	r2, [pc, #156]	@ (8007b30 <xTaskResumeAll+0x12c>)
 8007a94:	441a      	add	r2, r3
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	3304      	adds	r3, #4
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	4610      	mov	r0, r2
 8007a9e:	f7fe ff90 	bl	80069c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aa6:	4b23      	ldr	r3, [pc, #140]	@ (8007b34 <xTaskResumeAll+0x130>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d302      	bcc.n	8007ab6 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8007ab0:	4b21      	ldr	r3, [pc, #132]	@ (8007b38 <xTaskResumeAll+0x134>)
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8007b28 <xTaskResumeAll+0x124>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1cb      	bne.n	8007a56 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d001      	beq.n	8007ac8 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007ac4:	f000 fbc0 	bl	8008248 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8007b3c <xTaskResumeAll+0x138>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d010      	beq.n	8007af6 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007ad4:	f000 f858 	bl	8007b88 <xTaskIncrementTick>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d002      	beq.n	8007ae4 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8007ade:	4b16      	ldr	r3, [pc, #88]	@ (8007b38 <xTaskResumeAll+0x134>)
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1f1      	bne.n	8007ad4 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8007af0:	4b12      	ldr	r3, [pc, #72]	@ (8007b3c <xTaskResumeAll+0x138>)
 8007af2:	2200      	movs	r2, #0
 8007af4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007af6:	4b10      	ldr	r3, [pc, #64]	@ (8007b38 <xTaskResumeAll+0x134>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d009      	beq.n	8007b12 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007afe:	2301      	movs	r3, #1
 8007b00:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007b02:	4b0f      	ldr	r3, [pc, #60]	@ (8007b40 <xTaskResumeAll+0x13c>)
 8007b04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b08:	601a      	str	r2, [r3, #0]
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b12:	f001 fa11 	bl	8008f38 <vPortExitCritical>

	return xAlreadyYielded;
 8007b16:	68bb      	ldr	r3, [r7, #8]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	200020d0 	.word	0x200020d0
 8007b24:	200020a8 	.word	0x200020a8
 8007b28:	20002068 	.word	0x20002068
 8007b2c:	200020b0 	.word	0x200020b0
 8007b30:	20001bd8 	.word	0x20001bd8
 8007b34:	20001bd4 	.word	0x20001bd4
 8007b38:	200020bc 	.word	0x200020bc
 8007b3c:	200020b8 	.word	0x200020b8
 8007b40:	e000ed04 	.word	0xe000ed04

08007b44 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007b4a:	4b05      	ldr	r3, [pc, #20]	@ (8007b60 <xTaskGetTickCount+0x1c>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007b50:	687b      	ldr	r3, [r7, #4]
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	370c      	adds	r7, #12
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	200020ac 	.word	0x200020ac

08007b64 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b082      	sub	sp, #8
 8007b68:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b6a:	f001 fa97 	bl	800909c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007b6e:	2300      	movs	r3, #0
 8007b70:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007b72:	4b04      	ldr	r3, [pc, #16]	@ (8007b84 <xTaskGetTickCountFromISR+0x20>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007b78:	683b      	ldr	r3, [r7, #0]
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3708      	adds	r7, #8
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}
 8007b82:	bf00      	nop
 8007b84:	200020ac 	.word	0x200020ac

08007b88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b086      	sub	sp, #24
 8007b8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b92:	4b50      	ldr	r3, [pc, #320]	@ (8007cd4 <xTaskIncrementTick+0x14c>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	f040 808c 	bne.w	8007cb4 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007b9c:	4b4e      	ldr	r3, [pc, #312]	@ (8007cd8 <xTaskIncrementTick+0x150>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ba4:	4a4c      	ldr	r2, [pc, #304]	@ (8007cd8 <xTaskIncrementTick+0x150>)
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d123      	bne.n	8007bf8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007bb0:	4b4a      	ldr	r3, [pc, #296]	@ (8007cdc <xTaskIncrementTick+0x154>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00d      	beq.n	8007bd6 <xTaskIncrementTick+0x4e>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bbe:	b672      	cpsid	i
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	b662      	cpsie	i
 8007bce:	603b      	str	r3, [r7, #0]
}
 8007bd0:	bf00      	nop
 8007bd2:	bf00      	nop
 8007bd4:	e7fd      	b.n	8007bd2 <xTaskIncrementTick+0x4a>
 8007bd6:	4b41      	ldr	r3, [pc, #260]	@ (8007cdc <xTaskIncrementTick+0x154>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	60fb      	str	r3, [r7, #12]
 8007bdc:	4b40      	ldr	r3, [pc, #256]	@ (8007ce0 <xTaskIncrementTick+0x158>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a3e      	ldr	r2, [pc, #248]	@ (8007cdc <xTaskIncrementTick+0x154>)
 8007be2:	6013      	str	r3, [r2, #0]
 8007be4:	4a3e      	ldr	r2, [pc, #248]	@ (8007ce0 <xTaskIncrementTick+0x158>)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6013      	str	r3, [r2, #0]
 8007bea:	4b3e      	ldr	r3, [pc, #248]	@ (8007ce4 <xTaskIncrementTick+0x15c>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	4a3c      	ldr	r2, [pc, #240]	@ (8007ce4 <xTaskIncrementTick+0x15c>)
 8007bf2:	6013      	str	r3, [r2, #0]
 8007bf4:	f000 fb28 	bl	8008248 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007bf8:	4b3b      	ldr	r3, [pc, #236]	@ (8007ce8 <xTaskIncrementTick+0x160>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d349      	bcc.n	8007c96 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c02:	4b36      	ldr	r3, [pc, #216]	@ (8007cdc <xTaskIncrementTick+0x154>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d104      	bne.n	8007c16 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c0c:	4b36      	ldr	r3, [pc, #216]	@ (8007ce8 <xTaskIncrementTick+0x160>)
 8007c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c12:	601a      	str	r2, [r3, #0]
					break;
 8007c14:	e03f      	b.n	8007c96 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c16:	4b31      	ldr	r3, [pc, #196]	@ (8007cdc <xTaskIncrementTick+0x154>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	68db      	ldr	r3, [r3, #12]
 8007c1e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c26:	693a      	ldr	r2, [r7, #16]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d203      	bcs.n	8007c36 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007c2e:	4a2e      	ldr	r2, [pc, #184]	@ (8007ce8 <xTaskIncrementTick+0x160>)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007c34:	e02f      	b.n	8007c96 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	3304      	adds	r3, #4
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f7fe ff1e 	bl	8006a7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d004      	beq.n	8007c52 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	3318      	adds	r3, #24
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7fe ff15 	bl	8006a7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c56:	4b25      	ldr	r3, [pc, #148]	@ (8007cec <xTaskIncrementTick+0x164>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d903      	bls.n	8007c66 <xTaskIncrementTick+0xde>
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c62:	4a22      	ldr	r2, [pc, #136]	@ (8007cec <xTaskIncrementTick+0x164>)
 8007c64:	6013      	str	r3, [r2, #0]
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4413      	add	r3, r2
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	4a1f      	ldr	r2, [pc, #124]	@ (8007cf0 <xTaskIncrementTick+0x168>)
 8007c74:	441a      	add	r2, r3
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	3304      	adds	r3, #4
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	4610      	mov	r0, r2
 8007c7e:	f7fe fea0 	bl	80069c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c86:	4b1b      	ldr	r3, [pc, #108]	@ (8007cf4 <xTaskIncrementTick+0x16c>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d3b8      	bcc.n	8007c02 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007c90:	2301      	movs	r3, #1
 8007c92:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c94:	e7b5      	b.n	8007c02 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007c96:	4b17      	ldr	r3, [pc, #92]	@ (8007cf4 <xTaskIncrementTick+0x16c>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c9c:	4914      	ldr	r1, [pc, #80]	@ (8007cf0 <xTaskIncrementTick+0x168>)
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	440b      	add	r3, r1
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d907      	bls.n	8007cbe <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	617b      	str	r3, [r7, #20]
 8007cb2:	e004      	b.n	8007cbe <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007cb4:	4b10      	ldr	r3, [pc, #64]	@ (8007cf8 <xTaskIncrementTick+0x170>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	3301      	adds	r3, #1
 8007cba:	4a0f      	ldr	r2, [pc, #60]	@ (8007cf8 <xTaskIncrementTick+0x170>)
 8007cbc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8007cfc <xTaskIncrementTick+0x174>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d001      	beq.n	8007cca <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007cca:	697b      	ldr	r3, [r7, #20]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3718      	adds	r7, #24
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}
 8007cd4:	200020d0 	.word	0x200020d0
 8007cd8:	200020ac 	.word	0x200020ac
 8007cdc:	20002060 	.word	0x20002060
 8007ce0:	20002064 	.word	0x20002064
 8007ce4:	200020c0 	.word	0x200020c0
 8007ce8:	200020c8 	.word	0x200020c8
 8007cec:	200020b0 	.word	0x200020b0
 8007cf0:	20001bd8 	.word	0x20001bd8
 8007cf4:	20001bd4 	.word	0x20001bd4
 8007cf8:	200020b8 	.word	0x200020b8
 8007cfc:	200020bc 	.word	0x200020bc

08007d00 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d00:	b480      	push	{r7}
 8007d02:	b085      	sub	sp, #20
 8007d04:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d06:	4b2c      	ldr	r3, [pc, #176]	@ (8007db8 <vTaskSwitchContext+0xb8>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d003      	beq.n	8007d16 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8007dbc <vTaskSwitchContext+0xbc>)
 8007d10:	2201      	movs	r2, #1
 8007d12:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d14:	e049      	b.n	8007daa <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 8007d16:	4b29      	ldr	r3, [pc, #164]	@ (8007dbc <vTaskSwitchContext+0xbc>)
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d1c:	4b28      	ldr	r3, [pc, #160]	@ (8007dc0 <vTaskSwitchContext+0xc0>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	60fb      	str	r3, [r7, #12]
 8007d22:	e013      	b.n	8007d4c <vTaskSwitchContext+0x4c>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10d      	bne.n	8007d46 <vTaskSwitchContext+0x46>
	__asm volatile
 8007d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2e:	b672      	cpsid	i
 8007d30:	f383 8811 	msr	BASEPRI, r3
 8007d34:	f3bf 8f6f 	isb	sy
 8007d38:	f3bf 8f4f 	dsb	sy
 8007d3c:	b662      	cpsie	i
 8007d3e:	607b      	str	r3, [r7, #4]
}
 8007d40:	bf00      	nop
 8007d42:	bf00      	nop
 8007d44:	e7fd      	b.n	8007d42 <vTaskSwitchContext+0x42>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	60fb      	str	r3, [r7, #12]
 8007d4c:	491d      	ldr	r1, [pc, #116]	@ (8007dc4 <vTaskSwitchContext+0xc4>)
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	4613      	mov	r3, r2
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	4413      	add	r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	440b      	add	r3, r1
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d0e1      	beq.n	8007d24 <vTaskSwitchContext+0x24>
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	4613      	mov	r3, r2
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	4413      	add	r3, r2
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	4a16      	ldr	r2, [pc, #88]	@ (8007dc4 <vTaskSwitchContext+0xc4>)
 8007d6c:	4413      	add	r3, r2
 8007d6e:	60bb      	str	r3, [r7, #8]
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	685a      	ldr	r2, [r3, #4]
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	605a      	str	r2, [r3, #4]
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	685a      	ldr	r2, [r3, #4]
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	3308      	adds	r3, #8
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d104      	bne.n	8007d90 <vTaskSwitchContext+0x90>
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	685a      	ldr	r2, [r3, #4]
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	605a      	str	r2, [r3, #4]
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	68db      	ldr	r3, [r3, #12]
 8007d96:	4a0c      	ldr	r2, [pc, #48]	@ (8007dc8 <vTaskSwitchContext+0xc8>)
 8007d98:	6013      	str	r3, [r2, #0]
 8007d9a:	4a09      	ldr	r2, [pc, #36]	@ (8007dc0 <vTaskSwitchContext+0xc0>)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007da0:	4b09      	ldr	r3, [pc, #36]	@ (8007dc8 <vTaskSwitchContext+0xc8>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	3354      	adds	r3, #84	@ 0x54
 8007da6:	4a09      	ldr	r2, [pc, #36]	@ (8007dcc <vTaskSwitchContext+0xcc>)
 8007da8:	6013      	str	r3, [r2, #0]
}
 8007daa:	bf00      	nop
 8007dac:	3714      	adds	r7, #20
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	200020d0 	.word	0x200020d0
 8007dbc:	200020bc 	.word	0x200020bc
 8007dc0:	200020b0 	.word	0x200020b0
 8007dc4:	20001bd8 	.word	0x20001bd8
 8007dc8:	20001bd4 	.word	0x20001bd4
 8007dcc:	20000010 	.word	0x20000010

08007dd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d10d      	bne.n	8007dfc <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8007de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de4:	b672      	cpsid	i
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	b662      	cpsie	i
 8007df4:	60fb      	str	r3, [r7, #12]
}
 8007df6:	bf00      	nop
 8007df8:	bf00      	nop
 8007dfa:	e7fd      	b.n	8007df8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007dfc:	4b07      	ldr	r3, [pc, #28]	@ (8007e1c <vTaskPlaceOnEventList+0x4c>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3318      	adds	r3, #24
 8007e02:	4619      	mov	r1, r3
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7fe fe00 	bl	8006a0a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e0a:	2101      	movs	r1, #1
 8007e0c:	6838      	ldr	r0, [r7, #0]
 8007e0e:	f000 facd 	bl	80083ac <prvAddCurrentTaskToDelayedList>
}
 8007e12:	bf00      	nop
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	20001bd4 	.word	0x20001bd4

08007e20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b086      	sub	sp, #24
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10d      	bne.n	8007e4e <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e36:	b672      	cpsid	i
 8007e38:	f383 8811 	msr	BASEPRI, r3
 8007e3c:	f3bf 8f6f 	isb	sy
 8007e40:	f3bf 8f4f 	dsb	sy
 8007e44:	b662      	cpsie	i
 8007e46:	617b      	str	r3, [r7, #20]
}
 8007e48:	bf00      	nop
 8007e4a:	bf00      	nop
 8007e4c:	e7fd      	b.n	8007e4a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8007e78 <vTaskPlaceOnEventListRestricted+0x58>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	3318      	adds	r3, #24
 8007e54:	4619      	mov	r1, r3
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f7fe fdb3 	bl	80069c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d002      	beq.n	8007e68 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 8007e62:	f04f 33ff 	mov.w	r3, #4294967295
 8007e66:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007e68:	6879      	ldr	r1, [r7, #4]
 8007e6a:	68b8      	ldr	r0, [r7, #8]
 8007e6c:	f000 fa9e 	bl	80083ac <prvAddCurrentTaskToDelayedList>
	}
 8007e70:	bf00      	nop
 8007e72:	3718      	adds	r7, #24
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}
 8007e78:	20001bd4 	.word	0x20001bd4

08007e7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b086      	sub	sp, #24
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10d      	bne.n	8007eae <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8007e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e96:	b672      	cpsid	i
 8007e98:	f383 8811 	msr	BASEPRI, r3
 8007e9c:	f3bf 8f6f 	isb	sy
 8007ea0:	f3bf 8f4f 	dsb	sy
 8007ea4:	b662      	cpsie	i
 8007ea6:	60fb      	str	r3, [r7, #12]
}
 8007ea8:	bf00      	nop
 8007eaa:	bf00      	nop
 8007eac:	e7fd      	b.n	8007eaa <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	3318      	adds	r3, #24
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f7fe fde2 	bl	8006a7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8007f30 <xTaskRemoveFromEventList+0xb4>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d11d      	bne.n	8007efc <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f7fe fdd9 	bl	8006a7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ece:	4b19      	ldr	r3, [pc, #100]	@ (8007f34 <xTaskRemoveFromEventList+0xb8>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d903      	bls.n	8007ede <xTaskRemoveFromEventList+0x62>
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eda:	4a16      	ldr	r2, [pc, #88]	@ (8007f34 <xTaskRemoveFromEventList+0xb8>)
 8007edc:	6013      	str	r3, [r2, #0]
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	4a13      	ldr	r2, [pc, #76]	@ (8007f38 <xTaskRemoveFromEventList+0xbc>)
 8007eec:	441a      	add	r2, r3
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	3304      	adds	r3, #4
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	4610      	mov	r0, r2
 8007ef6:	f7fe fd64 	bl	80069c2 <vListInsertEnd>
 8007efa:	e005      	b.n	8007f08 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	3318      	adds	r3, #24
 8007f00:	4619      	mov	r1, r3
 8007f02:	480e      	ldr	r0, [pc, #56]	@ (8007f3c <xTaskRemoveFromEventList+0xc0>)
 8007f04:	f7fe fd5d 	bl	80069c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f40 <xTaskRemoveFromEventList+0xc4>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d905      	bls.n	8007f22 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007f16:	2301      	movs	r3, #1
 8007f18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8007f44 <xTaskRemoveFromEventList+0xc8>)
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	e001      	b.n	8007f26 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 8007f22:	2300      	movs	r3, #0
 8007f24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007f26:	697b      	ldr	r3, [r7, #20]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3718      	adds	r7, #24
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	200020d0 	.word	0x200020d0
 8007f34:	200020b0 	.word	0x200020b0
 8007f38:	20001bd8 	.word	0x20001bd8
 8007f3c:	20002068 	.word	0x20002068
 8007f40:	20001bd4 	.word	0x20001bd4
 8007f44:	200020bc 	.word	0x200020bc

08007f48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007f50:	4b06      	ldr	r3, [pc, #24]	@ (8007f6c <vTaskInternalSetTimeOutState+0x24>)
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007f58:	4b05      	ldr	r3, [pc, #20]	@ (8007f70 <vTaskInternalSetTimeOutState+0x28>)
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	605a      	str	r2, [r3, #4]
}
 8007f60:	bf00      	nop
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr
 8007f6c:	200020c0 	.word	0x200020c0
 8007f70:	200020ac 	.word	0x200020ac

08007f74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b088      	sub	sp, #32
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10d      	bne.n	8007fa0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8007f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f88:	b672      	cpsid	i
 8007f8a:	f383 8811 	msr	BASEPRI, r3
 8007f8e:	f3bf 8f6f 	isb	sy
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	b662      	cpsie	i
 8007f98:	613b      	str	r3, [r7, #16]
}
 8007f9a:	bf00      	nop
 8007f9c:	bf00      	nop
 8007f9e:	e7fd      	b.n	8007f9c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d10d      	bne.n	8007fc2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8007fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007faa:	b672      	cpsid	i
 8007fac:	f383 8811 	msr	BASEPRI, r3
 8007fb0:	f3bf 8f6f 	isb	sy
 8007fb4:	f3bf 8f4f 	dsb	sy
 8007fb8:	b662      	cpsie	i
 8007fba:	60fb      	str	r3, [r7, #12]
}
 8007fbc:	bf00      	nop
 8007fbe:	bf00      	nop
 8007fc0:	e7fd      	b.n	8007fbe <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8007fc2:	f000 ff83 	bl	8008ecc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800803c <xTaskCheckForTimeOut+0xc8>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	69ba      	ldr	r2, [r7, #24]
 8007fd2:	1ad3      	subs	r3, r2, r3
 8007fd4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fde:	d102      	bne.n	8007fe6 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	61fb      	str	r3, [r7, #28]
 8007fe4:	e023      	b.n	800802e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	4b15      	ldr	r3, [pc, #84]	@ (8008040 <xTaskCheckForTimeOut+0xcc>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d007      	beq.n	8008002 <xTaskCheckForTimeOut+0x8e>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	69ba      	ldr	r2, [r7, #24]
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d302      	bcc.n	8008002 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	61fb      	str	r3, [r7, #28]
 8008000:	e015      	b.n	800802e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	697a      	ldr	r2, [r7, #20]
 8008008:	429a      	cmp	r2, r3
 800800a:	d20b      	bcs.n	8008024 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	1ad2      	subs	r2, r2, r3
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f7ff ff95 	bl	8007f48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800801e:	2300      	movs	r3, #0
 8008020:	61fb      	str	r3, [r7, #28]
 8008022:	e004      	b.n	800802e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2200      	movs	r2, #0
 8008028:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800802a:	2301      	movs	r3, #1
 800802c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800802e:	f000 ff83 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 8008032:	69fb      	ldr	r3, [r7, #28]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3720      	adds	r7, #32
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	200020ac 	.word	0x200020ac
 8008040:	200020c0 	.word	0x200020c0

08008044 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008044:	b480      	push	{r7}
 8008046:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008048:	4b03      	ldr	r3, [pc, #12]	@ (8008058 <vTaskMissedYield+0x14>)
 800804a:	2201      	movs	r2, #1
 800804c:	601a      	str	r2, [r3, #0]
}
 800804e:	bf00      	nop
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr
 8008058:	200020bc 	.word	0x200020bc

0800805c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b082      	sub	sp, #8
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008064:	f000 f852 	bl	800810c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008068:	4b06      	ldr	r3, [pc, #24]	@ (8008084 <prvIdleTask+0x28>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2b01      	cmp	r3, #1
 800806e:	d9f9      	bls.n	8008064 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008070:	4b05      	ldr	r3, [pc, #20]	@ (8008088 <prvIdleTask+0x2c>)
 8008072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008076:	601a      	str	r2, [r3, #0]
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008080:	e7f0      	b.n	8008064 <prvIdleTask+0x8>
 8008082:	bf00      	nop
 8008084:	20001bd8 	.word	0x20001bd8
 8008088:	e000ed04 	.word	0xe000ed04

0800808c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008092:	2300      	movs	r3, #0
 8008094:	607b      	str	r3, [r7, #4]
 8008096:	e00c      	b.n	80080b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	4613      	mov	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	4a12      	ldr	r2, [pc, #72]	@ (80080ec <prvInitialiseTaskLists+0x60>)
 80080a4:	4413      	add	r3, r2
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7fe fc5e 	bl	8006968 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	3301      	adds	r3, #1
 80080b0:	607b      	str	r3, [r7, #4]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b37      	cmp	r3, #55	@ 0x37
 80080b6:	d9ef      	bls.n	8008098 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80080b8:	480d      	ldr	r0, [pc, #52]	@ (80080f0 <prvInitialiseTaskLists+0x64>)
 80080ba:	f7fe fc55 	bl	8006968 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80080be:	480d      	ldr	r0, [pc, #52]	@ (80080f4 <prvInitialiseTaskLists+0x68>)
 80080c0:	f7fe fc52 	bl	8006968 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80080c4:	480c      	ldr	r0, [pc, #48]	@ (80080f8 <prvInitialiseTaskLists+0x6c>)
 80080c6:	f7fe fc4f 	bl	8006968 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80080ca:	480c      	ldr	r0, [pc, #48]	@ (80080fc <prvInitialiseTaskLists+0x70>)
 80080cc:	f7fe fc4c 	bl	8006968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80080d0:	480b      	ldr	r0, [pc, #44]	@ (8008100 <prvInitialiseTaskLists+0x74>)
 80080d2:	f7fe fc49 	bl	8006968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80080d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008104 <prvInitialiseTaskLists+0x78>)
 80080d8:	4a05      	ldr	r2, [pc, #20]	@ (80080f0 <prvInitialiseTaskLists+0x64>)
 80080da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80080dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008108 <prvInitialiseTaskLists+0x7c>)
 80080de:	4a05      	ldr	r2, [pc, #20]	@ (80080f4 <prvInitialiseTaskLists+0x68>)
 80080e0:	601a      	str	r2, [r3, #0]
}
 80080e2:	bf00      	nop
 80080e4:	3708      	adds	r7, #8
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	20001bd8 	.word	0x20001bd8
 80080f0:	20002038 	.word	0x20002038
 80080f4:	2000204c 	.word	0x2000204c
 80080f8:	20002068 	.word	0x20002068
 80080fc:	2000207c 	.word	0x2000207c
 8008100:	20002094 	.word	0x20002094
 8008104:	20002060 	.word	0x20002060
 8008108:	20002064 	.word	0x20002064

0800810c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008112:	e019      	b.n	8008148 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008114:	f000 feda 	bl	8008ecc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008118:	4b10      	ldr	r3, [pc, #64]	@ (800815c <prvCheckTasksWaitingTermination+0x50>)
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	3304      	adds	r3, #4
 8008124:	4618      	mov	r0, r3
 8008126:	f7fe fca9 	bl	8006a7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800812a:	4b0d      	ldr	r3, [pc, #52]	@ (8008160 <prvCheckTasksWaitingTermination+0x54>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3b01      	subs	r3, #1
 8008130:	4a0b      	ldr	r2, [pc, #44]	@ (8008160 <prvCheckTasksWaitingTermination+0x54>)
 8008132:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008134:	4b0b      	ldr	r3, [pc, #44]	@ (8008164 <prvCheckTasksWaitingTermination+0x58>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3b01      	subs	r3, #1
 800813a:	4a0a      	ldr	r2, [pc, #40]	@ (8008164 <prvCheckTasksWaitingTermination+0x58>)
 800813c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800813e:	f000 fefb 	bl	8008f38 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 f848 	bl	80081d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008148:	4b06      	ldr	r3, [pc, #24]	@ (8008164 <prvCheckTasksWaitingTermination+0x58>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d1e1      	bne.n	8008114 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008150:	bf00      	nop
 8008152:	bf00      	nop
 8008154:	3708      	adds	r7, #8
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	2000207c 	.word	0x2000207c
 8008160:	200020a8 	.word	0x200020a8
 8008164:	20002090 	.word	0x20002090

08008168 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8008168:	b480      	push	{r7}
 800816a:	b085      	sub	sp, #20
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8008170:	2300      	movs	r3, #0
 8008172:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008174:	e005      	b.n	8008182 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	3301      	adds	r3, #1
 800817a:	607b      	str	r3, [r7, #4]
			ulCount++;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	3301      	adds	r3, #1
 8008180:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	2ba5      	cmp	r3, #165	@ 0xa5
 8008188:	d0f5      	beq.n	8008176 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	089b      	lsrs	r3, r3, #2
 800818e:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	b29b      	uxth	r3, r3
	}
 8008194:	4618      	mov	r0, r3
 8008196:	3714      	adds	r7, #20
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b086      	sub	sp, #24
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d102      	bne.n	80081b4 <uxTaskGetStackHighWaterMark+0x14>
 80081ae:	4b09      	ldr	r3, [pc, #36]	@ (80081d4 <uxTaskGetStackHighWaterMark+0x34>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	e000      	b.n	80081b6 <uxTaskGetStackHighWaterMark+0x16>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081bc:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 80081be:	6938      	ldr	r0, [r7, #16]
 80081c0:	f7ff ffd2 	bl	8008168 <prvTaskCheckFreeStackSpace>
 80081c4:	4603      	mov	r3, r0
 80081c6:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 80081c8:	68fb      	ldr	r3, [r7, #12]
	}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3718      	adds	r7, #24
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
 80081d2:	bf00      	nop
 80081d4:	20001bd4 	.word	0x20001bd4

080081d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b084      	sub	sp, #16
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	3354      	adds	r3, #84	@ 0x54
 80081e4:	4618      	mov	r0, r3
 80081e6:	f001 f991 	bl	800950c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d108      	bne.n	8008206 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081f8:	4618      	mov	r0, r3
 80081fa:	f001 f863 	bl	80092c4 <vPortFree>
				vPortFree( pxTCB );
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f001 f860 	bl	80092c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008204:	e01b      	b.n	800823e <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800820c:	2b01      	cmp	r3, #1
 800820e:	d103      	bne.n	8008218 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f001 f857 	bl	80092c4 <vPortFree>
	}
 8008216:	e012      	b.n	800823e <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800821e:	2b02      	cmp	r3, #2
 8008220:	d00d      	beq.n	800823e <prvDeleteTCB+0x66>
	__asm volatile
 8008222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008226:	b672      	cpsid	i
 8008228:	f383 8811 	msr	BASEPRI, r3
 800822c:	f3bf 8f6f 	isb	sy
 8008230:	f3bf 8f4f 	dsb	sy
 8008234:	b662      	cpsie	i
 8008236:	60fb      	str	r3, [r7, #12]
}
 8008238:	bf00      	nop
 800823a:	bf00      	nop
 800823c:	e7fd      	b.n	800823a <prvDeleteTCB+0x62>
	}
 800823e:	bf00      	nop
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
	...

08008248 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800824e:	4b0c      	ldr	r3, [pc, #48]	@ (8008280 <prvResetNextTaskUnblockTime+0x38>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d104      	bne.n	8008262 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008258:	4b0a      	ldr	r3, [pc, #40]	@ (8008284 <prvResetNextTaskUnblockTime+0x3c>)
 800825a:	f04f 32ff 	mov.w	r2, #4294967295
 800825e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008260:	e008      	b.n	8008274 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008262:	4b07      	ldr	r3, [pc, #28]	@ (8008280 <prvResetNextTaskUnblockTime+0x38>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	4a04      	ldr	r2, [pc, #16]	@ (8008284 <prvResetNextTaskUnblockTime+0x3c>)
 8008272:	6013      	str	r3, [r2, #0]
}
 8008274:	bf00      	nop
 8008276:	370c      	adds	r7, #12
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr
 8008280:	20002060 	.word	0x20002060
 8008284:	200020c8 	.word	0x200020c8

08008288 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800828e:	4b0b      	ldr	r3, [pc, #44]	@ (80082bc <xTaskGetSchedulerState+0x34>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d102      	bne.n	800829c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008296:	2301      	movs	r3, #1
 8008298:	607b      	str	r3, [r7, #4]
 800829a:	e008      	b.n	80082ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800829c:	4b08      	ldr	r3, [pc, #32]	@ (80082c0 <xTaskGetSchedulerState+0x38>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d102      	bne.n	80082aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80082a4:	2302      	movs	r3, #2
 80082a6:	607b      	str	r3, [r7, #4]
 80082a8:	e001      	b.n	80082ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80082aa:	2300      	movs	r3, #0
 80082ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80082ae:	687b      	ldr	r3, [r7, #4]
	}
 80082b0:	4618      	mov	r0, r3
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr
 80082bc:	200020b4 	.word	0x200020b4
 80082c0:	200020d0 	.word	0x200020d0

080082c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b086      	sub	sp, #24
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80082d0:	2300      	movs	r3, #0
 80082d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d05c      	beq.n	8008394 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80082da:	4b31      	ldr	r3, [pc, #196]	@ (80083a0 <xTaskPriorityDisinherit+0xdc>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	693a      	ldr	r2, [r7, #16]
 80082e0:	429a      	cmp	r2, r3
 80082e2:	d00d      	beq.n	8008300 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80082e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e8:	b672      	cpsid	i
 80082ea:	f383 8811 	msr	BASEPRI, r3
 80082ee:	f3bf 8f6f 	isb	sy
 80082f2:	f3bf 8f4f 	dsb	sy
 80082f6:	b662      	cpsie	i
 80082f8:	60fb      	str	r3, [r7, #12]
}
 80082fa:	bf00      	nop
 80082fc:	bf00      	nop
 80082fe:	e7fd      	b.n	80082fc <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008304:	2b00      	cmp	r3, #0
 8008306:	d10d      	bne.n	8008324 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8008308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830c:	b672      	cpsid	i
 800830e:	f383 8811 	msr	BASEPRI, r3
 8008312:	f3bf 8f6f 	isb	sy
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	b662      	cpsie	i
 800831c:	60bb      	str	r3, [r7, #8]
}
 800831e:	bf00      	nop
 8008320:	bf00      	nop
 8008322:	e7fd      	b.n	8008320 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008328:	1e5a      	subs	r2, r3, #1
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008336:	429a      	cmp	r2, r3
 8008338:	d02c      	beq.n	8008394 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800833e:	2b00      	cmp	r3, #0
 8008340:	d128      	bne.n	8008394 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	3304      	adds	r3, #4
 8008346:	4618      	mov	r0, r3
 8008348:	f7fe fb98 	bl	8006a7c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008358:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008364:	4b0f      	ldr	r3, [pc, #60]	@ (80083a4 <xTaskPriorityDisinherit+0xe0>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	429a      	cmp	r2, r3
 800836a:	d903      	bls.n	8008374 <xTaskPriorityDisinherit+0xb0>
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008370:	4a0c      	ldr	r2, [pc, #48]	@ (80083a4 <xTaskPriorityDisinherit+0xe0>)
 8008372:	6013      	str	r3, [r2, #0]
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008378:	4613      	mov	r3, r2
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	4413      	add	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4a09      	ldr	r2, [pc, #36]	@ (80083a8 <xTaskPriorityDisinherit+0xe4>)
 8008382:	441a      	add	r2, r3
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	3304      	adds	r3, #4
 8008388:	4619      	mov	r1, r3
 800838a:	4610      	mov	r0, r2
 800838c:	f7fe fb19 	bl	80069c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008390:	2301      	movs	r3, #1
 8008392:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008394:	697b      	ldr	r3, [r7, #20]
	}
 8008396:	4618      	mov	r0, r3
 8008398:	3718      	adds	r7, #24
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
 800839e:	bf00      	nop
 80083a0:	20001bd4 	.word	0x20001bd4
 80083a4:	200020b0 	.word	0x200020b0
 80083a8:	20001bd8 	.word	0x20001bd8

080083ac <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80083b6:	4b21      	ldr	r3, [pc, #132]	@ (800843c <prvAddCurrentTaskToDelayedList+0x90>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083bc:	4b20      	ldr	r3, [pc, #128]	@ (8008440 <prvAddCurrentTaskToDelayedList+0x94>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	3304      	adds	r3, #4
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7fe fb5a 	bl	8006a7c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ce:	d10a      	bne.n	80083e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d007      	beq.n	80083e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083d6:	4b1a      	ldr	r3, [pc, #104]	@ (8008440 <prvAddCurrentTaskToDelayedList+0x94>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	3304      	adds	r3, #4
 80083dc:	4619      	mov	r1, r3
 80083de:	4819      	ldr	r0, [pc, #100]	@ (8008444 <prvAddCurrentTaskToDelayedList+0x98>)
 80083e0:	f7fe faef 	bl	80069c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80083e4:	e026      	b.n	8008434 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80083e6:	68fa      	ldr	r2, [r7, #12]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	4413      	add	r3, r2
 80083ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80083ee:	4b14      	ldr	r3, [pc, #80]	@ (8008440 <prvAddCurrentTaskToDelayedList+0x94>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	68ba      	ldr	r2, [r7, #8]
 80083f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d209      	bcs.n	8008412 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083fe:	4b12      	ldr	r3, [pc, #72]	@ (8008448 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	4b0f      	ldr	r3, [pc, #60]	@ (8008440 <prvAddCurrentTaskToDelayedList+0x94>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	3304      	adds	r3, #4
 8008408:	4619      	mov	r1, r3
 800840a:	4610      	mov	r0, r2
 800840c:	f7fe fafd 	bl	8006a0a <vListInsert>
}
 8008410:	e010      	b.n	8008434 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008412:	4b0e      	ldr	r3, [pc, #56]	@ (800844c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	4b0a      	ldr	r3, [pc, #40]	@ (8008440 <prvAddCurrentTaskToDelayedList+0x94>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	3304      	adds	r3, #4
 800841c:	4619      	mov	r1, r3
 800841e:	4610      	mov	r0, r2
 8008420:	f7fe faf3 	bl	8006a0a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008424:	4b0a      	ldr	r3, [pc, #40]	@ (8008450 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	68ba      	ldr	r2, [r7, #8]
 800842a:	429a      	cmp	r2, r3
 800842c:	d202      	bcs.n	8008434 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800842e:	4a08      	ldr	r2, [pc, #32]	@ (8008450 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	6013      	str	r3, [r2, #0]
}
 8008434:	bf00      	nop
 8008436:	3710      	adds	r7, #16
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}
 800843c:	200020ac 	.word	0x200020ac
 8008440:	20001bd4 	.word	0x20001bd4
 8008444:	20002094 	.word	0x20002094
 8008448:	20002064 	.word	0x20002064
 800844c:	20002060 	.word	0x20002060
 8008450:	200020c8 	.word	0x200020c8

08008454 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b08a      	sub	sp, #40	@ 0x28
 8008458:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800845a:	2300      	movs	r3, #0
 800845c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800845e:	f000 fbc5 	bl	8008bec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008462:	4b1e      	ldr	r3, [pc, #120]	@ (80084dc <xTimerCreateTimerTask+0x88>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d021      	beq.n	80084ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800846a:	2300      	movs	r3, #0
 800846c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800846e:	2300      	movs	r3, #0
 8008470:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008472:	1d3a      	adds	r2, r7, #4
 8008474:	f107 0108 	add.w	r1, r7, #8
 8008478:	f107 030c 	add.w	r3, r7, #12
 800847c:	4618      	mov	r0, r3
 800847e:	f7fe fa59 	bl	8006934 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008482:	6879      	ldr	r1, [r7, #4]
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	9202      	str	r2, [sp, #8]
 800848a:	9301      	str	r3, [sp, #4]
 800848c:	2302      	movs	r3, #2
 800848e:	9300      	str	r3, [sp, #0]
 8008490:	2300      	movs	r3, #0
 8008492:	460a      	mov	r2, r1
 8008494:	4912      	ldr	r1, [pc, #72]	@ (80084e0 <xTimerCreateTimerTask+0x8c>)
 8008496:	4813      	ldr	r0, [pc, #76]	@ (80084e4 <xTimerCreateTimerTask+0x90>)
 8008498:	f7ff f834 	bl	8007504 <xTaskCreateStatic>
 800849c:	4603      	mov	r3, r0
 800849e:	4a12      	ldr	r2, [pc, #72]	@ (80084e8 <xTimerCreateTimerTask+0x94>)
 80084a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80084a2:	4b11      	ldr	r3, [pc, #68]	@ (80084e8 <xTimerCreateTimerTask+0x94>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d001      	beq.n	80084ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80084aa:	2301      	movs	r3, #1
 80084ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d10d      	bne.n	80084d0 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 80084b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b8:	b672      	cpsid	i
 80084ba:	f383 8811 	msr	BASEPRI, r3
 80084be:	f3bf 8f6f 	isb	sy
 80084c2:	f3bf 8f4f 	dsb	sy
 80084c6:	b662      	cpsie	i
 80084c8:	613b      	str	r3, [r7, #16]
}
 80084ca:	bf00      	nop
 80084cc:	bf00      	nop
 80084ce:	e7fd      	b.n	80084cc <xTimerCreateTimerTask+0x78>
	return xReturn;
 80084d0:	697b      	ldr	r3, [r7, #20]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3718      	adds	r7, #24
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	20002104 	.word	0x20002104
 80084e0:	08009798 	.word	0x08009798
 80084e4:	08008775 	.word	0x08008775
 80084e8:	20002108 	.word	0x20002108

080084ec <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b088      	sub	sp, #32
 80084f0:	af02      	add	r7, sp, #8
 80084f2:	60f8      	str	r0, [r7, #12]
 80084f4:	60b9      	str	r1, [r7, #8]
 80084f6:	607a      	str	r2, [r7, #4]
 80084f8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80084fa:	202c      	movs	r0, #44	@ 0x2c
 80084fc:	f000 fe14 	bl	8009128 <pvPortMalloc>
 8008500:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d00d      	beq.n	8008524 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	2200      	movs	r2, #0
 800850c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	9301      	str	r3, [sp, #4]
 8008514:	6a3b      	ldr	r3, [r7, #32]
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	68b9      	ldr	r1, [r7, #8]
 800851e:	68f8      	ldr	r0, [r7, #12]
 8008520:	f000 f849 	bl	80085b6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008524:	697b      	ldr	r3, [r7, #20]
	}
 8008526:	4618      	mov	r0, r3
 8008528:	3718      	adds	r7, #24
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800852e:	b580      	push	{r7, lr}
 8008530:	b08a      	sub	sp, #40	@ 0x28
 8008532:	af02      	add	r7, sp, #8
 8008534:	60f8      	str	r0, [r7, #12]
 8008536:	60b9      	str	r1, [r7, #8]
 8008538:	607a      	str	r2, [r7, #4]
 800853a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800853c:	232c      	movs	r3, #44	@ 0x2c
 800853e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	2b2c      	cmp	r3, #44	@ 0x2c
 8008544:	d00d      	beq.n	8008562 <xTimerCreateStatic+0x34>
	__asm volatile
 8008546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854a:	b672      	cpsid	i
 800854c:	f383 8811 	msr	BASEPRI, r3
 8008550:	f3bf 8f6f 	isb	sy
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	b662      	cpsie	i
 800855a:	61bb      	str	r3, [r7, #24]
}
 800855c:	bf00      	nop
 800855e:	bf00      	nop
 8008560:	e7fd      	b.n	800855e <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008562:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008566:	2b00      	cmp	r3, #0
 8008568:	d10d      	bne.n	8008586 <xTimerCreateStatic+0x58>
	__asm volatile
 800856a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856e:	b672      	cpsid	i
 8008570:	f383 8811 	msr	BASEPRI, r3
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	b662      	cpsie	i
 800857e:	617b      	str	r3, [r7, #20]
}
 8008580:	bf00      	nop
 8008582:	bf00      	nop
 8008584:	e7fd      	b.n	8008582 <xTimerCreateStatic+0x54>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8008586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008588:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d00d      	beq.n	80085ac <xTimerCreateStatic+0x7e>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	2202      	movs	r2, #2
 8008594:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008598:	69fb      	ldr	r3, [r7, #28]
 800859a:	9301      	str	r3, [sp, #4]
 800859c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800859e:	9300      	str	r3, [sp, #0]
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	68b9      	ldr	r1, [r7, #8]
 80085a6:	68f8      	ldr	r0, [r7, #12]
 80085a8:	f000 f805 	bl	80085b6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80085ac:	69fb      	ldr	r3, [r7, #28]
	}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3720      	adds	r7, #32
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b086      	sub	sp, #24
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	60f8      	str	r0, [r7, #12]
 80085be:	60b9      	str	r1, [r7, #8]
 80085c0:	607a      	str	r2, [r7, #4]
 80085c2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d10d      	bne.n	80085e6 <prvInitialiseNewTimer+0x30>
	__asm volatile
 80085ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ce:	b672      	cpsid	i
 80085d0:	f383 8811 	msr	BASEPRI, r3
 80085d4:	f3bf 8f6f 	isb	sy
 80085d8:	f3bf 8f4f 	dsb	sy
 80085dc:	b662      	cpsie	i
 80085de:	617b      	str	r3, [r7, #20]
}
 80085e0:	bf00      	nop
 80085e2:	bf00      	nop
 80085e4:	e7fd      	b.n	80085e2 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 80085e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d01e      	beq.n	800862a <prvInitialiseNewTimer+0x74>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80085ec:	f000 fafe 	bl	8008bec <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80085f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f2:	68fa      	ldr	r2, [r7, #12]
 80085f4:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80085f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f8:	68ba      	ldr	r2, [r7, #8]
 80085fa:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80085fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085fe:	683a      	ldr	r2, [r7, #0]
 8008600:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008604:	6a3a      	ldr	r2, [r7, #32]
 8008606:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860a:	3304      	adds	r3, #4
 800860c:	4618      	mov	r0, r3
 800860e:	f7fe f9cb 	bl	80069a8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d008      	beq.n	800862a <prvInitialiseNewTimer+0x74>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800861e:	f043 0304 	orr.w	r3, r3, #4
 8008622:	b2da      	uxtb	r2, r3
 8008624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008626:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800862a:	bf00      	nop
 800862c:	3718      	adds	r7, #24
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
	...

08008634 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b08a      	sub	sp, #40	@ 0x28
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	607a      	str	r2, [r7, #4]
 8008640:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008642:	2300      	movs	r3, #0
 8008644:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d10d      	bne.n	8008668 <xTimerGenericCommand+0x34>
	__asm volatile
 800864c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008650:	b672      	cpsid	i
 8008652:	f383 8811 	msr	BASEPRI, r3
 8008656:	f3bf 8f6f 	isb	sy
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	b662      	cpsie	i
 8008660:	623b      	str	r3, [r7, #32]
}
 8008662:	bf00      	nop
 8008664:	bf00      	nop
 8008666:	e7fd      	b.n	8008664 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008668:	4b19      	ldr	r3, [pc, #100]	@ (80086d0 <xTimerGenericCommand+0x9c>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d02a      	beq.n	80086c6 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	2b05      	cmp	r3, #5
 8008680:	dc18      	bgt.n	80086b4 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008682:	f7ff fe01 	bl	8008288 <xTaskGetSchedulerState>
 8008686:	4603      	mov	r3, r0
 8008688:	2b02      	cmp	r3, #2
 800868a:	d109      	bne.n	80086a0 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800868c:	4b10      	ldr	r3, [pc, #64]	@ (80086d0 <xTimerGenericCommand+0x9c>)
 800868e:	6818      	ldr	r0, [r3, #0]
 8008690:	f107 0110 	add.w	r1, r7, #16
 8008694:	2300      	movs	r3, #0
 8008696:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008698:	f7fe fb30 	bl	8006cfc <xQueueGenericSend>
 800869c:	6278      	str	r0, [r7, #36]	@ 0x24
 800869e:	e012      	b.n	80086c6 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80086a0:	4b0b      	ldr	r3, [pc, #44]	@ (80086d0 <xTimerGenericCommand+0x9c>)
 80086a2:	6818      	ldr	r0, [r3, #0]
 80086a4:	f107 0110 	add.w	r1, r7, #16
 80086a8:	2300      	movs	r3, #0
 80086aa:	2200      	movs	r2, #0
 80086ac:	f7fe fb26 	bl	8006cfc <xQueueGenericSend>
 80086b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80086b2:	e008      	b.n	80086c6 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80086b4:	4b06      	ldr	r3, [pc, #24]	@ (80086d0 <xTimerGenericCommand+0x9c>)
 80086b6:	6818      	ldr	r0, [r3, #0]
 80086b8:	f107 0110 	add.w	r1, r7, #16
 80086bc:	2300      	movs	r3, #0
 80086be:	683a      	ldr	r2, [r7, #0]
 80086c0:	f7fe fc26 	bl	8006f10 <xQueueGenericSendFromISR>
 80086c4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80086c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3728      	adds	r7, #40	@ 0x28
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	20002104 	.word	0x20002104

080086d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b088      	sub	sp, #32
 80086d8:	af02      	add	r7, sp, #8
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086de:	4b24      	ldr	r3, [pc, #144]	@ (8008770 <prvProcessExpiredTimer+0x9c>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	3304      	adds	r3, #4
 80086ec:	4618      	mov	r0, r3
 80086ee:	f7fe f9c5 	bl	8006a7c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086f8:	f003 0304 	and.w	r3, r3, #4
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d025      	beq.n	800874c <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	699a      	ldr	r2, [r3, #24]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	18d1      	adds	r1, r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	683a      	ldr	r2, [r7, #0]
 800870c:	6978      	ldr	r0, [r7, #20]
 800870e:	f000 f8d7 	bl	80088c0 <prvInsertTimerInActiveList>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d022      	beq.n	800875e <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008718:	2300      	movs	r3, #0
 800871a:	9300      	str	r3, [sp, #0]
 800871c:	2300      	movs	r3, #0
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	2100      	movs	r1, #0
 8008722:	6978      	ldr	r0, [r7, #20]
 8008724:	f7ff ff86 	bl	8008634 <xTimerGenericCommand>
 8008728:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d116      	bne.n	800875e <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8008730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008734:	b672      	cpsid	i
 8008736:	f383 8811 	msr	BASEPRI, r3
 800873a:	f3bf 8f6f 	isb	sy
 800873e:	f3bf 8f4f 	dsb	sy
 8008742:	b662      	cpsie	i
 8008744:	60fb      	str	r3, [r7, #12]
}
 8008746:	bf00      	nop
 8008748:	bf00      	nop
 800874a:	e7fd      	b.n	8008748 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008752:	f023 0301 	bic.w	r3, r3, #1
 8008756:	b2da      	uxtb	r2, r3
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	6a1b      	ldr	r3, [r3, #32]
 8008762:	6978      	ldr	r0, [r7, #20]
 8008764:	4798      	blx	r3
}
 8008766:	bf00      	nop
 8008768:	3718      	adds	r7, #24
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	200020fc 	.word	0x200020fc

08008774 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b084      	sub	sp, #16
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800877c:	f107 0308 	add.w	r3, r7, #8
 8008780:	4618      	mov	r0, r3
 8008782:	f000 f859 	bl	8008838 <prvGetNextExpireTime>
 8008786:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	4619      	mov	r1, r3
 800878c:	68f8      	ldr	r0, [r7, #12]
 800878e:	f000 f805 	bl	800879c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008792:	f000 f8d7 	bl	8008944 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008796:	bf00      	nop
 8008798:	e7f0      	b.n	800877c <prvTimerTask+0x8>
	...

0800879c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80087a6:	f7ff f91f 	bl	80079e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80087aa:	f107 0308 	add.w	r3, r7, #8
 80087ae:	4618      	mov	r0, r3
 80087b0:	f000 f866 	bl	8008880 <prvSampleTimeNow>
 80087b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d130      	bne.n	800881e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d10a      	bne.n	80087d8 <prvProcessTimerOrBlockTask+0x3c>
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d806      	bhi.n	80087d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80087ca:	f7ff f91b 	bl	8007a04 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80087ce:	68f9      	ldr	r1, [r7, #12]
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f7ff ff7f 	bl	80086d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80087d6:	e024      	b.n	8008822 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d008      	beq.n	80087f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80087de:	4b13      	ldr	r3, [pc, #76]	@ (800882c <prvProcessTimerOrBlockTask+0x90>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d101      	bne.n	80087ec <prvProcessTimerOrBlockTask+0x50>
 80087e8:	2301      	movs	r3, #1
 80087ea:	e000      	b.n	80087ee <prvProcessTimerOrBlockTask+0x52>
 80087ec:	2300      	movs	r3, #0
 80087ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80087f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008830 <prvProcessTimerOrBlockTask+0x94>)
 80087f2:	6818      	ldr	r0, [r3, #0]
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	1ad3      	subs	r3, r2, r3
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	4619      	mov	r1, r3
 80087fe:	f7fe fe4d 	bl	800749c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008802:	f7ff f8ff 	bl	8007a04 <xTaskResumeAll>
 8008806:	4603      	mov	r3, r0
 8008808:	2b00      	cmp	r3, #0
 800880a:	d10a      	bne.n	8008822 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800880c:	4b09      	ldr	r3, [pc, #36]	@ (8008834 <prvProcessTimerOrBlockTask+0x98>)
 800880e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008812:	601a      	str	r2, [r3, #0]
 8008814:	f3bf 8f4f 	dsb	sy
 8008818:	f3bf 8f6f 	isb	sy
}
 800881c:	e001      	b.n	8008822 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800881e:	f7ff f8f1 	bl	8007a04 <xTaskResumeAll>
}
 8008822:	bf00      	nop
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop
 800882c:	20002100 	.word	0x20002100
 8008830:	20002104 	.word	0x20002104
 8008834:	e000ed04 	.word	0xe000ed04

08008838 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008838:	b480      	push	{r7}
 800883a:	b085      	sub	sp, #20
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008840:	4b0e      	ldr	r3, [pc, #56]	@ (800887c <prvGetNextExpireTime+0x44>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d101      	bne.n	800884e <prvGetNextExpireTime+0x16>
 800884a:	2201      	movs	r2, #1
 800884c:	e000      	b.n	8008850 <prvGetNextExpireTime+0x18>
 800884e:	2200      	movs	r2, #0
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d105      	bne.n	8008868 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800885c:	4b07      	ldr	r3, [pc, #28]	@ (800887c <prvGetNextExpireTime+0x44>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68db      	ldr	r3, [r3, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	60fb      	str	r3, [r7, #12]
 8008866:	e001      	b.n	800886c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008868:	2300      	movs	r3, #0
 800886a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800886c:	68fb      	ldr	r3, [r7, #12]
}
 800886e:	4618      	mov	r0, r3
 8008870:	3714      	adds	r7, #20
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop
 800887c:	200020fc 	.word	0x200020fc

08008880 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008888:	f7ff f95c 	bl	8007b44 <xTaskGetTickCount>
 800888c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800888e:	4b0b      	ldr	r3, [pc, #44]	@ (80088bc <prvSampleTimeNow+0x3c>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	68fa      	ldr	r2, [r7, #12]
 8008894:	429a      	cmp	r2, r3
 8008896:	d205      	bcs.n	80088a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008898:	f000 f940 	bl	8008b1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	601a      	str	r2, [r3, #0]
 80088a2:	e002      	b.n	80088aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80088aa:	4a04      	ldr	r2, [pc, #16]	@ (80088bc <prvSampleTimeNow+0x3c>)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80088b0:	68fb      	ldr	r3, [r7, #12]
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	bf00      	nop
 80088bc:	2000210c 	.word	0x2000210c

080088c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b086      	sub	sp, #24
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	60f8      	str	r0, [r7, #12]
 80088c8:	60b9      	str	r1, [r7, #8]
 80088ca:	607a      	str	r2, [r7, #4]
 80088cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80088ce:	2300      	movs	r3, #0
 80088d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	68ba      	ldr	r2, [r7, #8]
 80088d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	68fa      	ldr	r2, [r7, #12]
 80088dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80088de:	68ba      	ldr	r2, [r7, #8]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d812      	bhi.n	800890c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	1ad2      	subs	r2, r2, r3
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	699b      	ldr	r3, [r3, #24]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d302      	bcc.n	80088fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80088f4:	2301      	movs	r3, #1
 80088f6:	617b      	str	r3, [r7, #20]
 80088f8:	e01b      	b.n	8008932 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80088fa:	4b10      	ldr	r3, [pc, #64]	@ (800893c <prvInsertTimerInActiveList+0x7c>)
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	3304      	adds	r3, #4
 8008902:	4619      	mov	r1, r3
 8008904:	4610      	mov	r0, r2
 8008906:	f7fe f880 	bl	8006a0a <vListInsert>
 800890a:	e012      	b.n	8008932 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	429a      	cmp	r2, r3
 8008912:	d206      	bcs.n	8008922 <prvInsertTimerInActiveList+0x62>
 8008914:	68ba      	ldr	r2, [r7, #8]
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	429a      	cmp	r2, r3
 800891a:	d302      	bcc.n	8008922 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800891c:	2301      	movs	r3, #1
 800891e:	617b      	str	r3, [r7, #20]
 8008920:	e007      	b.n	8008932 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008922:	4b07      	ldr	r3, [pc, #28]	@ (8008940 <prvInsertTimerInActiveList+0x80>)
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	3304      	adds	r3, #4
 800892a:	4619      	mov	r1, r3
 800892c:	4610      	mov	r0, r2
 800892e:	f7fe f86c 	bl	8006a0a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008932:	697b      	ldr	r3, [r7, #20]
}
 8008934:	4618      	mov	r0, r3
 8008936:	3718      	adds	r7, #24
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}
 800893c:	20002100 	.word	0x20002100
 8008940:	200020fc 	.word	0x200020fc

08008944 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b08e      	sub	sp, #56	@ 0x38
 8008948:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800894a:	e0d4      	b.n	8008af6 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2b00      	cmp	r3, #0
 8008950:	da1b      	bge.n	800898a <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008952:	1d3b      	adds	r3, r7, #4
 8008954:	3304      	adds	r3, #4
 8008956:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895a:	2b00      	cmp	r3, #0
 800895c:	d10d      	bne.n	800897a <prvProcessReceivedCommands+0x36>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008962:	b672      	cpsid	i
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	b662      	cpsie	i
 8008972:	61fb      	str	r3, [r7, #28]
}
 8008974:	bf00      	nop
 8008976:	bf00      	nop
 8008978:	e7fd      	b.n	8008976 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800897a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008980:	6850      	ldr	r0, [r2, #4]
 8008982:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008984:	6892      	ldr	r2, [r2, #8]
 8008986:	4611      	mov	r1, r2
 8008988:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2b00      	cmp	r3, #0
 800898e:	f2c0 80b2 	blt.w	8008af6 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d004      	beq.n	80089a8 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800899e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a0:	3304      	adds	r3, #4
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7fe f86a 	bl	8006a7c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80089a8:	463b      	mov	r3, r7
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7ff ff68 	bl	8008880 <prvSampleTimeNow>
 80089b0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2b09      	cmp	r3, #9
 80089b6:	f200 809b 	bhi.w	8008af0 <prvProcessReceivedCommands+0x1ac>
 80089ba:	a201      	add	r2, pc, #4	@ (adr r2, 80089c0 <prvProcessReceivedCommands+0x7c>)
 80089bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c0:	080089e9 	.word	0x080089e9
 80089c4:	080089e9 	.word	0x080089e9
 80089c8:	080089e9 	.word	0x080089e9
 80089cc:	08008a63 	.word	0x08008a63
 80089d0:	08008a77 	.word	0x08008a77
 80089d4:	08008ac7 	.word	0x08008ac7
 80089d8:	080089e9 	.word	0x080089e9
 80089dc:	080089e9 	.word	0x080089e9
 80089e0:	08008a63 	.word	0x08008a63
 80089e4:	08008a77 	.word	0x08008a77
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80089e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089ee:	f043 0301 	orr.w	r3, r3, #1
 80089f2:	b2da      	uxtb	r2, r3
 80089f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80089fa:	68ba      	ldr	r2, [r7, #8]
 80089fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089fe:	699b      	ldr	r3, [r3, #24]
 8008a00:	18d1      	adds	r1, r2, r3
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a08:	f7ff ff5a 	bl	80088c0 <prvInsertTimerInActiveList>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d070      	beq.n	8008af4 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a14:	6a1b      	ldr	r3, [r3, #32]
 8008a16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a18:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a20:	f003 0304 	and.w	r3, r3, #4
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d065      	beq.n	8008af4 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008a28:	68ba      	ldr	r2, [r7, #8]
 8008a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2c:	699b      	ldr	r3, [r3, #24]
 8008a2e:	441a      	add	r2, r3
 8008a30:	2300      	movs	r3, #0
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	2300      	movs	r3, #0
 8008a36:	2100      	movs	r1, #0
 8008a38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a3a:	f7ff fdfb 	bl	8008634 <xTimerGenericCommand>
 8008a3e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008a40:	6a3b      	ldr	r3, [r7, #32]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d156      	bne.n	8008af4 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8008a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a4a:	b672      	cpsid	i
 8008a4c:	f383 8811 	msr	BASEPRI, r3
 8008a50:	f3bf 8f6f 	isb	sy
 8008a54:	f3bf 8f4f 	dsb	sy
 8008a58:	b662      	cpsie	i
 8008a5a:	61bb      	str	r3, [r7, #24]
}
 8008a5c:	bf00      	nop
 8008a5e:	bf00      	nop
 8008a60:	e7fd      	b.n	8008a5e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a68:	f023 0301 	bic.w	r3, r3, #1
 8008a6c:	b2da      	uxtb	r2, r3
 8008a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008a74:	e03f      	b.n	8008af6 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a7c:	f043 0301 	orr.w	r3, r3, #1
 8008a80:	b2da      	uxtb	r2, r3
 8008a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a8c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d10d      	bne.n	8008ab2 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8008a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9a:	b672      	cpsid	i
 8008a9c:	f383 8811 	msr	BASEPRI, r3
 8008aa0:	f3bf 8f6f 	isb	sy
 8008aa4:	f3bf 8f4f 	dsb	sy
 8008aa8:	b662      	cpsie	i
 8008aaa:	617b      	str	r3, [r7, #20]
}
 8008aac:	bf00      	nop
 8008aae:	bf00      	nop
 8008ab0:	e7fd      	b.n	8008aae <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab4:	699a      	ldr	r2, [r3, #24]
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab8:	18d1      	adds	r1, r2, r3
 8008aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008abc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008abe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ac0:	f7ff fefe 	bl	80088c0 <prvInsertTimerInActiveList>
					break;
 8008ac4:	e017      	b.n	8008af6 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008acc:	f003 0302 	and.w	r3, r3, #2
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d103      	bne.n	8008adc <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8008ad4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ad6:	f000 fbf5 	bl	80092c4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008ada:	e00c      	b.n	8008af6 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ade:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ae2:	f023 0301 	bic.w	r3, r3, #1
 8008ae6:	b2da      	uxtb	r2, r3
 8008ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008aee:	e002      	b.n	8008af6 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8008af0:	bf00      	nop
 8008af2:	e000      	b.n	8008af6 <prvProcessReceivedCommands+0x1b2>
					break;
 8008af4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008af6:	4b08      	ldr	r3, [pc, #32]	@ (8008b18 <prvProcessReceivedCommands+0x1d4>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	1d39      	adds	r1, r7, #4
 8008afc:	2200      	movs	r2, #0
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7fe faaa 	bl	8007058 <xQueueReceive>
 8008b04:	4603      	mov	r3, r0
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f47f af20 	bne.w	800894c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008b0c:	bf00      	nop
 8008b0e:	bf00      	nop
 8008b10:	3730      	adds	r7, #48	@ 0x30
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	20002104 	.word	0x20002104

08008b1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b088      	sub	sp, #32
 8008b20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b22:	e04b      	b.n	8008bbc <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b24:	4b2f      	ldr	r3, [pc, #188]	@ (8008be4 <prvSwitchTimerLists+0xc8>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68db      	ldr	r3, [r3, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8008be4 <prvSwitchTimerLists+0xc8>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	68db      	ldr	r3, [r3, #12]
 8008b36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	3304      	adds	r3, #4
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f7fd ff9d 	bl	8006a7c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6a1b      	ldr	r3, [r3, #32]
 8008b46:	68f8      	ldr	r0, [r7, #12]
 8008b48:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b50:	f003 0304 	and.w	r3, r3, #4
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d031      	beq.n	8008bbc <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	699b      	ldr	r3, [r3, #24]
 8008b5c:	693a      	ldr	r2, [r7, #16]
 8008b5e:	4413      	add	r3, r2
 8008b60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008b62:	68ba      	ldr	r2, [r7, #8]
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d90e      	bls.n	8008b88 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	68ba      	ldr	r2, [r7, #8]
 8008b6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b76:	4b1b      	ldr	r3, [pc, #108]	@ (8008be4 <prvSwitchTimerLists+0xc8>)
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	3304      	adds	r3, #4
 8008b7e:	4619      	mov	r1, r3
 8008b80:	4610      	mov	r0, r2
 8008b82:	f7fd ff42 	bl	8006a0a <vListInsert>
 8008b86:	e019      	b.n	8008bbc <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b88:	2300      	movs	r3, #0
 8008b8a:	9300      	str	r3, [sp, #0]
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	693a      	ldr	r2, [r7, #16]
 8008b90:	2100      	movs	r1, #0
 8008b92:	68f8      	ldr	r0, [r7, #12]
 8008b94:	f7ff fd4e 	bl	8008634 <xTimerGenericCommand>
 8008b98:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d10d      	bne.n	8008bbc <prvSwitchTimerLists+0xa0>
	__asm volatile
 8008ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba4:	b672      	cpsid	i
 8008ba6:	f383 8811 	msr	BASEPRI, r3
 8008baa:	f3bf 8f6f 	isb	sy
 8008bae:	f3bf 8f4f 	dsb	sy
 8008bb2:	b662      	cpsie	i
 8008bb4:	603b      	str	r3, [r7, #0]
}
 8008bb6:	bf00      	nop
 8008bb8:	bf00      	nop
 8008bba:	e7fd      	b.n	8008bb8 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008bbc:	4b09      	ldr	r3, [pc, #36]	@ (8008be4 <prvSwitchTimerLists+0xc8>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1ae      	bne.n	8008b24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008bc6:	4b07      	ldr	r3, [pc, #28]	@ (8008be4 <prvSwitchTimerLists+0xc8>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008bcc:	4b06      	ldr	r3, [pc, #24]	@ (8008be8 <prvSwitchTimerLists+0xcc>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a04      	ldr	r2, [pc, #16]	@ (8008be4 <prvSwitchTimerLists+0xc8>)
 8008bd2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008bd4:	4a04      	ldr	r2, [pc, #16]	@ (8008be8 <prvSwitchTimerLists+0xcc>)
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	6013      	str	r3, [r2, #0]
}
 8008bda:	bf00      	nop
 8008bdc:	3718      	adds	r7, #24
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}
 8008be2:	bf00      	nop
 8008be4:	200020fc 	.word	0x200020fc
 8008be8:	20002100 	.word	0x20002100

08008bec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008bf2:	f000 f96b 	bl	8008ecc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008bf6:	4b15      	ldr	r3, [pc, #84]	@ (8008c4c <prvCheckForValidListAndQueue+0x60>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d120      	bne.n	8008c40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008bfe:	4814      	ldr	r0, [pc, #80]	@ (8008c50 <prvCheckForValidListAndQueue+0x64>)
 8008c00:	f7fd feb2 	bl	8006968 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008c04:	4813      	ldr	r0, [pc, #76]	@ (8008c54 <prvCheckForValidListAndQueue+0x68>)
 8008c06:	f7fd feaf 	bl	8006968 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008c0a:	4b13      	ldr	r3, [pc, #76]	@ (8008c58 <prvCheckForValidListAndQueue+0x6c>)
 8008c0c:	4a10      	ldr	r2, [pc, #64]	@ (8008c50 <prvCheckForValidListAndQueue+0x64>)
 8008c0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008c10:	4b12      	ldr	r3, [pc, #72]	@ (8008c5c <prvCheckForValidListAndQueue+0x70>)
 8008c12:	4a10      	ldr	r2, [pc, #64]	@ (8008c54 <prvCheckForValidListAndQueue+0x68>)
 8008c14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008c16:	2300      	movs	r3, #0
 8008c18:	9300      	str	r3, [sp, #0]
 8008c1a:	4b11      	ldr	r3, [pc, #68]	@ (8008c60 <prvCheckForValidListAndQueue+0x74>)
 8008c1c:	4a11      	ldr	r2, [pc, #68]	@ (8008c64 <prvCheckForValidListAndQueue+0x78>)
 8008c1e:	2110      	movs	r1, #16
 8008c20:	200a      	movs	r0, #10
 8008c22:	f7fd ffc1 	bl	8006ba8 <xQueueGenericCreateStatic>
 8008c26:	4603      	mov	r3, r0
 8008c28:	4a08      	ldr	r2, [pc, #32]	@ (8008c4c <prvCheckForValidListAndQueue+0x60>)
 8008c2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008c2c:	4b07      	ldr	r3, [pc, #28]	@ (8008c4c <prvCheckForValidListAndQueue+0x60>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d005      	beq.n	8008c40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008c34:	4b05      	ldr	r3, [pc, #20]	@ (8008c4c <prvCheckForValidListAndQueue+0x60>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	490b      	ldr	r1, [pc, #44]	@ (8008c68 <prvCheckForValidListAndQueue+0x7c>)
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7fe fc04 	bl	8007448 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c40:	f000 f97a 	bl	8008f38 <vPortExitCritical>
}
 8008c44:	bf00      	nop
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	20002104 	.word	0x20002104
 8008c50:	200020d4 	.word	0x200020d4
 8008c54:	200020e8 	.word	0x200020e8
 8008c58:	200020fc 	.word	0x200020fc
 8008c5c:	20002100 	.word	0x20002100
 8008c60:	200021b0 	.word	0x200021b0
 8008c64:	20002110 	.word	0x20002110
 8008c68:	080097a0 	.word	0x080097a0

08008c6c <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b086      	sub	sp, #24
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d10d      	bne.n	8008c9a <pvTimerGetTimerID+0x2e>
	__asm volatile
 8008c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c82:	b672      	cpsid	i
 8008c84:	f383 8811 	msr	BASEPRI, r3
 8008c88:	f3bf 8f6f 	isb	sy
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	b662      	cpsie	i
 8008c92:	60fb      	str	r3, [r7, #12]
}
 8008c94:	bf00      	nop
 8008c96:	bf00      	nop
 8008c98:	e7fd      	b.n	8008c96 <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 8008c9a:	f000 f917 	bl	8008ecc <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	69db      	ldr	r3, [r3, #28]
 8008ca2:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8008ca4:	f000 f948 	bl	8008f38 <vPortExitCritical>

	return pvReturn;
 8008ca8:	693b      	ldr	r3, [r7, #16]
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3718      	adds	r7, #24
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
	...

08008cb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b085      	sub	sp, #20
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	60f8      	str	r0, [r7, #12]
 8008cbc:	60b9      	str	r1, [r7, #8]
 8008cbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	3b04      	subs	r3, #4
 8008cc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008ccc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	3b04      	subs	r3, #4
 8008cd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	f023 0201 	bic.w	r2, r3, #1
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	3b04      	subs	r3, #4
 8008ce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ce4:	4a0c      	ldr	r2, [pc, #48]	@ (8008d18 <pxPortInitialiseStack+0x64>)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	3b14      	subs	r3, #20
 8008cee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	3b04      	subs	r3, #4
 8008cfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f06f 0202 	mvn.w	r2, #2
 8008d02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	3b20      	subs	r3, #32
 8008d08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	3714      	adds	r7, #20
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr
 8008d18:	08008d1d 	.word	0x08008d1d

08008d1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b085      	sub	sp, #20
 8008d20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008d22:	2300      	movs	r3, #0
 8008d24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008d26:	4b15      	ldr	r3, [pc, #84]	@ (8008d7c <prvTaskExitError+0x60>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d2e:	d00d      	beq.n	8008d4c <prvTaskExitError+0x30>
	__asm volatile
 8008d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d34:	b672      	cpsid	i
 8008d36:	f383 8811 	msr	BASEPRI, r3
 8008d3a:	f3bf 8f6f 	isb	sy
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	b662      	cpsie	i
 8008d44:	60fb      	str	r3, [r7, #12]
}
 8008d46:	bf00      	nop
 8008d48:	bf00      	nop
 8008d4a:	e7fd      	b.n	8008d48 <prvTaskExitError+0x2c>
	__asm volatile
 8008d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d50:	b672      	cpsid	i
 8008d52:	f383 8811 	msr	BASEPRI, r3
 8008d56:	f3bf 8f6f 	isb	sy
 8008d5a:	f3bf 8f4f 	dsb	sy
 8008d5e:	b662      	cpsie	i
 8008d60:	60bb      	str	r3, [r7, #8]
}
 8008d62:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008d64:	bf00      	nop
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d0fc      	beq.n	8008d66 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d6c:	bf00      	nop
 8008d6e:	bf00      	nop
 8008d70:	3714      	adds	r7, #20
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr
 8008d7a:	bf00      	nop
 8008d7c:	2000000c 	.word	0x2000000c

08008d80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d80:	4b07      	ldr	r3, [pc, #28]	@ (8008da0 <pxCurrentTCBConst2>)
 8008d82:	6819      	ldr	r1, [r3, #0]
 8008d84:	6808      	ldr	r0, [r1, #0]
 8008d86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8a:	f380 8809 	msr	PSP, r0
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f04f 0000 	mov.w	r0, #0
 8008d96:	f380 8811 	msr	BASEPRI, r0
 8008d9a:	4770      	bx	lr
 8008d9c:	f3af 8000 	nop.w

08008da0 <pxCurrentTCBConst2>:
 8008da0:	20001bd4 	.word	0x20001bd4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008da4:	bf00      	nop
 8008da6:	bf00      	nop

08008da8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008da8:	4808      	ldr	r0, [pc, #32]	@ (8008dcc <prvPortStartFirstTask+0x24>)
 8008daa:	6800      	ldr	r0, [r0, #0]
 8008dac:	6800      	ldr	r0, [r0, #0]
 8008dae:	f380 8808 	msr	MSP, r0
 8008db2:	f04f 0000 	mov.w	r0, #0
 8008db6:	f380 8814 	msr	CONTROL, r0
 8008dba:	b662      	cpsie	i
 8008dbc:	b661      	cpsie	f
 8008dbe:	f3bf 8f4f 	dsb	sy
 8008dc2:	f3bf 8f6f 	isb	sy
 8008dc6:	df00      	svc	0
 8008dc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008dca:	bf00      	nop
 8008dcc:	e000ed08 	.word	0xe000ed08

08008dd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008dd6:	4b37      	ldr	r3, [pc, #220]	@ (8008eb4 <xPortStartScheduler+0xe4>)
 8008dd8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	22ff      	movs	r2, #255	@ 0xff
 8008de6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008df0:	78fb      	ldrb	r3, [r7, #3]
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008df8:	b2da      	uxtb	r2, r3
 8008dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8008eb8 <xPortStartScheduler+0xe8>)
 8008dfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e00:	2207      	movs	r2, #7
 8008e02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e04:	e009      	b.n	8008e1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008e06:	4b2d      	ldr	r3, [pc, #180]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	4a2b      	ldr	r2, [pc, #172]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e10:	78fb      	ldrb	r3, [r7, #3]
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	005b      	lsls	r3, r3, #1
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e1a:	78fb      	ldrb	r3, [r7, #3]
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e22:	2b80      	cmp	r3, #128	@ 0x80
 8008e24:	d0ef      	beq.n	8008e06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e26:	4b25      	ldr	r3, [pc, #148]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f1c3 0307 	rsb	r3, r3, #7
 8008e2e:	2b04      	cmp	r3, #4
 8008e30:	d00d      	beq.n	8008e4e <xPortStartScheduler+0x7e>
	__asm volatile
 8008e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e36:	b672      	cpsid	i
 8008e38:	f383 8811 	msr	BASEPRI, r3
 8008e3c:	f3bf 8f6f 	isb	sy
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	b662      	cpsie	i
 8008e46:	60bb      	str	r3, [r7, #8]
}
 8008e48:	bf00      	nop
 8008e4a:	bf00      	nop
 8008e4c:	e7fd      	b.n	8008e4a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	021b      	lsls	r3, r3, #8
 8008e54:	4a19      	ldr	r2, [pc, #100]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e58:	4b18      	ldr	r3, [pc, #96]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e60:	4a16      	ldr	r2, [pc, #88]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	b2da      	uxtb	r2, r3
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e6c:	4b14      	ldr	r3, [pc, #80]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a13      	ldr	r2, [pc, #76]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008e76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e78:	4b11      	ldr	r3, [pc, #68]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a10      	ldr	r2, [pc, #64]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008e82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e84:	f000 f8dc 	bl	8009040 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e88:	4b0e      	ldr	r3, [pc, #56]	@ (8008ec4 <xPortStartScheduler+0xf4>)
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e8e:	f000 f8fb 	bl	8009088 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e92:	4b0d      	ldr	r3, [pc, #52]	@ (8008ec8 <xPortStartScheduler+0xf8>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a0c      	ldr	r2, [pc, #48]	@ (8008ec8 <xPortStartScheduler+0xf8>)
 8008e98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008e9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e9e:	f7ff ff83 	bl	8008da8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ea2:	f7fe ff2d 	bl	8007d00 <vTaskSwitchContext>
	prvTaskExitError();
 8008ea6:	f7ff ff39 	bl	8008d1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3710      	adds	r7, #16
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	e000e400 	.word	0xe000e400
 8008eb8:	20002200 	.word	0x20002200
 8008ebc:	20002204 	.word	0x20002204
 8008ec0:	e000ed20 	.word	0xe000ed20
 8008ec4:	2000000c 	.word	0x2000000c
 8008ec8:	e000ef34 	.word	0xe000ef34

08008ecc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
	__asm volatile
 8008ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed6:	b672      	cpsid	i
 8008ed8:	f383 8811 	msr	BASEPRI, r3
 8008edc:	f3bf 8f6f 	isb	sy
 8008ee0:	f3bf 8f4f 	dsb	sy
 8008ee4:	b662      	cpsie	i
 8008ee6:	607b      	str	r3, [r7, #4]
}
 8008ee8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008eea:	4b11      	ldr	r3, [pc, #68]	@ (8008f30 <vPortEnterCritical+0x64>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	4a0f      	ldr	r2, [pc, #60]	@ (8008f30 <vPortEnterCritical+0x64>)
 8008ef2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8008f30 <vPortEnterCritical+0x64>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d112      	bne.n	8008f22 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008efc:	4b0d      	ldr	r3, [pc, #52]	@ (8008f34 <vPortEnterCritical+0x68>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00d      	beq.n	8008f22 <vPortEnterCritical+0x56>
	__asm volatile
 8008f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0a:	b672      	cpsid	i
 8008f0c:	f383 8811 	msr	BASEPRI, r3
 8008f10:	f3bf 8f6f 	isb	sy
 8008f14:	f3bf 8f4f 	dsb	sy
 8008f18:	b662      	cpsie	i
 8008f1a:	603b      	str	r3, [r7, #0]
}
 8008f1c:	bf00      	nop
 8008f1e:	bf00      	nop
 8008f20:	e7fd      	b.n	8008f1e <vPortEnterCritical+0x52>
	}
}
 8008f22:	bf00      	nop
 8008f24:	370c      	adds	r7, #12
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	2000000c 	.word	0x2000000c
 8008f34:	e000ed04 	.word	0xe000ed04

08008f38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f3e:	4b13      	ldr	r3, [pc, #76]	@ (8008f8c <vPortExitCritical+0x54>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d10d      	bne.n	8008f62 <vPortExitCritical+0x2a>
	__asm volatile
 8008f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4a:	b672      	cpsid	i
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	b662      	cpsie	i
 8008f5a:	607b      	str	r3, [r7, #4]
}
 8008f5c:	bf00      	nop
 8008f5e:	bf00      	nop
 8008f60:	e7fd      	b.n	8008f5e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008f62:	4b0a      	ldr	r3, [pc, #40]	@ (8008f8c <vPortExitCritical+0x54>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	3b01      	subs	r3, #1
 8008f68:	4a08      	ldr	r2, [pc, #32]	@ (8008f8c <vPortExitCritical+0x54>)
 8008f6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f6c:	4b07      	ldr	r3, [pc, #28]	@ (8008f8c <vPortExitCritical+0x54>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d105      	bne.n	8008f80 <vPortExitCritical+0x48>
 8008f74:	2300      	movs	r3, #0
 8008f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	f383 8811 	msr	BASEPRI, r3
}
 8008f7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f80:	bf00      	nop
 8008f82:	370c      	adds	r7, #12
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr
 8008f8c:	2000000c 	.word	0x2000000c

08008f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f90:	f3ef 8009 	mrs	r0, PSP
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	4b15      	ldr	r3, [pc, #84]	@ (8008ff0 <pxCurrentTCBConst>)
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	f01e 0f10 	tst.w	lr, #16
 8008fa0:	bf08      	it	eq
 8008fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008faa:	6010      	str	r0, [r2, #0]
 8008fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008fb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008fb4:	b672      	cpsid	i
 8008fb6:	f380 8811 	msr	BASEPRI, r0
 8008fba:	f3bf 8f4f 	dsb	sy
 8008fbe:	f3bf 8f6f 	isb	sy
 8008fc2:	b662      	cpsie	i
 8008fc4:	f7fe fe9c 	bl	8007d00 <vTaskSwitchContext>
 8008fc8:	f04f 0000 	mov.w	r0, #0
 8008fcc:	f380 8811 	msr	BASEPRI, r0
 8008fd0:	bc09      	pop	{r0, r3}
 8008fd2:	6819      	ldr	r1, [r3, #0]
 8008fd4:	6808      	ldr	r0, [r1, #0]
 8008fd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fda:	f01e 0f10 	tst.w	lr, #16
 8008fde:	bf08      	it	eq
 8008fe0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fe4:	f380 8809 	msr	PSP, r0
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop

08008ff0 <pxCurrentTCBConst>:
 8008ff0:	20001bd4 	.word	0x20001bd4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ff4:	bf00      	nop
 8008ff6:	bf00      	nop

08008ff8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8008ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009002:	b672      	cpsid	i
 8009004:	f383 8811 	msr	BASEPRI, r3
 8009008:	f3bf 8f6f 	isb	sy
 800900c:	f3bf 8f4f 	dsb	sy
 8009010:	b662      	cpsie	i
 8009012:	607b      	str	r3, [r7, #4]
}
 8009014:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009016:	f7fe fdb7 	bl	8007b88 <xTaskIncrementTick>
 800901a:	4603      	mov	r3, r0
 800901c:	2b00      	cmp	r3, #0
 800901e:	d003      	beq.n	8009028 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009020:	4b06      	ldr	r3, [pc, #24]	@ (800903c <xPortSysTickHandler+0x44>)
 8009022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009026:	601a      	str	r2, [r3, #0]
 8009028:	2300      	movs	r3, #0
 800902a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	f383 8811 	msr	BASEPRI, r3
}
 8009032:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009034:	bf00      	nop
 8009036:	3708      	adds	r7, #8
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}
 800903c:	e000ed04 	.word	0xe000ed04

08009040 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009040:	b480      	push	{r7}
 8009042:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009044:	4b0b      	ldr	r3, [pc, #44]	@ (8009074 <vPortSetupTimerInterrupt+0x34>)
 8009046:	2200      	movs	r2, #0
 8009048:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800904a:	4b0b      	ldr	r3, [pc, #44]	@ (8009078 <vPortSetupTimerInterrupt+0x38>)
 800904c:	2200      	movs	r2, #0
 800904e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009050:	4b0a      	ldr	r3, [pc, #40]	@ (800907c <vPortSetupTimerInterrupt+0x3c>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a0a      	ldr	r2, [pc, #40]	@ (8009080 <vPortSetupTimerInterrupt+0x40>)
 8009056:	fba2 2303 	umull	r2, r3, r2, r3
 800905a:	099b      	lsrs	r3, r3, #6
 800905c:	4a09      	ldr	r2, [pc, #36]	@ (8009084 <vPortSetupTimerInterrupt+0x44>)
 800905e:	3b01      	subs	r3, #1
 8009060:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009062:	4b04      	ldr	r3, [pc, #16]	@ (8009074 <vPortSetupTimerInterrupt+0x34>)
 8009064:	2207      	movs	r2, #7
 8009066:	601a      	str	r2, [r3, #0]
}
 8009068:	bf00      	nop
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr
 8009072:	bf00      	nop
 8009074:	e000e010 	.word	0xe000e010
 8009078:	e000e018 	.word	0xe000e018
 800907c:	20000000 	.word	0x20000000
 8009080:	10624dd3 	.word	0x10624dd3
 8009084:	e000e014 	.word	0xe000e014

08009088 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009088:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009098 <vPortEnableVFP+0x10>
 800908c:	6801      	ldr	r1, [r0, #0]
 800908e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009092:	6001      	str	r1, [r0, #0]
 8009094:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009096:	bf00      	nop
 8009098:	e000ed88 	.word	0xe000ed88

0800909c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80090a2:	f3ef 8305 	mrs	r3, IPSR
 80090a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2b0f      	cmp	r3, #15
 80090ac:	d917      	bls.n	80090de <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80090ae:	4a1a      	ldr	r2, [pc, #104]	@ (8009118 <vPortValidateInterruptPriority+0x7c>)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	4413      	add	r3, r2
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80090b8:	4b18      	ldr	r3, [pc, #96]	@ (800911c <vPortValidateInterruptPriority+0x80>)
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	7afa      	ldrb	r2, [r7, #11]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d20d      	bcs.n	80090de <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80090c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c6:	b672      	cpsid	i
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	b662      	cpsie	i
 80090d6:	607b      	str	r3, [r7, #4]
}
 80090d8:	bf00      	nop
 80090da:	bf00      	nop
 80090dc:	e7fd      	b.n	80090da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80090de:	4b10      	ldr	r3, [pc, #64]	@ (8009120 <vPortValidateInterruptPriority+0x84>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80090e6:	4b0f      	ldr	r3, [pc, #60]	@ (8009124 <vPortValidateInterruptPriority+0x88>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d90d      	bls.n	800910a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80090ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f2:	b672      	cpsid	i
 80090f4:	f383 8811 	msr	BASEPRI, r3
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	b662      	cpsie	i
 8009102:	603b      	str	r3, [r7, #0]
}
 8009104:	bf00      	nop
 8009106:	bf00      	nop
 8009108:	e7fd      	b.n	8009106 <vPortValidateInterruptPriority+0x6a>
	}
 800910a:	bf00      	nop
 800910c:	3714      	adds	r7, #20
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr
 8009116:	bf00      	nop
 8009118:	e000e3f0 	.word	0xe000e3f0
 800911c:	20002200 	.word	0x20002200
 8009120:	e000ed0c 	.word	0xe000ed0c
 8009124:	20002204 	.word	0x20002204

08009128 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b08a      	sub	sp, #40	@ 0x28
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009130:	2300      	movs	r3, #0
 8009132:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009134:	f7fe fc58 	bl	80079e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009138:	4b5d      	ldr	r3, [pc, #372]	@ (80092b0 <pvPortMalloc+0x188>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d101      	bne.n	8009144 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009140:	f000 f920 	bl	8009384 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009144:	4b5b      	ldr	r3, [pc, #364]	@ (80092b4 <pvPortMalloc+0x18c>)
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4013      	ands	r3, r2
 800914c:	2b00      	cmp	r3, #0
 800914e:	f040 8094 	bne.w	800927a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d020      	beq.n	800919a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8009158:	2208      	movs	r2, #8
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	4413      	add	r3, r2
 800915e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f003 0307 	and.w	r3, r3, #7
 8009166:	2b00      	cmp	r3, #0
 8009168:	d017      	beq.n	800919a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f023 0307 	bic.w	r3, r3, #7
 8009170:	3308      	adds	r3, #8
 8009172:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f003 0307 	and.w	r3, r3, #7
 800917a:	2b00      	cmp	r3, #0
 800917c:	d00d      	beq.n	800919a <pvPortMalloc+0x72>
	__asm volatile
 800917e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009182:	b672      	cpsid	i
 8009184:	f383 8811 	msr	BASEPRI, r3
 8009188:	f3bf 8f6f 	isb	sy
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	b662      	cpsie	i
 8009192:	617b      	str	r3, [r7, #20]
}
 8009194:	bf00      	nop
 8009196:	bf00      	nop
 8009198:	e7fd      	b.n	8009196 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d06c      	beq.n	800927a <pvPortMalloc+0x152>
 80091a0:	4b45      	ldr	r3, [pc, #276]	@ (80092b8 <pvPortMalloc+0x190>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d867      	bhi.n	800927a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80091aa:	4b44      	ldr	r3, [pc, #272]	@ (80092bc <pvPortMalloc+0x194>)
 80091ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80091ae:	4b43      	ldr	r3, [pc, #268]	@ (80092bc <pvPortMalloc+0x194>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091b4:	e004      	b.n	80091c0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80091b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80091ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d903      	bls.n	80091d2 <pvPortMalloc+0xaa>
 80091ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d1f1      	bne.n	80091b6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80091d2:	4b37      	ldr	r3, [pc, #220]	@ (80092b0 <pvPortMalloc+0x188>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091d8:	429a      	cmp	r2, r3
 80091da:	d04e      	beq.n	800927a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80091dc:	6a3b      	ldr	r3, [r7, #32]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2208      	movs	r2, #8
 80091e2:	4413      	add	r3, r2
 80091e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80091e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	6a3b      	ldr	r3, [r7, #32]
 80091ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	1ad2      	subs	r2, r2, r3
 80091f6:	2308      	movs	r3, #8
 80091f8:	005b      	lsls	r3, r3, #1
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d922      	bls.n	8009244 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80091fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4413      	add	r3, r2
 8009204:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009206:	69bb      	ldr	r3, [r7, #24]
 8009208:	f003 0307 	and.w	r3, r3, #7
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00d      	beq.n	800922c <pvPortMalloc+0x104>
	__asm volatile
 8009210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009214:	b672      	cpsid	i
 8009216:	f383 8811 	msr	BASEPRI, r3
 800921a:	f3bf 8f6f 	isb	sy
 800921e:	f3bf 8f4f 	dsb	sy
 8009222:	b662      	cpsie	i
 8009224:	613b      	str	r3, [r7, #16]
}
 8009226:	bf00      	nop
 8009228:	bf00      	nop
 800922a:	e7fd      	b.n	8009228 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800922c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800922e:	685a      	ldr	r2, [r3, #4]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	1ad2      	subs	r2, r2, r3
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800923e:	69b8      	ldr	r0, [r7, #24]
 8009240:	f000 f902 	bl	8009448 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009244:	4b1c      	ldr	r3, [pc, #112]	@ (80092b8 <pvPortMalloc+0x190>)
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	1ad3      	subs	r3, r2, r3
 800924e:	4a1a      	ldr	r2, [pc, #104]	@ (80092b8 <pvPortMalloc+0x190>)
 8009250:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009252:	4b19      	ldr	r3, [pc, #100]	@ (80092b8 <pvPortMalloc+0x190>)
 8009254:	681a      	ldr	r2, [r3, #0]
 8009256:	4b1a      	ldr	r3, [pc, #104]	@ (80092c0 <pvPortMalloc+0x198>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	429a      	cmp	r2, r3
 800925c:	d203      	bcs.n	8009266 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800925e:	4b16      	ldr	r3, [pc, #88]	@ (80092b8 <pvPortMalloc+0x190>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a17      	ldr	r2, [pc, #92]	@ (80092c0 <pvPortMalloc+0x198>)
 8009264:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009268:	685a      	ldr	r2, [r3, #4]
 800926a:	4b12      	ldr	r3, [pc, #72]	@ (80092b4 <pvPortMalloc+0x18c>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	431a      	orrs	r2, r3
 8009270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009272:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009276:	2200      	movs	r2, #0
 8009278:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800927a:	f7fe fbc3 	bl	8007a04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800927e:	69fb      	ldr	r3, [r7, #28]
 8009280:	f003 0307 	and.w	r3, r3, #7
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00d      	beq.n	80092a4 <pvPortMalloc+0x17c>
	__asm volatile
 8009288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928c:	b672      	cpsid	i
 800928e:	f383 8811 	msr	BASEPRI, r3
 8009292:	f3bf 8f6f 	isb	sy
 8009296:	f3bf 8f4f 	dsb	sy
 800929a:	b662      	cpsie	i
 800929c:	60fb      	str	r3, [r7, #12]
}
 800929e:	bf00      	nop
 80092a0:	bf00      	nop
 80092a2:	e7fd      	b.n	80092a0 <pvPortMalloc+0x178>
	return pvReturn;
 80092a4:	69fb      	ldr	r3, [r7, #28]
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3728      	adds	r7, #40	@ 0x28
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	bf00      	nop
 80092b0:	20005e10 	.word	0x20005e10
 80092b4:	20005e1c 	.word	0x20005e1c
 80092b8:	20005e14 	.word	0x20005e14
 80092bc:	20005e08 	.word	0x20005e08
 80092c0:	20005e18 	.word	0x20005e18

080092c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b086      	sub	sp, #24
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d04e      	beq.n	8009374 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80092d6:	2308      	movs	r3, #8
 80092d8:	425b      	negs	r3, r3
 80092da:	697a      	ldr	r2, [r7, #20]
 80092dc:	4413      	add	r3, r2
 80092de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	685a      	ldr	r2, [r3, #4]
 80092e8:	4b24      	ldr	r3, [pc, #144]	@ (800937c <vPortFree+0xb8>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4013      	ands	r3, r2
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d10d      	bne.n	800930e <vPortFree+0x4a>
	__asm volatile
 80092f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f6:	b672      	cpsid	i
 80092f8:	f383 8811 	msr	BASEPRI, r3
 80092fc:	f3bf 8f6f 	isb	sy
 8009300:	f3bf 8f4f 	dsb	sy
 8009304:	b662      	cpsie	i
 8009306:	60fb      	str	r3, [r7, #12]
}
 8009308:	bf00      	nop
 800930a:	bf00      	nop
 800930c:	e7fd      	b.n	800930a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00d      	beq.n	8009332 <vPortFree+0x6e>
	__asm volatile
 8009316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931a:	b672      	cpsid	i
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	b662      	cpsie	i
 800932a:	60bb      	str	r3, [r7, #8]
}
 800932c:	bf00      	nop
 800932e:	bf00      	nop
 8009330:	e7fd      	b.n	800932e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	685a      	ldr	r2, [r3, #4]
 8009336:	4b11      	ldr	r3, [pc, #68]	@ (800937c <vPortFree+0xb8>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4013      	ands	r3, r2
 800933c:	2b00      	cmp	r3, #0
 800933e:	d019      	beq.n	8009374 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d115      	bne.n	8009374 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	685a      	ldr	r2, [r3, #4]
 800934c:	4b0b      	ldr	r3, [pc, #44]	@ (800937c <vPortFree+0xb8>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	43db      	mvns	r3, r3
 8009352:	401a      	ands	r2, r3
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009358:	f7fe fb46 	bl	80079e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	4b07      	ldr	r3, [pc, #28]	@ (8009380 <vPortFree+0xbc>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4413      	add	r3, r2
 8009366:	4a06      	ldr	r2, [pc, #24]	@ (8009380 <vPortFree+0xbc>)
 8009368:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800936a:	6938      	ldr	r0, [r7, #16]
 800936c:	f000 f86c 	bl	8009448 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009370:	f7fe fb48 	bl	8007a04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009374:	bf00      	nop
 8009376:	3718      	adds	r7, #24
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	20005e1c 	.word	0x20005e1c
 8009380:	20005e14 	.word	0x20005e14

08009384 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800938a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800938e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009390:	4b27      	ldr	r3, [pc, #156]	@ (8009430 <prvHeapInit+0xac>)
 8009392:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f003 0307 	and.w	r3, r3, #7
 800939a:	2b00      	cmp	r3, #0
 800939c:	d00c      	beq.n	80093b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	3307      	adds	r3, #7
 80093a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f023 0307 	bic.w	r3, r3, #7
 80093aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80093ac:	68ba      	ldr	r2, [r7, #8]
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	1ad3      	subs	r3, r2, r3
 80093b2:	4a1f      	ldr	r2, [pc, #124]	@ (8009430 <prvHeapInit+0xac>)
 80093b4:	4413      	add	r3, r2
 80093b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80093bc:	4a1d      	ldr	r2, [pc, #116]	@ (8009434 <prvHeapInit+0xb0>)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80093c2:	4b1c      	ldr	r3, [pc, #112]	@ (8009434 <prvHeapInit+0xb0>)
 80093c4:	2200      	movs	r2, #0
 80093c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	68ba      	ldr	r2, [r7, #8]
 80093cc:	4413      	add	r3, r2
 80093ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80093d0:	2208      	movs	r2, #8
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	1a9b      	subs	r3, r3, r2
 80093d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f023 0307 	bic.w	r3, r3, #7
 80093de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	4a15      	ldr	r2, [pc, #84]	@ (8009438 <prvHeapInit+0xb4>)
 80093e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80093e6:	4b14      	ldr	r3, [pc, #80]	@ (8009438 <prvHeapInit+0xb4>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2200      	movs	r2, #0
 80093ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093ee:	4b12      	ldr	r3, [pc, #72]	@ (8009438 <prvHeapInit+0xb4>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	2200      	movs	r2, #0
 80093f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	68fa      	ldr	r2, [r7, #12]
 80093fe:	1ad2      	subs	r2, r2, r3
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009404:	4b0c      	ldr	r3, [pc, #48]	@ (8009438 <prvHeapInit+0xb4>)
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	4a0a      	ldr	r2, [pc, #40]	@ (800943c <prvHeapInit+0xb8>)
 8009412:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	4a09      	ldr	r2, [pc, #36]	@ (8009440 <prvHeapInit+0xbc>)
 800941a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800941c:	4b09      	ldr	r3, [pc, #36]	@ (8009444 <prvHeapInit+0xc0>)
 800941e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009422:	601a      	str	r2, [r3, #0]
}
 8009424:	bf00      	nop
 8009426:	3714      	adds	r7, #20
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr
 8009430:	20002208 	.word	0x20002208
 8009434:	20005e08 	.word	0x20005e08
 8009438:	20005e10 	.word	0x20005e10
 800943c:	20005e18 	.word	0x20005e18
 8009440:	20005e14 	.word	0x20005e14
 8009444:	20005e1c 	.word	0x20005e1c

08009448 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009448:	b480      	push	{r7}
 800944a:	b085      	sub	sp, #20
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009450:	4b28      	ldr	r3, [pc, #160]	@ (80094f4 <prvInsertBlockIntoFreeList+0xac>)
 8009452:	60fb      	str	r3, [r7, #12]
 8009454:	e002      	b.n	800945c <prvInsertBlockIntoFreeList+0x14>
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	60fb      	str	r3, [r7, #12]
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	429a      	cmp	r2, r3
 8009464:	d8f7      	bhi.n	8009456 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	68ba      	ldr	r2, [r7, #8]
 8009470:	4413      	add	r3, r2
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	429a      	cmp	r2, r3
 8009476:	d108      	bne.n	800948a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	685a      	ldr	r2, [r3, #4]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	441a      	add	r2, r3
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	68ba      	ldr	r2, [r7, #8]
 8009494:	441a      	add	r2, r3
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	429a      	cmp	r2, r3
 800949c:	d118      	bne.n	80094d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	4b15      	ldr	r3, [pc, #84]	@ (80094f8 <prvInsertBlockIntoFreeList+0xb0>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d00d      	beq.n	80094c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	685a      	ldr	r2, [r3, #4]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	685b      	ldr	r3, [r3, #4]
 80094b4:	441a      	add	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	601a      	str	r2, [r3, #0]
 80094c4:	e008      	b.n	80094d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80094c6:	4b0c      	ldr	r3, [pc, #48]	@ (80094f8 <prvInsertBlockIntoFreeList+0xb0>)
 80094c8:	681a      	ldr	r2, [r3, #0]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	601a      	str	r2, [r3, #0]
 80094ce:	e003      	b.n	80094d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d002      	beq.n	80094e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094e6:	bf00      	nop
 80094e8:	3714      	adds	r7, #20
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr
 80094f2:	bf00      	nop
 80094f4:	20005e08 	.word	0x20005e08
 80094f8:	20005e10 	.word	0x20005e10

080094fc <memset>:
 80094fc:	4402      	add	r2, r0
 80094fe:	4603      	mov	r3, r0
 8009500:	4293      	cmp	r3, r2
 8009502:	d100      	bne.n	8009506 <memset+0xa>
 8009504:	4770      	bx	lr
 8009506:	f803 1b01 	strb.w	r1, [r3], #1
 800950a:	e7f9      	b.n	8009500 <memset+0x4>

0800950c <_reclaim_reent>:
 800950c:	4b29      	ldr	r3, [pc, #164]	@ (80095b4 <_reclaim_reent+0xa8>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4283      	cmp	r3, r0
 8009512:	b570      	push	{r4, r5, r6, lr}
 8009514:	4604      	mov	r4, r0
 8009516:	d04b      	beq.n	80095b0 <_reclaim_reent+0xa4>
 8009518:	69c3      	ldr	r3, [r0, #28]
 800951a:	b1ab      	cbz	r3, 8009548 <_reclaim_reent+0x3c>
 800951c:	68db      	ldr	r3, [r3, #12]
 800951e:	b16b      	cbz	r3, 800953c <_reclaim_reent+0x30>
 8009520:	2500      	movs	r5, #0
 8009522:	69e3      	ldr	r3, [r4, #28]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	5959      	ldr	r1, [r3, r5]
 8009528:	2900      	cmp	r1, #0
 800952a:	d13b      	bne.n	80095a4 <_reclaim_reent+0x98>
 800952c:	3504      	adds	r5, #4
 800952e:	2d80      	cmp	r5, #128	@ 0x80
 8009530:	d1f7      	bne.n	8009522 <_reclaim_reent+0x16>
 8009532:	69e3      	ldr	r3, [r4, #28]
 8009534:	4620      	mov	r0, r4
 8009536:	68d9      	ldr	r1, [r3, #12]
 8009538:	f000 f872 	bl	8009620 <_free_r>
 800953c:	69e3      	ldr	r3, [r4, #28]
 800953e:	6819      	ldr	r1, [r3, #0]
 8009540:	b111      	cbz	r1, 8009548 <_reclaim_reent+0x3c>
 8009542:	4620      	mov	r0, r4
 8009544:	f000 f86c 	bl	8009620 <_free_r>
 8009548:	6961      	ldr	r1, [r4, #20]
 800954a:	b111      	cbz	r1, 8009552 <_reclaim_reent+0x46>
 800954c:	4620      	mov	r0, r4
 800954e:	f000 f867 	bl	8009620 <_free_r>
 8009552:	69e1      	ldr	r1, [r4, #28]
 8009554:	b111      	cbz	r1, 800955c <_reclaim_reent+0x50>
 8009556:	4620      	mov	r0, r4
 8009558:	f000 f862 	bl	8009620 <_free_r>
 800955c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800955e:	b111      	cbz	r1, 8009566 <_reclaim_reent+0x5a>
 8009560:	4620      	mov	r0, r4
 8009562:	f000 f85d 	bl	8009620 <_free_r>
 8009566:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009568:	b111      	cbz	r1, 8009570 <_reclaim_reent+0x64>
 800956a:	4620      	mov	r0, r4
 800956c:	f000 f858 	bl	8009620 <_free_r>
 8009570:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009572:	b111      	cbz	r1, 800957a <_reclaim_reent+0x6e>
 8009574:	4620      	mov	r0, r4
 8009576:	f000 f853 	bl	8009620 <_free_r>
 800957a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800957c:	b111      	cbz	r1, 8009584 <_reclaim_reent+0x78>
 800957e:	4620      	mov	r0, r4
 8009580:	f000 f84e 	bl	8009620 <_free_r>
 8009584:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009586:	b111      	cbz	r1, 800958e <_reclaim_reent+0x82>
 8009588:	4620      	mov	r0, r4
 800958a:	f000 f849 	bl	8009620 <_free_r>
 800958e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009590:	b111      	cbz	r1, 8009598 <_reclaim_reent+0x8c>
 8009592:	4620      	mov	r0, r4
 8009594:	f000 f844 	bl	8009620 <_free_r>
 8009598:	6a23      	ldr	r3, [r4, #32]
 800959a:	b14b      	cbz	r3, 80095b0 <_reclaim_reent+0xa4>
 800959c:	4620      	mov	r0, r4
 800959e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80095a2:	4718      	bx	r3
 80095a4:	680e      	ldr	r6, [r1, #0]
 80095a6:	4620      	mov	r0, r4
 80095a8:	f000 f83a 	bl	8009620 <_free_r>
 80095ac:	4631      	mov	r1, r6
 80095ae:	e7bb      	b.n	8009528 <_reclaim_reent+0x1c>
 80095b0:	bd70      	pop	{r4, r5, r6, pc}
 80095b2:	bf00      	nop
 80095b4:	20000010 	.word	0x20000010

080095b8 <__libc_init_array>:
 80095b8:	b570      	push	{r4, r5, r6, lr}
 80095ba:	4d0d      	ldr	r5, [pc, #52]	@ (80095f0 <__libc_init_array+0x38>)
 80095bc:	4c0d      	ldr	r4, [pc, #52]	@ (80095f4 <__libc_init_array+0x3c>)
 80095be:	1b64      	subs	r4, r4, r5
 80095c0:	10a4      	asrs	r4, r4, #2
 80095c2:	2600      	movs	r6, #0
 80095c4:	42a6      	cmp	r6, r4
 80095c6:	d109      	bne.n	80095dc <__libc_init_array+0x24>
 80095c8:	4d0b      	ldr	r5, [pc, #44]	@ (80095f8 <__libc_init_array+0x40>)
 80095ca:	4c0c      	ldr	r4, [pc, #48]	@ (80095fc <__libc_init_array+0x44>)
 80095cc:	f000 f87e 	bl	80096cc <_init>
 80095d0:	1b64      	subs	r4, r4, r5
 80095d2:	10a4      	asrs	r4, r4, #2
 80095d4:	2600      	movs	r6, #0
 80095d6:	42a6      	cmp	r6, r4
 80095d8:	d105      	bne.n	80095e6 <__libc_init_array+0x2e>
 80095da:	bd70      	pop	{r4, r5, r6, pc}
 80095dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80095e0:	4798      	blx	r3
 80095e2:	3601      	adds	r6, #1
 80095e4:	e7ee      	b.n	80095c4 <__libc_init_array+0xc>
 80095e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80095ea:	4798      	blx	r3
 80095ec:	3601      	adds	r6, #1
 80095ee:	e7f2      	b.n	80095d6 <__libc_init_array+0x1e>
 80095f0:	08009840 	.word	0x08009840
 80095f4:	08009840 	.word	0x08009840
 80095f8:	08009840 	.word	0x08009840
 80095fc:	08009844 	.word	0x08009844

08009600 <__retarget_lock_acquire_recursive>:
 8009600:	4770      	bx	lr

08009602 <__retarget_lock_release_recursive>:
 8009602:	4770      	bx	lr

08009604 <memcpy>:
 8009604:	440a      	add	r2, r1
 8009606:	4291      	cmp	r1, r2
 8009608:	f100 33ff 	add.w	r3, r0, #4294967295
 800960c:	d100      	bne.n	8009610 <memcpy+0xc>
 800960e:	4770      	bx	lr
 8009610:	b510      	push	{r4, lr}
 8009612:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009616:	f803 4f01 	strb.w	r4, [r3, #1]!
 800961a:	4291      	cmp	r1, r2
 800961c:	d1f9      	bne.n	8009612 <memcpy+0xe>
 800961e:	bd10      	pop	{r4, pc}

08009620 <_free_r>:
 8009620:	b538      	push	{r3, r4, r5, lr}
 8009622:	4605      	mov	r5, r0
 8009624:	2900      	cmp	r1, #0
 8009626:	d041      	beq.n	80096ac <_free_r+0x8c>
 8009628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800962c:	1f0c      	subs	r4, r1, #4
 800962e:	2b00      	cmp	r3, #0
 8009630:	bfb8      	it	lt
 8009632:	18e4      	addlt	r4, r4, r3
 8009634:	f000 f83e 	bl	80096b4 <__malloc_lock>
 8009638:	4a1d      	ldr	r2, [pc, #116]	@ (80096b0 <_free_r+0x90>)
 800963a:	6813      	ldr	r3, [r2, #0]
 800963c:	b933      	cbnz	r3, 800964c <_free_r+0x2c>
 800963e:	6063      	str	r3, [r4, #4]
 8009640:	6014      	str	r4, [r2, #0]
 8009642:	4628      	mov	r0, r5
 8009644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009648:	f000 b83a 	b.w	80096c0 <__malloc_unlock>
 800964c:	42a3      	cmp	r3, r4
 800964e:	d908      	bls.n	8009662 <_free_r+0x42>
 8009650:	6820      	ldr	r0, [r4, #0]
 8009652:	1821      	adds	r1, r4, r0
 8009654:	428b      	cmp	r3, r1
 8009656:	bf01      	itttt	eq
 8009658:	6819      	ldreq	r1, [r3, #0]
 800965a:	685b      	ldreq	r3, [r3, #4]
 800965c:	1809      	addeq	r1, r1, r0
 800965e:	6021      	streq	r1, [r4, #0]
 8009660:	e7ed      	b.n	800963e <_free_r+0x1e>
 8009662:	461a      	mov	r2, r3
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	b10b      	cbz	r3, 800966c <_free_r+0x4c>
 8009668:	42a3      	cmp	r3, r4
 800966a:	d9fa      	bls.n	8009662 <_free_r+0x42>
 800966c:	6811      	ldr	r1, [r2, #0]
 800966e:	1850      	adds	r0, r2, r1
 8009670:	42a0      	cmp	r0, r4
 8009672:	d10b      	bne.n	800968c <_free_r+0x6c>
 8009674:	6820      	ldr	r0, [r4, #0]
 8009676:	4401      	add	r1, r0
 8009678:	1850      	adds	r0, r2, r1
 800967a:	4283      	cmp	r3, r0
 800967c:	6011      	str	r1, [r2, #0]
 800967e:	d1e0      	bne.n	8009642 <_free_r+0x22>
 8009680:	6818      	ldr	r0, [r3, #0]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	6053      	str	r3, [r2, #4]
 8009686:	4408      	add	r0, r1
 8009688:	6010      	str	r0, [r2, #0]
 800968a:	e7da      	b.n	8009642 <_free_r+0x22>
 800968c:	d902      	bls.n	8009694 <_free_r+0x74>
 800968e:	230c      	movs	r3, #12
 8009690:	602b      	str	r3, [r5, #0]
 8009692:	e7d6      	b.n	8009642 <_free_r+0x22>
 8009694:	6820      	ldr	r0, [r4, #0]
 8009696:	1821      	adds	r1, r4, r0
 8009698:	428b      	cmp	r3, r1
 800969a:	bf04      	itt	eq
 800969c:	6819      	ldreq	r1, [r3, #0]
 800969e:	685b      	ldreq	r3, [r3, #4]
 80096a0:	6063      	str	r3, [r4, #4]
 80096a2:	bf04      	itt	eq
 80096a4:	1809      	addeq	r1, r1, r0
 80096a6:	6021      	streq	r1, [r4, #0]
 80096a8:	6054      	str	r4, [r2, #4]
 80096aa:	e7ca      	b.n	8009642 <_free_r+0x22>
 80096ac:	bd38      	pop	{r3, r4, r5, pc}
 80096ae:	bf00      	nop
 80096b0:	20005f5c 	.word	0x20005f5c

080096b4 <__malloc_lock>:
 80096b4:	4801      	ldr	r0, [pc, #4]	@ (80096bc <__malloc_lock+0x8>)
 80096b6:	f7ff bfa3 	b.w	8009600 <__retarget_lock_acquire_recursive>
 80096ba:	bf00      	nop
 80096bc:	20005f58 	.word	0x20005f58

080096c0 <__malloc_unlock>:
 80096c0:	4801      	ldr	r0, [pc, #4]	@ (80096c8 <__malloc_unlock+0x8>)
 80096c2:	f7ff bf9e 	b.w	8009602 <__retarget_lock_release_recursive>
 80096c6:	bf00      	nop
 80096c8:	20005f58 	.word	0x20005f58

080096cc <_init>:
 80096cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ce:	bf00      	nop
 80096d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096d2:	bc08      	pop	{r3}
 80096d4:	469e      	mov	lr, r3
 80096d6:	4770      	bx	lr

080096d8 <_fini>:
 80096d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096da:	bf00      	nop
 80096dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096de:	bc08      	pop	{r3}
 80096e0:	469e      	mov	lr, r3
 80096e2:	4770      	bx	lr
