Early Power Estimator File Generator report for top_vga
Fri Oct 13 17:46:27 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Early Power Estimator File Generator Summary
  3. Early Power Estimator File Generator Settings
  4. Indeterminate Toggle Rates
  5. Early Power Estimator File Generator Generated Files
  6. Confidence Metric Details
  7. Signal Activities
  8. Early Power Estimator File Generator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Summary                                                   ;
+---------------------------------------------+--------------------------------------------------+
; Early Power Estimator File Generator Status ; Successful - Fri Oct 13 17:46:27 2023            ;
; Quartus Prime Version                       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition   ;
; Revision Name                               ; top_vga                                          ;
; Top-level Entity Name                       ; top_vga                                          ;
; Family                                      ; Cyclone V                                        ;
; Device                                      ; 5CSEMA5F31C6                                     ;
; Power Estimation Confidence                 ; Low: user provided insufficient toggle rate data ;
+---------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Settings                                              ;
+------------------------------------------------------------------+---------+---------------+
; Option                                                           ; Setting ; Default Value ;
+------------------------------------------------------------------+---------+---------------+
; Use smart compilation                                            ; Off     ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On      ; On            ;
; Enable compact report table                                      ; Off     ; Off           ;
; Default Power Toggle Rate                                        ; 12.5%   ; 12.5%         ;
; Default Power Input I/O Toggle Rate                              ; 12.5%   ; 12.5%         ;
; Use vectorless estimation                                        ; On      ; On            ;
; Use Input Files                                                  ; Off     ; Off           ;
; Filter Glitches in VCD File Reader                               ; On      ; On            ;
; Power Analyzer Report Signal Activity                            ; Off     ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off     ; Off           ;
; Device Power Characteristics                                     ; TYPICAL ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On      ; On            ;
; Specified Junction Temperature                                   ; 25      ; 25            ;
; Ambient Temperature                                              ; 25      ; 25            ;
; Use Custom Cooling Solution                                      ; Off     ; Off           ;
; Board Temperature                                                ; 25      ; 25            ;
; Enable HPS                                                       ; Off     ; Off           ;
; Processor Frequency                                              ; 0.0     ; 0.0           ;
+------------------------------------------------------------------+---------+---------------+


+---------------------------------------+
; Indeterminate Toggle Rates            ;
+---------+-----------------------------+
; Node    ; Reason                      ;
+---------+-----------------------------+
; reset_n ; No valid clock domain found ;
+---------+-----------------------------+


+----------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Generated Files                                   ;
+----------------------------------------------------------------+-----------------------+
; Description                                                    ; Filename              ;
+----------------------------------------------------------------+-----------------------+
; Design summary for PowerPlay Early Power Estimator spreadsheet ; top_vga_early_pwr.csv ;
+----------------------------------------------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                       ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+
; Data Source                                                                            ; Total       ; Pin        ; Registered  ; Combinational ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+
; Simulation (from file)                                                                 ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Node, entity or clock assignment                                                       ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 4 (1.8%)    ; 1 (3.2%)   ; 0 (0.0%)    ; 3 (2.1%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 4 (1.8%)    ; 1 (3.2%)   ; 0 (0.0%)    ; 3 (2.1%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Vectorless estimation                                                                  ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 210 (95.0%) ; 30 (96.8%) ; 47 (100.0%) ; 133 (93.0%)   ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 42 (19.0%)  ; 18 (58.1%) ; 0 (0.0%)    ; 24 (16.8%)    ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 210 (95.0%) ; 30 (96.8%) ; 47 (100.0%) ; 133 (93.0%)   ;
;                                                                                        ;             ;            ;             ;               ;
; Default assignment                                                                     ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 7 (3.2%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 7 (4.9%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 7 (3.2%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 7 (4.9%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Assumed 0                                                                              ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 0 (0.0%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------------------+
; Early Power Estimator File Generator Messages ;
+-----------------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Early Power Estimator File Generator
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Fri Oct 13 17:46:23 2023
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off top_vga -c top_vga --estimate_power=off --output_epe=top_vga_early_pwr.csv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'VGA_SDC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 9 -multiply_by 139 -duty_cycle 50.00 -name {uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: uut1|dcm_altera_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Critical Warning (215050): HPS power is being analyzed for a device with an HPS without HPS power.
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Warning (215044): No board thermal model was selected.  Analyzing without board thermal modeling.
Info (214002): Created Early Power Estimation file "top_vga_early_pwr.csv"
Info (215029): No power estimate will be produced.
Info (215049): Average toggle rate for this design is 31.789 millions of transitions / sec
Info: Quartus Prime Early Power Estimator File Generator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5213 megabytes
    Info: Processing ended: Fri Oct 13 17:46:27 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


