#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 12:35:47 2025
# Process ID: 65969
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 3143.548 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2440.379 ; gain = 115.992 ; free physical = 247006 ; free virtual = 367606
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65993
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2878.797 ; gain = 414.508 ; free physical = 246119 ; free virtual = 366972
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 4372.750 ; gain = 1908.461 ; free physical = 244402 ; free virtual = 365314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 4372.750 ; gain = 1908.461 ; free physical = 242272 ; free virtual = 363191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 4392.676 ; gain = 1928.387 ; free physical = 242131 ; free virtual = 363062
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 4392.676 ; gain = 1928.387 ; free physical = 228958 ; free virtual = 353239
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               12 Bit    Registers := 592   
	                8 Bit    Registers := 3132  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input    8 Bit        Muxes := 4135  
	   2 Input    7 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 500   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_1_reg_135833_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i4997_i_i_reg_135848_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i5037_i_i_reg_135828_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i5069_i_i_reg_135808_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_135783_reg[10]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i33_i_i_i_reg_135798_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i31_i31_i_i_i_reg_135788_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_135778_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_138683_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i_reg_138728_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_138683_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_138683_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_138683_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i_reg_138728_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_138683_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_138683_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_138683_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i_reg_138728_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_134993_reg[10]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_1_reg_135003_reg[10]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_138683_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i_reg_138728_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_reg_134998_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_reg_134988_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_reg_138678_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i_reg_138728_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i_i_i_reg_134018_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i_i_i_i_reg_134008_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_reg_138728_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_reg_138958_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_i_i_reg_133658_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48922_reg[7]' (FDE) to 'reg_49174_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_133888_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i_i_i_i_i_reg_133678_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_reg_136938_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_136943_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[8]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136483_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136478_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_1_reg_136463_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_1_reg_136473_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_reg_136468_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_136458_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_reg_138818_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_reg_138958_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_reg_135898_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135518_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i701_i_i_i_reg_135508_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i699_i699_i_i_i_reg_135498_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134418_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i895_i_i_i_1_reg_135423_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i_i1901_i_i_i_reg_138358_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48874_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48814_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_133718_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_reg_137688_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i2535_i2535_i_i_reg_138548_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49234_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_reg_135958_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_reg_137858_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i_i_i_reg_138838_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48838_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49018_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i_i_i_i_i_reg_133928_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i_i2127_i_i_i_reg_134878_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_reg_137148_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_137683_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49114_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i302_i_i_reg_138918_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_135548_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_25088_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_25084_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_25080_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_25076_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_25072_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_25068_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_25064_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_25060_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_25056_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_25052_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49294_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49368_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i72_i_i_i_reg_139008_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136013_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i381_i_i1655_i_i_i_reg_135098_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49270_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49066_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i419_i_i_i4247_i_i_reg_136178_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i_i_i_reg_138668_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_reg_134178_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i4281_i_i_reg_136158_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i2515_i_i_i_reg_134708_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_134848_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i_i701_i701_i701_i_i_reg_137968_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i4567_i_i_reg_136018_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i_i_i_i_reg_134678_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i2013_i2013_i_i_reg_137298_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i_i_i_i4529_i_i_reg_136048_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:19 . Memory (MB): peak = 4408.688 ; gain = 1944.398 ; free physical = 225367 ; free virtual = 352019
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:48 . Memory (MB): peak = 4408.688 ; gain = 1944.398 ; free physical = 225167 ; free virtual = 351926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i33_i33_i_i_i_i_i2409_i_i_i_1_reg_134773_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/reg_49060_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i_i_i_i_i26_i_1_reg_138653_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i33_i33_i_i187_i_i_i2095_i_i_i_1_reg_134913_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_1_reg_135373_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_1_reg_134183_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_1_reg_134723_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i31_i_i_i259_i_i893_i_i_i_i_1_reg_134323_reg[11] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:40 ; elapsed = 00:02:57 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 219008 ; free virtual = 345779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 222783 ; free virtual = 349620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:17 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 220564 ; free virtual = 347400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:21 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 224854 ; free virtual = 351690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:04 ; elapsed = 00:03:21 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 224852 ; free virtual = 351688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:17 ; elapsed = 00:03:35 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 219770 ; free virtual = 346607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:18 ; elapsed = 00:03:36 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 219770 ; free virtual = 346607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    11|
|3     |LUT2  |  4873|
|4     |LUT3  |  3500|
|5     |LUT4  |  9403|
|6     |LUT5  | 10821|
|7     |LUT6  | 35048|
|8     |MUXF7 |   217|
|9     |FDRE  | 28194|
|10    |FDSE  |    38|
|11    |IBUF  | 20004|
|12    |OBUF  |    93|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 112203|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |     70|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S                                                   |     32|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_17                                       |     21|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_0                                                 |     33|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_16                                       |     21|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_1                                                 |     32|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_15                                       |     21|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_2                                                 |     34|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_14                                       |     21|
|11    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_3                                                 |     34|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_13                                       |     21|
|13    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_4                                                 |     33|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_12                                       |     21|
|15    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_5                                                 |     31|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_11                                       |     21|
|17    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_6                                                 |     33|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_10                                       |     21|
|19    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_7                                                 |     32|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_9                                        |     21|
|21    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_8                                                 |     35|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |     21|
|23    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4 |  91696|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:18 ; elapsed = 00:03:36 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 220527 ; free virtual = 347364
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:21 ; elapsed = 00:03:38 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 235849 ; free virtual = 362685
Synthesis Optimization Complete : Time (s): cpu = 00:03:21 ; elapsed = 00:03:38 . Memory (MB): peak = 4416.691 ; gain = 1952.402 ; free physical = 235845 ; free virtual = 362662
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4416.691 ; gain = 0.000 ; free physical = 238993 ; free virtual = 365851
INFO: [Netlist 29-17] Analyzing 20222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4561.934 ; gain = 0.000 ; free physical = 238785 ; free virtual = 365766
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: 927b9175
INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:48 ; elapsed = 00:04:05 . Memory (MB): peak = 4561.934 ; gain = 2121.555 ; free physical = 238784 ; free virtual = 365766
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17862.113; main = 3811.487; forked = 14360.962
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22923.746; main = 4561.938; forked = 18510.973
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4625.965 ; gain = 64.031 ; free physical = 235896 ; free virtual = 363001

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 120235c6f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4720.355 ; gain = 94.391 ; free physical = 235903 ; free virtual = 363565

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16518de77

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237944 ; free virtual = 365613
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cb115037

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237826 ; free virtual = 365496
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 46 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a9f06dd4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 232860 ; free virtual = 360530
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: acb3603e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237871 ; free virtual = 365540
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ee865547

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237873 ; free virtual = 365542
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              16  |                                              0  |
|  Constant propagation         |              23  |              46  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15ab41582

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237802 ; free virtual = 365472

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15ab41582

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237786 ; free virtual = 365459

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15ab41582

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237785 ; free virtual = 365459

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237741 ; free virtual = 365415
Ending Netlist Obfuscation Task | Checksum: 15ab41582

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4866.309 ; gain = 0.000 ; free physical = 237702 ; free virtual = 365376
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 4866.309 ; gain = 304.375 ; free physical = 237702 ; free virtual = 365376
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 12:41:15 2025...
