Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 11 12:51:09 2019
| Host         : YOGA-520 running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_controller_top_methodology_drc_routed.rpt -pb vga_controller_top_methodology_drc_routed.pb -rpx vga_controller_top_methodology_drc_routed.rpx
| Design       : vga_controller_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+------------------------------------------------+------------+
| Rule     | Severity | Description                                    | Violations |
+----------+----------+------------------------------------------------+------------+
| TIMING-6 | Warning  | No common primary clock between related clocks | 2          |
+----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks pclk_clk_2_pclk and pclk_clk_2_pclk_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pclk_clk_2_pclk] -to [get_clocks pclk_clk_2_pclk_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks pclk_clk_2_pclk_1 and pclk_clk_2_pclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pclk_clk_2_pclk_1] -to [get_clocks pclk_clk_2_pclk]
Related violations: <none>


