// Seed: 391573824
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output tri id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    output wor id_13,
    output uwire id_14,
    input wor id_15,
    output tri id_16
    , id_27,
    output tri id_17,
    input tri0 id_18,
    input supply1 id_19,
    input tri0 id_20,
    input tri0 id_21,
    input wand id_22,
    output wand id_23,
    input tri0 id_24,
    input wire id_25
);
  assign id_27 = id_9;
  wire id_28;
  supply0 id_29 = id_21;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    output wor id_4
);
  wire id_6;
  module_0(
      id_2,
      id_0,
      id_0,
      id_4,
      id_0,
      id_3,
      id_3,
      id_4,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_4,
      id_2,
      id_0,
      id_4,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_1,
      id_3
  );
endmodule
