@satMul3: Apply
 └[Root]
   └[Ret| return (((((((((<@satMul3::%0> >>a 31w32) & 1w32) ^ ((((<@satMul3::%0> << 1w32) + <@satMul3::%0>) >>a 31w32) & 1w32)) | (((<@satMul3::%0> >>a 31w32) & 1w32) ^ ((<@satMul3::%0> >>a 30w32) & 1w32))) << 31w32) >>a 31w32) ^ -1w32) & ((<@satMul3::%0> << 1w32) + <@satMul3::%0>)) + (((((((<@satMul3::%0> >>a 31w32) & 1w32) ^ ((((<@satMul3::%0> << 1w32) + <@satMul3::%0>) >>a 31w32) & 1w32)) | (((<@satMul3::%0> >>a 31w32) & 1w32) ^ ((<@satMul3::%0> >>a 30w32) & 1w32))) << 31w32) >>a 31w32) & (2147483647w32 + ((<@satMul3::%0> >>a 31w32) & 1w32)))); ]
@test: Apply
 └[Root]
   ├[Assume| (<@test::%3> == 0w32) ]
     ├[Assume| (((1w32 * (<@test::%0> + <@test::%1>)) & <@test::%2>) > 0w32) ]
       └[Ret| return (((1w32 * (<@test::%0> + <@test::%1>)) & <@test::%2>) - <@test::%0>); ]
     └[Assume| (((1w32 * (<@test::%0> + <@test::%1>)) & <@test::%2>) <= 0w32) ]
       └[Ret| return (((1w32 * (<@test::%0> + <@test::%1>)) & <@test::%2>) * ((1w32 * (<@test::%0> + <@test::%1>)) & <@test::%2>)); ]
   └[Assume| (<@test::%3> != 0w32) ]
     ├[Assume| (<@test::%3> == 1w32) ]
       ├[Assume| (((1w32 + ((<@test::%0> as i8) as i32)) & <@test::%2>) > 0w32) ]
         └[Ret| return (((1w32 + ((<@test::%0> as i8) as i32)) & <@test::%2>) - (<@test::%0> - <@test::%1>)); ]
       └[Assume| (((1w32 + ((<@test::%0> as i8) as i32)) & <@test::%2>) <= 0w32) ]
         └[Ret| return (((1w32 + ((<@test::%0> as i8) as i32)) & <@test::%2>) * ((1w32 + ((<@test::%0> as i8) as i32)) & <@test::%2>)); ]
     └[Assume| (<@test::%3> != 1w32) ]
       ├[Assume| (<@test::%3> == 2w32) ]
         ├[Assume| (((<@test::%3> + <@test::%1>) & <@test::%2>) > 0w32) ]
           └[Ret| return (((<@test::%3> + <@test::%1>) & <@test::%2>) - <@test::%0>); ]
         └[Assume| (((<@test::%3> + <@test::%1>) & <@test::%2>) <= 0w32) ]
           └[Ret| return (((<@test::%3> + <@test::%1>) & <@test::%2>) * ((<@test::%3> + <@test::%1>) & <@test::%2>)); ]
       └[Assume| (<@test::%3> != 2w32) ]
         ├[Assume| ((1w32 & <@test::%2>) > 0w32) ]
           └[Ret| return ((1w32 & <@test::%2>) - <@test::%0>); ]
         └[Assume| ((1w32 & <@test::%2>) <= 0w32) ]
           └[Ret| return ((1w32 & <@test::%2>) * (1w32 & <@test::%2>)); ]
