`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/31/2023 12:31:36 AM
// Design Name: 
// Module Name: CU_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module CU_tb();

  //Inputs
  logic [31:0] inst;
  
  //Outputs
  logic [4:0] rs1;
  logic [4:0] rs2;
  logic [4:0] rd;
  logic Regwrite;
  logic s_mux;
  logic wb_mux;
  logic op_b_sel;
  logic [3:0] aluop;

  // Instantiate the CU module
  CU dut (
        .inst(inst),
        .rs1(rs1),
        .rs2(rs2),
        .rd(rd),
        .Regwrite(Regwrite),
        .s_mux(s_mux),
        .wb_mux(wb_mux),
        .op_b_sel(op_b_sel),
        .aluop(aluop)
  );

  // Stimulus generation
  initial 
  begin
    //R-type instruction
    inst = 32'h004322B3; //rs1=6,rs2=4,rd=6,aluop=2  '0000000 00100 00110 010 00101 0110011'
    #10;
    
    // I-type instruction
    inst = 32'h26048413; // 0010011 00000 01001 000 01000 0010011
    #10;

    //  Load instruction
    inst = 32'h26048403; //  0010011 00000 01001 000 01000  0000011
    #10;

    //  S-type instruction
    inst = 32'h3000F1A3; // 0011000 00000 00001 111 00011 0100011
    #10;

    // Branch instruction
    inst = 32'h6200E7; // 0000000 00110 00100 000 00001 1100111
    #10;

    // U-type instruction
    inst = 32'hA000B7; // 0000000 01010 00000 000 00001 0110111
    #10;

    // Test case 7: Unknown opcode
    inst = 32'h87654321; // Unknown opcode
    #10;

    // Terminate
    $finish;
  end

endmodule
