{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671791591348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791591348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 18:33:11 2022 " "Processing started: Fri Dec 23 18:33:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791591348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671791591348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671791591348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671791592347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.bdf" "" { Schematic "D:/EDA032/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.v 1 1 " "Found 1 design units, including 1 entities, in source file show.v" { { "Info" "ISGN_ENTITY_NAME" "1 Show " "Found entity 1: Show" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Music.v(20) " "Verilog HDL information at Music.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671791592504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 Music " "Found entity 1: Music" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyBoard " "Found entity 1: KeyBoard" {  } { { "KeyBoard.v" "" { Text "D:/EDA032/KeyBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Core.v(15) " "Verilog HDL information at Core.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671791592509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Core " "Found entity 1: Core" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791592511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791592511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "available Core.v(10) " "Verilog HDL Implicit Net warning at Core.v(10): created implicit net for \"available\"" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791592512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671791592628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst4 " "Elaborating entity \"7448\" for hierarchy \"7448:inst4\"" {  } { { "Final.bdf" "inst4" { Schematic "D:/EDA032/Final.bdf" { { 232 1648 1768 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst4 " "Elaborated megafunction instantiation \"7448:inst4\"" {  } { { "Final.bdf" "" { Schematic "D:/EDA032/Final.bdf" { { 232 1648 1768 392 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791592664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Show Show:inst2 " "Elaborating entity \"Show\" for hierarchy \"Show:inst2\"" {  } { { "Final.bdf" "inst2" { Schematic "D:/EDA032/Final.bdf" { { 200 1232 1432 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show.v(10) " "Verilog HDL assignment warning at Show.v(10): truncated value with size 32 to match size of target (4)" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show.v(15) " "Verilog HDL assignment warning at Show.v(15): truncated value with size 32 to match size of target (4)" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show.v(20) " "Verilog HDL assignment warning at Show.v(20): truncated value with size 32 to match size of target (4)" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show.v(25) " "Verilog HDL assignment warning at Show.v(25): truncated value with size 32 to match size of target (4)" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Show.v(6) " "Verilog HDL Case Statement information at Show.v(6): all case item expressions in this case statement are onehot" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1671791592670 "|Final|Show:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:sadad " "Elaborating entity \"Clock\" for hierarchy \"Clock:sadad\"" {  } { { "Final.bdf" "sadad" { Schematic "D:/EDA032/Final.bdf" { { 24 80 272 104 "sadad" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Clock.v(14) " "Verilog HDL assignment warning at Clock.v(14): truncated value with size 32 to match size of target (18)" {  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592673 "|Final|Clock:sadad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Clock.v(25) " "Verilog HDL assignment warning at Clock.v(25): truncated value with size 32 to match size of target (18)" {  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592673 "|Final|Clock:sadad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core Core:inst " "Elaborating entity \"Core\" for hierarchy \"Core:inst\"" {  } { { "Final.bdf" "inst" { Schematic "D:/EDA032/Final.bdf" { { 216 856 1128 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Core.v(43) " "Verilog HDL assignment warning at Core.v(43): truncated value with size 32 to match size of target (20)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592687 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Core.v(47) " "Verilog HDL assignment warning at Core.v(47): truncated value with size 32 to match size of target (17)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Core.v(73) " "Verilog HDL assignment warning at Core.v(73): truncated value with size 32 to match size of target (20)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Core.v(74) " "Verilog HDL assignment warning at Core.v(74): truncated value with size 32 to match size of target (20)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Core.v(98) " "Verilog HDL assignment warning at Core.v(98): truncated value with size 32 to match size of target (18)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Core.v(107) " "Verilog HDL assignment warning at Core.v(107): truncated value with size 32 to match size of target (20)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Core.v(111) " "Verilog HDL assignment warning at Core.v(111): truncated value with size 32 to match size of target (18)" {  } { { "Core.v" "" { Text "D:/EDA032/Core.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592688 "|Final|Core:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyBoard KeyBoard:fdsfq2 " "Elaborating entity \"KeyBoard\" for hierarchy \"KeyBoard:fdsfq2\"" {  } { { "Final.bdf" "fdsfq2" { Schematic "D:/EDA032/Final.bdf" { { 216 424 672 328 "fdsfq2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 KeyBoard.v(130) " "Verilog HDL assignment warning at KeyBoard.v(130): truncated value with size 32 to match size of target (5)" {  } { { "KeyBoard.v" "" { Text "D:/EDA032/KeyBoard.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592741 "|Final|KeyBoard:dsadasd2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Music Music:inst7 " "Elaborating entity \"Music\" for hierarchy \"Music:inst7\"" {  } { { "Final.bdf" "inst7" { Schematic "D:/EDA032/Final.bdf" { { 352 1240 1392 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791592743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(18) " "Verilog HDL assignment warning at Music.v(18): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Music.v(19) " "Verilog HDL assignment warning at Music.v(19): truncated value with size 32 to match size of target (11)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(32) " "Verilog HDL assignment warning at Music.v(32): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(33) " "Verilog HDL assignment warning at Music.v(33): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(34) " "Verilog HDL assignment warning at Music.v(34): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(35) " "Verilog HDL assignment warning at Music.v(35): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(36) " "Verilog HDL assignment warning at Music.v(36): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(37) " "Verilog HDL assignment warning at Music.v(37): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(38) " "Verilog HDL assignment warning at Music.v(38): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(39) " "Verilog HDL assignment warning at Music.v(39): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(40) " "Verilog HDL assignment warning at Music.v(40): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(41) " "Verilog HDL assignment warning at Music.v(41): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(42) " "Verilog HDL assignment warning at Music.v(42): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(43) " "Verilog HDL assignment warning at Music.v(43): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(44) " "Verilog HDL assignment warning at Music.v(44): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(45) " "Verilog HDL assignment warning at Music.v(45): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(46) " "Verilog HDL assignment warning at Music.v(46): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(47) " "Verilog HDL assignment warning at Music.v(47): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(48) " "Verilog HDL assignment warning at Music.v(48): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(49) " "Verilog HDL assignment warning at Music.v(49): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(50) " "Verilog HDL assignment warning at Music.v(50): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(51) " "Verilog HDL assignment warning at Music.v(51): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(52) " "Verilog HDL assignment warning at Music.v(52): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(53) " "Verilog HDL assignment warning at Music.v(53): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(54) " "Verilog HDL assignment warning at Music.v(54): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(55) " "Verilog HDL assignment warning at Music.v(55): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(56) " "Verilog HDL assignment warning at Music.v(56): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(57) " "Verilog HDL assignment warning at Music.v(57): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(58) " "Verilog HDL assignment warning at Music.v(58): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(59) " "Verilog HDL assignment warning at Music.v(59): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592749 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(60) " "Verilog HDL assignment warning at Music.v(60): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(61) " "Verilog HDL assignment warning at Music.v(61): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(62) " "Verilog HDL assignment warning at Music.v(62): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(63) " "Verilog HDL assignment warning at Music.v(63): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(64) " "Verilog HDL assignment warning at Music.v(64): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(65) " "Verilog HDL assignment warning at Music.v(65): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(66) " "Verilog HDL assignment warning at Music.v(66): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(67) " "Verilog HDL assignment warning at Music.v(67): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(68) " "Verilog HDL assignment warning at Music.v(68): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(69) " "Verilog HDL assignment warning at Music.v(69): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(70) " "Verilog HDL assignment warning at Music.v(70): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(71) " "Verilog HDL assignment warning at Music.v(71): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(72) " "Verilog HDL assignment warning at Music.v(72): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(73) " "Verilog HDL assignment warning at Music.v(73): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(74) " "Verilog HDL assignment warning at Music.v(74): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(75) " "Verilog HDL assignment warning at Music.v(75): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(76) " "Verilog HDL assignment warning at Music.v(76): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(77) " "Verilog HDL assignment warning at Music.v(77): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(78) " "Verilog HDL assignment warning at Music.v(78): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(79) " "Verilog HDL assignment warning at Music.v(79): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(80) " "Verilog HDL assignment warning at Music.v(80): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592751 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(81) " "Verilog HDL assignment warning at Music.v(81): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(82) " "Verilog HDL assignment warning at Music.v(82): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(83) " "Verilog HDL assignment warning at Music.v(83): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(84) " "Verilog HDL assignment warning at Music.v(84): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(85) " "Verilog HDL assignment warning at Music.v(85): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(86) " "Verilog HDL assignment warning at Music.v(86): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(87) " "Verilog HDL assignment warning at Music.v(87): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(88) " "Verilog HDL assignment warning at Music.v(88): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(89) " "Verilog HDL assignment warning at Music.v(89): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(90) " "Verilog HDL assignment warning at Music.v(90): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(91) " "Verilog HDL assignment warning at Music.v(91): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Music.v(129) " "Verilog HDL assignment warning at Music.v(129): truncated value with size 32 to match size of target (6)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Music.v(134) " "Verilog HDL assignment warning at Music.v(134): truncated value with size 32 to match size of target (11)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Music.v(139) " "Verilog HDL assignment warning at Music.v(139): truncated value with size 32 to match size of target (17)" {  } { { "Music.v" "" { Text "D:/EDA032/Music.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671791592752 "|Final|Music:inst7"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show:inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show:inst2\|Div1\"" {  } { { "Show.v" "Div1" { Text "D:/EDA032/Show.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593428 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show:inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show:inst2\|Mod1\"" {  } { { "Show.v" "Mod1" { Text "D:/EDA032/Show.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593428 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show:inst2\|Div0\"" {  } { { "Show.v" "Div0" { Text "D:/EDA032/Show.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593428 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show:inst2\|Mod0\"" {  } { { "Show.v" "Mod0" { Text "D:/EDA032/Show.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593428 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671791593428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show:inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Show:inst2\|lpm_divide:Div1\"" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show:inst2\|lpm_divide:Div1 " "Instantiated megafunction \"Show:inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593549 ""}  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671791593549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bem " "Found entity 1: lpm_divide_bem" {  } { { "db/lpm_divide_bem.tdf" "" { Text "D:/EDA032/db/lpm_divide_bem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/EDA032/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "D:/EDA032/db/alt_u_div_c2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/EDA032/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/EDA032/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show:inst2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Show:inst2\|lpm_divide:Mod1\"" {  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show:inst2\|lpm_divide:Mod1 " "Instantiated megafunction \"Show:inst2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791593854 ""}  } { { "Show.v" "" { Text "D:/EDA032/Show.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671791593854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e6m " "Found entity 1: lpm_divide_e6m" {  } { { "db/lpm_divide_e6m.tdf" "" { Text "D:/EDA032/db/lpm_divide_e6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671791593931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671791593931 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1671791595946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA032/output_files/Final.map.smsg " "Generated suppressed messages file D:/EDA032/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1671791596068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671791596353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671791596353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1530 " "Implemented 1530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671791596530 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671791596530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1509 " "Implemented 1509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671791596530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671791596530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791596564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 18:33:16 2022 " "Processing ended: Fri Dec 23 18:33:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791596564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791596564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791596564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671791596564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671791598615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791598616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 18:33:17 2022 " "Processing started: Fri Dec 23 18:33:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791598616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671791598616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671791598616 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1671791598890 ""}
{ "Info" "0" "" "Project  = Final" {  } {  } 0 0 "Project  = Final" 0 0 "Fitter" 0 0 1671791598893 ""}
{ "Info" "0" "" "Revision = Final" {  } {  } 0 0 "Revision = Final" 0 0 "Fitter" 0 0 1671791598893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1671791599077 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"Final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671791599117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671791599157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671791599157 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671791599306 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671791599810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671791599810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671791599810 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671791599810 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA032/" { { 0 { 0 ""} 0 3111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671791599826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA032/" { { 0 { 0 ""} 0 3112 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671791599826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA032/" { { 0 { 0 ""} 0 3113 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671791599826 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671791599826 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671791600182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671791600185 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671791600215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardCLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node BoardCLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791600295 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { BoardCLK } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BoardCLK" } } } } { "Final.bdf" "" { Schematic "D:/EDA032/Final.bdf" { { 32 -160 8 48 "BoardCLK" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BoardCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA032/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791600295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:sadad\|clk_10000Hz  " "Automatically promoted node Clock:sadad\|clk_10000Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791600296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:sadad\|clk_10000Hz~0 " "Destination node Clock:sadad\|clk_10000Hz~0" {  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 1 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock:sadad|clk_10000Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA032/" { { 0 { 0 ""} 0 2258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671791600296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671791600296 ""}  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 1 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock:sadad|clk_10000Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA032/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791600296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:sadad\|clk_250Hz  " "Automatically promoted node Clock:sadad\|clk_250Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671791600297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:sadad\|clk_250Hz~0 " "Destination node Clock:sadad\|clk_250Hz~0" {  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 1 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock:sadad|clk_250Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA032/" { { 0 { 0 ""} 0 2533 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671791600297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671791600297 ""}  } { { "Clock.v" "" { Text "D:/EDA032/Clock.v" 1 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock:sadad|clk_250Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA032/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671791600297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671791600474 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671791600475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671791600475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671791600476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671791600478 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671791600479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671791600479 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671791600480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671791600518 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1671791600519 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671791600519 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671791600543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671791600971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671791601623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671791601636 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671791602896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671791602896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671791603082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/EDA032/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1671791605306 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671791605306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671791606498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1671791606499 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671791606499 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1671791606535 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671791606540 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A 0 " "Pin \"A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B 0 " "Pin \"B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F 0 " "Pin \"F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G 0 " "Pin \"G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ToPlay 0 " "Pin \"ToPlay\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Col\[3\] 0 " "Pin \"Col\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Col\[2\] 0 " "Pin \"Col\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Col\[1\] 0 " "Pin \"Col\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Col\[0\] 0 " "Pin \"Col\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIG\[3\] 0 " "Pin \"DIG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIG\[2\] 0 " "Pin \"DIG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIG\[1\] 0 " "Pin \"DIG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIG\[0\] 0 " "Pin \"DIG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671791606580 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1671791606580 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671791606786 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671791606845 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671791607072 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671791607265 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1671791607311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA032/output_files/Final.fit.smsg " "Generated suppressed messages file D:/EDA032/output_files/Final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671791607501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5245 " "Peak virtual memory: 5245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791607890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 18:33:27 2022 " "Processing ended: Fri Dec 23 18:33:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791607890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791607890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791607890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671791607890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671791609611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791609612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 18:33:29 2022 " "Processing started: Fri Dec 23 18:33:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791609612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671791609612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671791609613 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671791610340 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671791610365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791610881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 18:33:30 2022 " "Processing ended: Fri Dec 23 18:33:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791610881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791610881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791610881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671791610881 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671791611651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671791612994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791612995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 18:33:32 2022 " "Processing started: Fri Dec 23 18:33:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791612995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671791612995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Final -c Final " "Command: quartus_sta Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671791612995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1671791613280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671791613645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671791613690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671791613691 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final.sdc " "Synopsys Design Constraints File file not found: 'Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1671791613851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1671791613851 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock:sadad\|clk_10000Hz Clock:sadad\|clk_10000Hz " "create_clock -period 1.000 -name Clock:sadad\|clk_10000Hz Clock:sadad\|clk_10000Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613856 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BoardCLK BoardCLK " "create_clock -period 1.000 -name BoardCLK BoardCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613856 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock:sadad\|clk_250Hz Clock:sadad\|clk_250Hz " "create_clock -period 1.000 -name Clock:sadad\|clk_250Hz Clock:sadad\|clk_250Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613856 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613856 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1671791613863 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1671791613877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671791613894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -54.833 " "Worst-case setup slack is -54.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.833      -224.583 Clock:sadad\|clk_250Hz  " "  -54.833      -224.583 Clock:sadad\|clk_250Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.142      -618.850 BoardCLK  " "  -13.142      -618.850 BoardCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.402      -554.542 Clock:sadad\|clk_10000Hz  " "   -7.402      -554.542 Clock:sadad\|clk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671791613896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.611 " "Worst-case hold slack is -2.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.611        -5.202 BoardCLK  " "   -2.611        -5.202 BoardCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 Clock:sadad\|clk_10000Hz  " "    0.499         0.000 Clock:sadad\|clk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 Clock:sadad\|clk_250Hz  " "    0.499         0.000 Clock:sadad\|clk_250Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671791613902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671791613907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671791613910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -145.889 BoardCLK  " "   -1.941      -145.889 BoardCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -143.948 Clock:sadad\|clk_10000Hz  " "   -0.742      -143.948 Clock:sadad\|clk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -11.872 Clock:sadad\|clk_250Hz  " "   -0.742       -11.872 Clock:sadad\|clk_250Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791613913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671791613913 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1671791614186 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1671791614187 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671791614227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.020 " "Worst-case setup slack is -16.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.020       -63.887 Clock:sadad\|clk_250Hz  " "  -16.020       -63.887 Clock:sadad\|clk_250Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.456      -132.825 BoardCLK  " "   -3.456      -132.825 BoardCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.917      -120.951 Clock:sadad\|clk_10000Hz  " "   -1.917      -120.951 Clock:sadad\|clk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671791614231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.413 " "Worst-case hold slack is -1.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413        -2.810 BoardCLK  " "   -1.413        -2.810 BoardCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock:sadad\|clk_10000Hz  " "    0.215         0.000 Clock:sadad\|clk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock:sadad\|clk_250Hz  " "    0.215         0.000 Clock:sadad\|clk_250Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671791614238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671791614245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671791614250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -98.380 BoardCLK  " "   -1.380       -98.380 BoardCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -97.000 Clock:sadad\|clk_10000Hz  " "   -0.500       -97.000 Clock:sadad\|clk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 Clock:sadad\|clk_250Hz  " "   -0.500        -8.000 Clock:sadad\|clk_250Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671791614254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671791614254 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1671791614551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1671791614578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1671791614578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791614667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 18:33:34 2022 " "Processing ended: Fri Dec 23 18:33:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791614667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791614667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791614667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671791614667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671791616469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791616470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 18:33:36 2022 " "Processing started: Fri Dec 23 18:33:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791616470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671791616470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Final -c Final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671791616470 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Final.vho\", \"Final_fast.vho Final_vhd.sdo Final_vhd_fast.sdo D:/EDA032/simulation/modelsim/ simulation " "Generated files \"Final.vho\", \"Final_fast.vho\", \"Final_vhd.sdo\" and \"Final_vhd_fast.sdo\" in directory \"D:/EDA032/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1671791617722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791617787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 18:33:37 2022 " "Processing ended: Fri Dec 23 18:33:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791617787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791617787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791617787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671791617787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671791618446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671792918528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671792918529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 18:55:18 2022 " "Processing started: Fri Dec 23 18:55:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671792918529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1671792918529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Final -c Final --netlist_type=sgate " "Command: quartus_rpp Final -c Final --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1671792918530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4437 " "Peak virtual memory: 4437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671792918667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 18:55:18 2022 " "Processing ended: Fri Dec 23 18:55:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671792918667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671792918667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671792918667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1671792918667 ""}
