Summary
Top-level Name,vexriscv_uart

Clocks
Enabled,,\sys_clk,I/O,inf

Fabric Logic Element
Enabled,5,,\sys_clk,0.125,Very_High
Enabled,45,,\sys_clk,0.125,Typical
Enabled,,151,\sys_clk,0.125,Typical,0.973510

BRAM
Enabled,1,18kx2 TDP,\sys_clk,\sys_clk,32,32,0.000000,0.000000,0.000000,0.000000,0.125,0.125
Enabled,1,36k TDP,\sys_clk,\sys_clk,36,36,1.000000,1.000000,0.500000,0.000000,0.125,0.125

DSP

I/O
Enabled,\serial_sink_ready,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\sys_clk
Enabled,\serial_sink_valid,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\sys_clk
Disabled,\serial_source_ready,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\serial_source_valid,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\sim_trace,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\sys_clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\sys_clk
Enabled,\serial_sink_data,8,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\sys_clk
Disabled,\serial_source_data,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
