{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529709012997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529709012999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 18:10:12 2018 " "Processing started: Fri Jun 22 18:10:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529709012999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529709012999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529709013000 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529709013302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-full_sub_behave " "Found design unit 1: full_sub-full_sub_behave" {  } { { "full_sub.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/full_sub.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529709013907 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "full_sub.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/full_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529709013907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529709013907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add-full_add_behave " "Found design unit 1: full_add-full_add_behave" {  } { { "full_add.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/full_add.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529709013909 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "full_add.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/full_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529709013909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529709013909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_two_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_two_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_two_port-mux_behave " "Found design unit 1: mux_two_port-mux_behave" {  } { { "mux_two_port.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/mux_two_port.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529709013910 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_two_port " "Found entity 1: mux_two_port" {  } { { "mux_two_port.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/mux_two_port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529709013910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529709013910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fivebit_adder-behave_fivebit_adder " "Found design unit 1: fivebit_adder-behave_fivebit_adder" {  } { { "fivebit_adder.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/fivebit_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529709013927 ""} { "Info" "ISGN_ENTITY_NAME" "1 fivebit_adder " "Found entity 1: fivebit_adder" {  } { { "fivebit_adder.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/fivebit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529709013927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529709013927 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"latchLogic\";  expecting \"begin\", or a declaration statement shift_reg.vhd(16) " "VHDL syntax error at shift_reg.vhd(16) near text \"latchLogic\";  expecting \"begin\", or a declaration statement" {  } { { "shift_reg.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/shift_reg.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529709013929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"(\", or \"'\", or \".\" shift_reg.vhd(18) " "VHDL syntax error at shift_reg.vhd(18) near text \"then\";  expecting \"(\", or \"'\", or \".\"" {  } { { "shift_reg.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/shift_reg.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529709013929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" shift_reg.vhd(20) " "VHDL syntax error at shift_reg.vhd(20) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "shift_reg.vhd" "" { Text "/home/glitch/Documents/github/NanoIntro/shift_reg.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529709013929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file shift_reg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529709013930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529709014076 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 22 18:10:14 2018 " "Processing ended: Fri Jun 22 18:10:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529709014076 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529709014076 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529709014076 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529709014076 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529709014238 ""}
