library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity MP4X is

	generic
	(
		size : natural := 16
	);

	port 
	(
		X0	: in std_logic_vector(size-1 downto 0);
		X1	: in std_logic_vector(size-1 downto 0);
		X2	: in std_logic_vector(size-1 downto 0);
		X3	: in std_logic_vector(size-1 downto 0);
		X4	: in std_logic_vector(size-1 downto 0);
		X5	: in std_logic_vector(size-1 downto 0);
		X6	: in std_logic_vector(size-1 downto 0);
		X7	: in std_logic_vector(size-1 downto 0);
		S0 : in std_logic;
		S1 : in std_logic;
		S2 : in std_logic;
		Y  : out std_logic_vector(size-1 downto 0)
		
	);

end entity;

architecture rtl of MP4X is
begin

	process (S0,S1,S2,X0,X1,X2,X3,X4,X5,X6,X7)
	begin
		if (S0='0') and (S1='0') and (S2='0') then
			Y<=X0;
		elsif (S0='0') and (S1='0') and (S2='1') then
			Y<=X1;
		elsif (S0='1') and (S1='1') and (S2='0') then
			Y<=X2;
		elsif (S0='1') and (S1='1') and (S2='1') then
			Y<=X3;
		elsif (S0='1') and (S1='0') and (S2='0') then
			Y<=X4;
		elsif (S0='1') and (S1='0') and (S2='1') then
			Y<=X5;
		elsif (S0='1') and (S1='1') and (S2='0') then
			Y<=X6;
		else
			Y<=X7;
		end if;
	end process;
end rtl;
