

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Thu Jan 24 14:08:49 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        SubSample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.586|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1774728|  1774728|  1774728|  1774728|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |        2|        2|         1|          -|          -|     3|    no    |
        |- loop_height  |  1774724|  1774724|      1687|          -|          -|  1052|    no    |
        | + loop_width  |     1684|     1684|         4|          1|          1|  1682|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|   1008|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|    270|
|Memory           |        9|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    222|
|Register         |        0|      -|    675|     64|
+-----------------+---------+-------+-------+-------+
|Total            |        9|      0|    675|   1564|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        7|      0|      1|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |subsamble_mux_32_ncg_U23  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U24  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U25  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U26  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U27  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U28  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U29  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U30  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U31  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U32  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U33  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U34  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U35  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U36  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U37  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U38  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U39  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    |subsamble_mux_32_ncg_U40  |subsamble_mux_32_ncg  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0| 270|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    |k_buf_1_val_3_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    |k_buf_1_val_4_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    |k_buf_1_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    |k_buf_2_val_3_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    |k_buf_2_val_4_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    |k_buf_2_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1680|    8|     1|        13440|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        9|  0|   0| 15120|   72|     9|       120960|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_983_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_631_p2                      |     +    |      0|  0|  13|          11|           1|
    |j_V_fu_961_p2                      |     +    |      0|  0|  13|          11|           1|
    |p_Val2_1_fu_1725_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_3_fu_1910_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_6_fu_2095_p2                |     +    |      0|  0|   8|           8|           8|
    |p_assign_6_0_1_fu_753_p2           |     +    |      0|  0|  12|           3|          12|
    |p_assign_6_0_2_fu_779_p2           |     +    |      0|  0|  12|           3|          12|
    |sum1_fu_1653_p2                    |     +    |      0|  0|   8|          10|          10|
    |sum2_fu_1659_p2                    |     +    |      0|  0|   8|          10|          10|
    |sum3_fu_1838_p2                    |     +    |      0|  0|   8|          10|          10|
    |sum4_fu_1844_p2                    |     +    |      0|  0|   8|          10|          10|
    |sum5_fu_2029_p2                    |     +    |      0|  0|   8|          10|          10|
    |sum_fu_2023_p2                     |     +    |      0|  0|   8|          10|          10|
    |tmp16_fu_1864_p2                   |     +    |      0|  0|  14|          10|          10|
    |tmp17_fu_1854_p2                   |     +    |      0|  0|  15|           9|           9|
    |tmp20_fu_1904_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp27_fu_2049_p2                   |     +    |      0|  0|  14|          10|          10|
    |tmp28_fu_2039_p2                   |     +    |      0|  0|  15|           9|           9|
    |tmp31_fu_2089_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp5_fu_1679_p2                    |     +    |      0|  0|  14|          10|          10|
    |tmp6_fu_1669_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp9_fu_1719_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_34_fu_881_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_3_fu_683_p2                    |     +    |      0|  0|  12|           2|          12|
    |tmp_6_fu_609_p2                    |     +    |      0|  0|  10|           2|           1|
    |p_Val2_2_fu_1689_p2                |     -    |      0|  0|  13|          11|          11|
    |p_Val2_5_fu_1874_p2                |     -    |      0|  0|  13|          11|          11|
    |p_Val2_s_fu_2059_p2                |     -    |      0|  0|  13|          11|          11|
    |p_assign_1_fu_1023_p2              |     -    |      0|  0|  12|           1|          12|
    |p_assign_2_fu_1043_p2              |     -    |      0|  0|  12|          11|          12|
    |p_assign_7_fu_723_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_8_fu_743_p2               |     -    |      0|  0|  12|          12|          12|
    |row_assign_9_0_1_t_fu_875_p2       |     -    |      0|  0|  10|           1|           2|
    |row_assign_9_0_2_t_fu_913_p2       |     -    |      0|  0|  10|           1|           2|
    |row_assign_9_1_0_t_fu_945_p2       |     -    |      0|  0|  10|           1|           2|
    |row_assign_9_fu_837_p2             |     -    |      0|  0|  10|           1|           2|
    |tmp10_fu_1714_p2                   |     -    |      0|  0|  15|           8|           8|
    |tmp18_fu_1893_p2                   |     -    |      0|  0|   8|           8|           8|
    |tmp19_fu_1888_p2                   |     -    |      0|  0|   8|           8|           8|
    |tmp21_fu_1899_p2                   |     -    |      0|  0|  15|           8|           8|
    |tmp29_fu_2078_p2                   |     -    |      0|  0|   8|           8|           8|
    |tmp30_fu_2073_p2                   |     -    |      0|  0|   8|           8|           8|
    |tmp32_fu_2084_p2                   |     -    |      0|  0|  15|           8|           8|
    |tmp7_fu_1708_p2                    |     -    |      0|  0|   8|           8|           8|
    |tmp8_fu_1703_p2                    |     -    |      0|  0|   8|           8|           8|
    |tmp_41_fu_849_p2                   |     -    |      0|  0|  12|           3|           2|
    |tmp_46_fu_919_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_condition_539                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_545                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_62                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op218_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op230_read_state5     |    and   |      0|  0|   2|           1|           1|
    |or_cond_i412_i_fu_709_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_1091_p2               |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_1009_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_1938_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_2123_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1753_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_625_p2                |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_955_p2                 |   icmp   |      0|  0|  13|          11|          10|
    |icmp1_fu_977_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_659_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |not_i_i_i1_fu_1932_p2              |   icmp   |      0|  0|   9|           3|           1|
    |not_i_i_i2_fu_2117_p2              |   icmp   |      0|  0|   9|           3|           1|
    |not_i_i_i_fu_1747_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_117_0_1_fu_671_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_17_fu_1003_p2                  |   icmp   |      0|  0|  13|          12|          11|
    |tmp_1_fu_637_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_23_fu_1037_p2                  |   icmp   |      0|  0|  13|          12|          11|
    |tmp_2_fu_677_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_4_fu_703_p2                    |   icmp   |      0|  0|  13|          12|          11|
    |tmp_7_fu_615_p2                    |   icmp   |      0|  0|   9|           2|           3|
    |tmp_8_fu_737_p2                    |   icmp   |      0|  0|  13|          12|          11|
    |tmp_9_fu_665_p2                    |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter3   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1073_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i1_73_fu_1952_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i2_74_fu_2137_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i_72_fu_1767_p2              |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_1140_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_1159_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_1178_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_0_0_fu_1308_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_1_0_fu_1327_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_2_0_fu_1346_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_0_0_fu_1467_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_1_0_fu_1486_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_2_0_fu_1505_p3       |  select  |      0|  0|   8|           1|           8|
    |p_Val2_10_fu_1958_p3               |  select  |      0|  0|   8|           1|           8|
    |p_Val2_11_fu_2143_p3               |  select  |      0|  0|   8|           1|           8|
    |p_Val2_9_fu_1773_p3                |  select  |      0|  0|   8|           1|           8|
    |p_mux_i_i1_cast_fu_1944_p3         |  select  |      0|  0|   2|           1|           2|
    |p_mux_i_i2_cast_fu_2129_p3         |  select  |      0|  0|   2|           1|           2|
    |p_mux_i_i_cast_fu_1759_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i413_i_fu_729_p3              |  select  |      0|  0|  12|           1|          12|
    |p_p2_i_i_fu_1029_p3                |  select  |      0|  0|  12|           1|          12|
    |p_p2_i_i_p_assign_2_fu_1049_p3     |  select  |      0|  0|  12|           1|          12|
    |src_kernel_win_0_va_6_fu_1235_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_1253_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_1271_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_6_fu_1403_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_7_fu_1421_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_8_fu_1439_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_10_fu_1571_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_11_fu_1589_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_9_fu_1553_p3   |  select  |      0|  0|   8|           1|           8|
    |tmp_32_fu_867_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_35_fu_859_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_36_fu_905_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_38_fu_821_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_39_fu_829_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_47_fu_925_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_49_fu_937_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_54_fu_897_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_1057_p3                       |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_2_0_t_fu_1123_p2        |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_997_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_697_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_22_fu_843_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_48_fu_887_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_73_0_0_not_fu_643_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i1_fu_1926_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i2_fu_2111_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_1741_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1008|         552|         757|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3      |   9|          2|    1|          2|
    |k_buf_0_val_4_d1             |  15|          3|    8|         24|
    |k_buf_0_val_5_d1             |  15|          3|    8|         24|
    |k_buf_1_val_4_d1             |  15|          3|    8|         24|
    |k_buf_1_val_5_d1             |  15|          3|    8|         24|
    |k_buf_2_val_4_d1             |  15|          3|    8|         24|
    |k_buf_2_val_5_d1             |  15|          3|    8|         24|
    |p_dst_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_598                |   9|          2|   11|         22|
    |t_V_reg_587                  |   9|          2|   11|         22|
    |tmp_5_reg_576                |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 222|         46|   81|        214|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |brmerge_reg_2576                 |   1|   0|    1|          0|
    |exitcond_reg_2558                |   1|   0|    1|          0|
    |i_V_reg_2493                     |  11|   0|   11|          0|
    |icmp_reg_2507                    |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_2589      |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_2595      |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_2601      |  11|   0|   11|          0|
    |k_buf_1_val_3_addr_reg_2611      |  11|   0|   11|          0|
    |k_buf_1_val_4_addr_reg_2617      |  11|   0|   11|          0|
    |k_buf_1_val_5_addr_reg_2623      |  11|   0|   11|          0|
    |k_buf_2_val_3_addr_reg_2629      |  11|   0|   11|          0|
    |k_buf_2_val_4_addr_reg_2635      |  11|   0|   11|          0|
    |k_buf_2_val_5_addr_reg_2641      |  11|   0|   11|          0|
    |or_cond_i_i_reg_2567             |   1|   0|    1|          0|
    |or_cond_i_reg_2607               |   1|   0|    1|          0|
    |p_Val2_10_reg_2715               |   8|   0|    8|          0|
    |p_Val2_11_reg_2720               |   8|   0|    8|          0|
    |p_Val2_9_reg_2710                |   8|   0|    8|          0|
    |right_border_buf_0_1_fu_310      |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_318      |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_322      |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_330      |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_334      |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_306      |   8|   0|    8|          0|
    |right_border_buf_1_1_fu_346      |   8|   0|    8|          0|
    |right_border_buf_1_2_fu_354      |   8|   0|    8|          0|
    |right_border_buf_1_3_fu_358      |   8|   0|    8|          0|
    |right_border_buf_1_4_fu_366      |   8|   0|    8|          0|
    |right_border_buf_1_5_fu_370      |   8|   0|    8|          0|
    |right_border_buf_1_s_fu_342      |   8|   0|    8|          0|
    |right_border_buf_2_1_fu_326      |   8|   0|    8|          0|
    |right_border_buf_2_2_fu_338      |   8|   0|    8|          0|
    |right_border_buf_2_3_fu_350      |   8|   0|    8|          0|
    |right_border_buf_2_4_fu_362      |   8|   0|    8|          0|
    |right_border_buf_2_5_fu_374      |   8|   0|    8|          0|
    |right_border_buf_2_s_fu_314      |   8|   0|    8|          0|
    |row_assign_9_0_1_t_reg_2538      |   2|   0|    2|          0|
    |row_assign_9_0_2_t_reg_2545      |   2|   0|    2|          0|
    |row_assign_9_1_0_t_reg_2552      |   2|   0|    2|          0|
    |row_assign_9_reg_2533            |   2|   0|    2|          0|
    |src_kernel_win_0_va_1_fu_238     |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_242     |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_246     |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_250     |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_254     |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_2647   |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_2654   |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_2661   |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_234       |   8|   0|    8|          0|
    |src_kernel_win_1_va_1_fu_262     |   8|   0|    8|          0|
    |src_kernel_win_1_va_2_fu_266     |   8|   0|    8|          0|
    |src_kernel_win_1_va_3_fu_270     |   8|   0|    8|          0|
    |src_kernel_win_1_va_4_fu_274     |   8|   0|    8|          0|
    |src_kernel_win_1_va_5_fu_278     |   8|   0|    8|          0|
    |src_kernel_win_1_va_6_reg_2668   |   8|   0|    8|          0|
    |src_kernel_win_1_va_7_reg_2675   |   8|   0|    8|          0|
    |src_kernel_win_1_va_8_reg_2682   |   8|   0|    8|          0|
    |src_kernel_win_1_va_fu_258       |   8|   0|    8|          0|
    |src_kernel_win_2_va_10_reg_2696  |   8|   0|    8|          0|
    |src_kernel_win_2_va_11_reg_2703  |   8|   0|    8|          0|
    |src_kernel_win_2_va_1_fu_286     |   8|   0|    8|          0|
    |src_kernel_win_2_va_2_fu_290     |   8|   0|    8|          0|
    |src_kernel_win_2_va_3_fu_294     |   8|   0|    8|          0|
    |src_kernel_win_2_va_4_fu_298     |   8|   0|    8|          0|
    |src_kernel_win_2_va_5_fu_302     |   8|   0|    8|          0|
    |src_kernel_win_2_va_9_reg_2689   |   8|   0|    8|          0|
    |src_kernel_win_2_va_fu_282       |   8|   0|    8|          0|
    |t_V_2_reg_598                    |  11|   0|   11|          0|
    |t_V_reg_587                      |  11|   0|   11|          0|
    |tmp_117_0_1_reg_2516             |   1|   0|    1|          0|
    |tmp_1_reg_2498                   |   1|   0|    1|          0|
    |tmp_2_reg_2520                   |   1|   0|    1|          0|
    |tmp_5_reg_576                    |   2|   0|    2|          0|
    |tmp_67_reg_2571                  |   2|   0|    2|          0|
    |tmp_73_0_0_not_reg_2502          |   1|   0|    1|          0|
    |tmp_9_reg_2512                   |   1|   0|    1|          0|
    |exitcond_reg_2558                |  64|  32|    1|          0|
    |or_cond_i_reg_2607               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 675|  64|  549|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |        Filter2D       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        Filter2D       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |        Filter2D       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        Filter2D       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        Filter2D       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        Filter2D       | return value |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_7)
	3  / (tmp_7)
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	8  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str193, i32 0, i32 0, [1 x i8]* @p_str194, [1 x i8]* @p_str195, [1 x i8]* @p_str196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str197, [1 x i8]* @p_str198)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str186, i32 0, i32 0, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str190, [1 x i8]* @p_str191)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str179, i32 0, i32 0, [1 x i8]* @p_str180, [1 x i8]* @p_str181, [1 x i8]* @p_str182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str183, [1 x i8]* @p_str184)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str172, i32 0, i32 0, [1 x i8]* @p_str173, [1 x i8]* @p_str174, [1 x i8]* @p_str175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str176, [1 x i8]* @p_str177)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str166, [1 x i8]* @p_str167, [1 x i8]* @p_str168, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str169, [1 x i8]* @p_str170)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str158, i32 0, i32 0, [1 x i8]* @p_str159, [1 x i8]* @p_str160, [1 x i8]* @p_str161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str162, [1 x i8]* @p_str163)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 15 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 16 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 17 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%k_buf_1_val_3 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 18 'alloca' 'k_buf_1_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%k_buf_1_val_4 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 19 'alloca' 'k_buf_1_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%k_buf_1_val_5 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 20 'alloca' 'k_buf_1_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%k_buf_2_val_3 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 21 'alloca' 'k_buf_2_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%k_buf_2_val_4 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 22 'alloca' 'k_buf_2_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%k_buf_2_val_5 = alloca [1680 x i8], align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 23 'alloca' 'k_buf_2_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %arrayctor.loop1.i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = phi i2 [ %tmp_6, %arrayctor.loop1.i ], [ 0, %arrayctor.loop1.i.preheader ]" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 25 'phi' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%tmp_6 = add i2 %tmp_5, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 26 'add' 'tmp_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 27 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"   --->   Operation 28 'specregionend' 'rend_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%tmp_7 = icmp eq i2 %tmp_5, -2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 29 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %._crit_edge.i.i.preheader, label %arrayctor.loop1.i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 32 'alloca' 'src_kernel_win_0_va' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 33 'alloca' 'src_kernel_win_0_va_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 34 'alloca' 'src_kernel_win_0_va_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 35 'alloca' 'src_kernel_win_0_va_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 36 'alloca' 'src_kernel_win_0_va_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 37 'alloca' 'src_kernel_win_0_va_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va = alloca i8"   --->   Operation 38 'alloca' 'src_kernel_win_1_va' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_1 = alloca i8"   --->   Operation 39 'alloca' 'src_kernel_win_1_va_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_2 = alloca i8"   --->   Operation 40 'alloca' 'src_kernel_win_1_va_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_3 = alloca i8"   --->   Operation 41 'alloca' 'src_kernel_win_1_va_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_4 = alloca i8"   --->   Operation 42 'alloca' 'src_kernel_win_1_va_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_5 = alloca i8"   --->   Operation 43 'alloca' 'src_kernel_win_1_va_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va = alloca i8"   --->   Operation 44 'alloca' 'src_kernel_win_2_va' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_1 = alloca i8"   --->   Operation 45 'alloca' 'src_kernel_win_2_va_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_2 = alloca i8"   --->   Operation 46 'alloca' 'src_kernel_win_2_va_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_3 = alloca i8"   --->   Operation 47 'alloca' 'src_kernel_win_2_va_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_4 = alloca i8"   --->   Operation 48 'alloca' 'src_kernel_win_2_va_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_5 = alloca i8"   --->   Operation 49 'alloca' 'src_kernel_win_2_va_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 50 'alloca' 'right_border_buf_0_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 51 'alloca' 'right_border_buf_0_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%right_border_buf_2_s = alloca i8"   --->   Operation 52 'alloca' 'right_border_buf_2_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 53 'alloca' 'right_border_buf_0_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 54 'alloca' 'right_border_buf_0_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%right_border_buf_2_1 = alloca i8"   --->   Operation 55 'alloca' 'right_border_buf_2_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 56 'alloca' 'right_border_buf_0_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 57 'alloca' 'right_border_buf_0_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%right_border_buf_2_2 = alloca i8"   --->   Operation 58 'alloca' 'right_border_buf_2_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%right_border_buf_1_s = alloca i8"   --->   Operation 59 'alloca' 'right_border_buf_1_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%right_border_buf_1_1 = alloca i8"   --->   Operation 60 'alloca' 'right_border_buf_1_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%right_border_buf_2_3 = alloca i8"   --->   Operation 61 'alloca' 'right_border_buf_2_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%right_border_buf_1_2 = alloca i8"   --->   Operation 62 'alloca' 'right_border_buf_1_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%right_border_buf_1_3 = alloca i8"   --->   Operation 63 'alloca' 'right_border_buf_1_3' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%right_border_buf_2_4 = alloca i8"   --->   Operation 64 'alloca' 'right_border_buf_2_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%right_border_buf_1_4 = alloca i8"   --->   Operation 65 'alloca' 'right_border_buf_1_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%right_border_buf_1_5 = alloca i8"   --->   Operation 66 'alloca' 'right_border_buf_1_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%right_border_buf_2_5 = alloca i8"   --->   Operation 67 'alloca' 'right_border_buf_2_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "br label %._crit_edge.i.i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 68 'br' <Predicate = (tmp_7)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ %i_V, %8 ], [ 0, %._crit_edge.i.i.preheader ]"   --->   Operation 69 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%t_V_cast = zext i11 %t_V to i12" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 70 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.88ns)   --->   "%exitcond1 = icmp eq i11 %t_V, -996" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 71 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1052, i64 1052, i64 0)"   --->   Operation 72 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%i_V = add i11 %t_V, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 73 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %"filter<4096, 4096, ap_int<8>, int, 1050, 1680, 3, 3>.exit", label %0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 75 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 76 'specregionbegin' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.88ns)   --->   "%tmp_1 = icmp ult i11 %t_V, -998" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 77 'icmp' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%tmp_73_0_0_not = xor i1 %tmp_1, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 78 'xor' 'tmp_73_0_0_not' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 79 'partselect' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.77ns)   --->   "%icmp = icmp ne i10 %tmp, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 80 'icmp' 'icmp' <Predicate = (!exitcond1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.88ns)   --->   "%tmp_9 = icmp eq i11 %t_V, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 81 'icmp' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.88ns)   --->   "%tmp_117_0_1 = icmp eq i11 %t_V, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 82 'icmp' 'tmp_117_0_1' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.88ns)   --->   "%tmp_2 = icmp ugt i11 %t_V, -998" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 83 'icmp' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.63ns)   --->   "%tmp_3 = add i12 -1, %t_V_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 84 'add' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i412_i)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_3, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 85 'bitselect' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i412_i)   --->   "%rev = xor i1 %tmp_10, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 86 'xor' 'rev' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.99ns)   --->   "%tmp_4 = icmp slt i12 %tmp_3, 1050" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 87 'icmp' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i412_i = and i1 %tmp_4, %rev" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 88 'and' 'or_cond_i412_i' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_3, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 89 'bitselect' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.63ns)   --->   "%p_assign_7 = sub i12 1, %t_V_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 90 'sub' 'p_assign_7' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns)   --->   "%p_p2_i413_i = select i1 %tmp_11, i12 %p_assign_7, i12 %tmp_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 91 'select' 'p_p2_i413_i' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.99ns)   --->   "%tmp_8 = icmp slt i12 %p_p2_i413_i, 1050" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 92 'icmp' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.54ns)   --->   "%p_assign_8 = sub i12 -1998, %p_p2_i413_i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 93 'sub' 'p_assign_8' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i11 %t_V to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 94 'trunc' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.63ns)   --->   "%p_assign_6_0_1 = add i12 -2, %t_V_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 95 'add' 'p_assign_6_0_1' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 96 'bitselect' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 97 'bitselect' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i11 %t_V to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 98 'trunc' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.63ns)   --->   "%p_assign_6_0_2 = add i12 -3, %t_V_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 99 'add' 'p_assign_6_0_2' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 100 'bitselect' 'tmp_18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 101 'bitselect' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_20 = trunc i11 %t_V to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 102 'trunc' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i12 %p_p2_i413_i to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 103 'trunc' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9)   --->   "%tmp_24 = trunc i12 %tmp_3 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 104 'trunc' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9)   --->   "%tmp_30 = trunc i12 %p_p2_i413_i to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 105 'trunc' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9)   --->   "%tmp_31 = trunc i12 %p_assign_8 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 106 'trunc' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9)   --->   "%tmp_38 = select i1 %tmp_8, i2 %tmp_30, i2 %tmp_31" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 107 'select' 'tmp_38' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9)   --->   "%tmp_39 = select i1 %or_cond_i412_i, i2 %tmp_24, i2 %tmp_38" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 108 'select' 'tmp_39' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_9 = sub i2 1, %tmp_39" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 109 'sub' 'row_assign_9' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_22 = xor i2 %tmp_12, -2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 110 'xor' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.56ns)   --->   "%tmp_41 = sub i2 -2, %tmp_16" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 111 'sub' 'tmp_41' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_45 = trunc i12 %p_assign_6_0_1 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 112 'trunc' 'tmp_45' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_35 = select i1 %tmp_15, i2 %tmp_41, i2 %tmp_45" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 113 'select' 'tmp_35' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_1_t)   --->   "%tmp_32 = select i1 %tmp_13, i2 %tmp_35, i2 %tmp_22" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 114 'select' 'tmp_32' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_9_0_1_t = sub i2 1, %tmp_32" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 115 'sub' 'row_assign_9_0_1_t' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.56ns)   --->   "%tmp_34 = add i2 1, %tmp_12" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 116 'add' 'tmp_34' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_48 = xor i2 %tmp_20, -1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 117 'xor' 'tmp_48' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_53 = trunc i12 %p_assign_6_0_2 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 118 'trunc' 'tmp_53' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_54 = select i1 %tmp_19, i2 %tmp_48, i2 %tmp_53" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 119 'select' 'tmp_54' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_0_2_t)   --->   "%tmp_36 = select i1 %tmp_18, i2 %tmp_54, i2 %tmp_34" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 120 'select' 'tmp_36' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_9_0_2_t = sub i2 1, %tmp_36" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 121 'sub' 'row_assign_9_0_2_t' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.56ns)   --->   "%tmp_46 = sub i2 -2, %tmp_21" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 122 'sub' 'tmp_46' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_1_0_t)   --->   "%tmp_47 = select i1 %tmp_8, i2 %tmp_21, i2 %tmp_46" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 123 'select' 'tmp_47' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_1_0_t)   --->   "%tmp_56 = trunc i12 %tmp_3 to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 124 'trunc' 'tmp_56' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node row_assign_9_1_0_t)   --->   "%tmp_49 = select i1 %or_cond_i412_i, i2 %tmp_56, i2 %tmp_47" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 125 'select' 'tmp_49' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_9_1_0_t = sub i2 1, %tmp_49" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 126 'sub' 'row_assign_9_1_0_t' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (1.76ns)   --->   "br label %1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 127 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "ret void" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1278]   --->   Operation 128 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.55>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %0 ], [ %j_V, %._crit_edge401.i.2 ]"   --->   Operation 129 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%t_V_2_cast = zext i11 %t_V_2 to i12" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 130 'zext' 't_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %t_V_2, -366" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 131 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_2, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 132 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_63 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 133 'partselect' 'tmp_63' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.77ns)   --->   "%icmp1 = icmp ne i10 %tmp_63, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 134 'icmp' 'icmp1' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 135 'add' 'ImagLoc_x' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 136 'bitselect' 'tmp_64' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev1 = xor i1 %tmp_64, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 137 'xor' 'rev1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (1.99ns)   --->   "%tmp_17 = icmp slt i12 %ImagLoc_x, 1680" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 138 'icmp' 'tmp_17' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_17, %rev1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 139 'and' 'or_cond_i_i' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 140 'bitselect' 'tmp_66' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.63ns)   --->   "%p_assign_1 = sub i12 1, %t_V_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 141 'sub' 'p_assign_1' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.69ns)   --->   "%p_p2_i_i = select i1 %tmp_66, i12 %p_assign_1, i12 %ImagLoc_x" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 142 'select' 'p_p2_i_i' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (1.99ns)   --->   "%tmp_23 = icmp slt i12 %p_p2_i_i, 1680" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 143 'icmp' 'tmp_23' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (1.54ns)   --->   "%p_assign_2 = sub i12 -738, %p_p2_i_i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 144 'sub' 'p_assign_2' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_p_assign_2 = select i1 %tmp_23, i12 %p_p2_i_i, i12 %p_assign_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 145 'select' 'p_p2_i_i_p_assign_2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i_i, i12 %ImagLoc_x, i12 %p_p2_i_i_p_assign_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 146 'select' 'x' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%x_cast = sext i12 %x to i32" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 147 'sext' 'x_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i12 %x to i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 148 'trunc' 'tmp_67' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_17, %tmp_73_0_0_not" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 149 'or' 'brmerge' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %x_cast to i64" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 150 'zext' 'tmp_25' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1680 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 151 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 152 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1680 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 153 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 154 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1680 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 155 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 156 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 156 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge394.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 157 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp, label %2, label %borderInterpolate.exit411.i.0.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 158 'br' <Predicate = (!exitcond & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"operator().exit468.i.0.0", label %._crit_edge396.i.0.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 159 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %tmp_117_0_1, label %"operator().exit468.i.0.1", label %._crit_edge396.i.0.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 160 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"operator().exit468.i.0.2", label %._crit_edge396.i.0.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 161 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.0_ifconv"   --->   Operation 162 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader389.i.preheader.0, label %._crit_edge394.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 163 'br' <Predicate = (!exitcond & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 164 'and' 'or_cond_i' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0", label %._crit_edge401.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 165 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%k_buf_1_val_3_addr = getelementptr [1680 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 166 'getelementptr' 'k_buf_1_val_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 167 [2/2] (3.25ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 167 'load' 'k_buf_1_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%k_buf_1_val_4_addr = getelementptr [1680 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 168 'getelementptr' 'k_buf_1_val_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 169 [2/2] (3.25ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 169 'load' 'k_buf_1_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%k_buf_1_val_5_addr = getelementptr [1680 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 170 'getelementptr' 'k_buf_1_val_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 171 [2/2] (3.25ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 171 'load' 'k_buf_1_val_5_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %5, label %._crit_edge394.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 172 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit411.i.1.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 173 'br' <Predicate = (!exitcond & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"operator().exit468.i.1.0", label %._crit_edge396.i.1.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 174 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %tmp_117_0_1, label %"operator().exit468.i.1.1", label %._crit_edge396.i.1.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 175 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"operator().exit468.i.1.2", label %._crit_edge396.i.1.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 176 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.1_ifconv"   --->   Operation 177 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader389.i.preheader.1, label %._crit_edge394.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 178 'br' <Predicate = (!exitcond & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1", label %._crit_edge401.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 179 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%k_buf_2_val_3_addr = getelementptr [1680 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 180 'getelementptr' 'k_buf_2_val_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 181 [2/2] (3.25ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 181 'load' 'k_buf_2_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%k_buf_2_val_4_addr = getelementptr [1680 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 182 'getelementptr' 'k_buf_2_val_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 183 [2/2] (3.25ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 183 'load' 'k_buf_2_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%k_buf_2_val_5_addr = getelementptr [1680 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_25" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 184 'getelementptr' 'k_buf_2_val_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 185 [2/2] (3.25ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 185 'load' 'k_buf_2_val_5_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %7, label %._crit_edge394.i.2_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 186 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp, label %6, label %borderInterpolate.exit411.i.2.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 187 'br' <Predicate = (!exitcond & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"operator().exit468.i.2.0", label %._crit_edge396.i.2.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 188 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %tmp_117_0_1, label %"operator().exit468.i.2.1", label %._crit_edge396.i.2.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 189 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"operator().exit468.i.2.2", label %._crit_edge396.i.2.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 190 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.2_ifconv"   --->   Operation 191 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader389.i.preheader.2, label %._crit_edge394.i.2_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 192 'br' <Predicate = (!exitcond & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2", label %._crit_edge401.i.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 193 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%right_border_buf_2_6 = load i8* %right_border_buf_2_1"   --->   Operation 194 'load' 'right_border_buf_2_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%right_border_buf_2_7 = load i8* %right_border_buf_2_3"   --->   Operation 195 'load' 'right_border_buf_2_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%right_border_buf_2_8 = load i8* %right_border_buf_2_5"   --->   Operation 196 'load' 'right_border_buf_2_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1682, i64 1682, i64 0)"   --->   Operation 197 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_s"   --->   Operation 199 'load' 'right_border_buf_0_6' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_1"   --->   Operation 200 'load' 'right_border_buf_0_7' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_2"   --->   Operation 201 'load' 'right_border_buf_0_8' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_3"   --->   Operation 202 'load' 'right_border_buf_0_9' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_4"   --->   Operation 203 'load' 'right_border_buf_0_10' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_5"   --->   Operation 204 'load' 'right_border_buf_0_11' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 205 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 206 'specregionbegin' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 207 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 208 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 208 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 209 [1/1] (0.97ns)   --->   "%col_assign_2_0_t = xor i2 %tmp_67, -1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 209 'xor' 'col_assign_2_0_t' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (1.77ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_7, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 210 'mux' 'tmp_26' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_26" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 211 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 212 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 212 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 213 [1/1] (1.77ns)   --->   "%tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_8, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 213 'mux' 'tmp_27' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_27" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 214 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 215 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 215 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 216 [1/1] (1.77ns)   --->   "%tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 216 'mux' 'tmp_28' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_28" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 217 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (3.63ns)   --->   "%tmp_68 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 218 'read' 'tmp_68' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 219 [1/1] (3.25ns)   --->   "store i8 %tmp_68, i8* %k_buf_0_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 219 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.0.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 220 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (3.25ns)   --->   "store i8 %tmp_68, i8* %k_buf_0_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 221 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.0.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 222 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (3.25ns)   --->   "store i8 %tmp_68, i8* %k_buf_0_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 223 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.0.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 224 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 225 'load' 'right_border_buf_0_12' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 226 'load' 'right_border_buf_0_13' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = load i8* %right_border_buf_0_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 227 'load' 'right_border_buf_0_14' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 228 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 229 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 229 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 230 [1/1] (3.63ns)   --->   "%tmp_69 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 230 'read' 'tmp_69' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 231 [1/1] (3.25ns)   --->   "store i8 %tmp_69, i8* %k_buf_0_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 231 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_14, i8* %right_border_buf_0_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 232 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 233 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 234 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 235 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 236 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 237 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 238 'br' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (1.77ns)   --->   "%tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 239 'mux' 'tmp_29' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_2, i8 %tmp_29, i8 %col_buf_0_val_0_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 240 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (1.77ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_0_1_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 241 'mux' 'tmp_33' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_2, i8 %tmp_33, i8 %col_buf_0_val_1_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 242 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (1.77ns)   --->   "%tmp_37 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_0_2_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 243 'mux' 'tmp_37' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_2, i8 %tmp_37, i8 %col_buf_0_val_2_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 244 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%right_border_buf_1_6 = load i8* %right_border_buf_1_s"   --->   Operation 245 'load' 'right_border_buf_1_6' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%right_border_buf_1_7 = load i8* %right_border_buf_1_1"   --->   Operation 246 'load' 'right_border_buf_1_7' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%right_border_buf_1_8 = load i8* %right_border_buf_1_2"   --->   Operation 247 'load' 'right_border_buf_1_8' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%right_border_buf_1_9 = load i8* %right_border_buf_1_3"   --->   Operation 248 'load' 'right_border_buf_1_9' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%right_border_buf_1_10 = load i8* %right_border_buf_1_4"   --->   Operation 249 'load' 'right_border_buf_1_10' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%right_border_buf_1_11 = load i8* %right_border_buf_1_5"   --->   Operation 250 'load' 'right_border_buf_1_11' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 251 [1/2] (3.25ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 251 'load' 'k_buf_1_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 252 [1/1] (1.77ns)   --->   "%tmp_42 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_6, i8 %right_border_buf_1_7, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 252 'mux' 'tmp_42' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (1.24ns)   --->   "%col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_42" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 253 'select' 'col_buf_1_val_0_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 254 [1/2] (3.25ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 254 'load' 'k_buf_1_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 255 [1/1] (1.77ns)   --->   "%tmp_43 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_8, i8 %right_border_buf_1_9, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 255 'mux' 'tmp_43' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (1.24ns)   --->   "%col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_43" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 256 'select' 'col_buf_1_val_1_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 257 [1/2] (3.25ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 257 'load' 'k_buf_1_val_5_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 258 [1/1] (1.77ns)   --->   "%tmp_44 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_10, i8 %right_border_buf_1_11, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 258 'mux' 'tmp_44' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (1.24ns)   --->   "%col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_44" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 259 'select' 'col_buf_1_val_2_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (3.63ns)   --->   "%tmp_74 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 260 'read' 'tmp_74' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 261 [1/1] (3.25ns)   --->   "store i8 %tmp_74, i8* %k_buf_1_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 261 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.1.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 262 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (3.25ns)   --->   "store i8 %tmp_74, i8* %k_buf_1_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 263 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.1.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 264 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (3.25ns)   --->   "store i8 %tmp_74, i8* %k_buf_1_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 265 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.1.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 266 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%right_border_buf_1_12 = load i8* %right_border_buf_1_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 267 'load' 'right_border_buf_1_12' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%right_border_buf_1_13 = load i8* %right_border_buf_1_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 268 'load' 'right_border_buf_1_13' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%right_border_buf_1_14 = load i8* %right_border_buf_1_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 269 'load' 'right_border_buf_1_14' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (3.25ns)   --->   "store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 270 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 271 [1/1] (3.25ns)   --->   "store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 271 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 272 [1/1] (3.63ns)   --->   "%tmp_75 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 272 'read' 'tmp_75' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 273 [1/1] (3.25ns)   --->   "store i8 %tmp_75, i8* %k_buf_1_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 273 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_14, i8* %right_border_buf_1_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 274 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 275 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_13, i8* %right_border_buf_1_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 276 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 277 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_12, i8* %right_border_buf_1_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 278 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 279 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 280 'br' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (1.77ns)   --->   "%tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_1_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 281 'mux' 'tmp_50' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (1.24ns)   --->   "%src_kernel_win_1_va_6 = select i1 %tmp_2, i8 %tmp_50, i8 %col_buf_1_val_0_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 282 'select' 'src_kernel_win_1_va_6' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (1.77ns)   --->   "%tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_0_1_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 283 'mux' 'tmp_51' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (1.24ns)   --->   "%src_kernel_win_1_va_7 = select i1 %tmp_2, i8 %tmp_51, i8 %col_buf_1_val_1_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 284 'select' 'src_kernel_win_1_va_7' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (1.77ns)   --->   "%tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_0_2_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 285 'mux' 'tmp_52' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (1.24ns)   --->   "%src_kernel_win_1_va_8 = select i1 %tmp_2, i8 %tmp_52, i8 %col_buf_1_val_2_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 286 'select' 'src_kernel_win_1_va_8' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%right_border_buf_2_9 = load i8* %right_border_buf_2_s"   --->   Operation 287 'load' 'right_border_buf_2_9' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%right_border_buf_2_10 = load i8* %right_border_buf_2_2"   --->   Operation 288 'load' 'right_border_buf_2_10' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%right_border_buf_2_11 = load i8* %right_border_buf_2_4"   --->   Operation 289 'load' 'right_border_buf_2_11' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 290 [1/2] (3.25ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 290 'load' 'k_buf_2_val_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 291 [1/1] (1.77ns)   --->   "%tmp_57 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_8, i8 %right_border_buf_2_11, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 291 'mux' 'tmp_57' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (1.24ns)   --->   "%col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_57" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 292 'select' 'col_buf_2_val_0_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 293 [1/2] (3.25ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 293 'load' 'k_buf_2_val_4_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 294 [1/1] (1.77ns)   --->   "%tmp_58 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_7, i8 %right_border_buf_2_10, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 294 'mux' 'tmp_58' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (1.24ns)   --->   "%col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_58" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 295 'select' 'col_buf_2_val_1_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 296 [1/2] (3.25ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 296 'load' 'k_buf_2_val_5_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 297 [1/1] (1.77ns)   --->   "%tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_6, i8 %right_border_buf_2_9, i8 undef, i2 %col_assign_2_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 297 'mux' 'tmp_59' <Predicate = (!exitcond & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (1.24ns)   --->   "%col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_59" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 298 'select' 'col_buf_2_val_2_0' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (3.63ns)   --->   "%tmp_80 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 299 'read' 'tmp_80' <Predicate = (!exitcond & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 300 [1/1] (3.25ns)   --->   "store i8 %tmp_80, i8* %k_buf_2_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 300 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.2.0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 301 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (3.25ns)   --->   "store i8 %tmp_80, i8* %k_buf_2_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 302 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.2.1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 303 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_117_0_1)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (3.25ns)   --->   "store i8 %tmp_80, i8* %k_buf_2_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 304 'store' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "br label %._crit_edge396.i.2.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 305 'br' <Predicate = (!exitcond & or_cond_i_i & !icmp & tmp_9)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (3.25ns)   --->   "store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 306 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 307 [1/1] (3.25ns)   --->   "store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 307 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 308 [1/1] (3.63ns)   --->   "%tmp_81 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 308 'read' 'tmp_81' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 309 [1/1] (3.25ns)   --->   "store i8 %tmp_81, i8* %k_buf_2_val_3_addr, align 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 309 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1680> <RAM>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 310 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_8, i8* %right_border_buf_2_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 311 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 312 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_7, i8* %right_border_buf_2_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 313 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 314 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_6, i8* %right_border_buf_2_s" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 315 'store' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "br label %._crit_edge394.i.2_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 316 'br' <Predicate = (!exitcond & or_cond_i_i & icmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (1.77ns)   --->   "%tmp_60 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_1_0_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 317 'mux' 'tmp_60' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (1.24ns)   --->   "%src_kernel_win_2_va_9 = select i1 %tmp_2, i8 %tmp_60, i8 %col_buf_2_val_0_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 318 'select' 'src_kernel_win_2_va_9' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (1.77ns)   --->   "%tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_0_1_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 319 'mux' 'tmp_61' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (1.24ns)   --->   "%src_kernel_win_2_va_10 = select i1 %tmp_2, i8 %tmp_61, i8 %col_buf_2_val_1_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 320 'select' 'src_kernel_win_2_va_10' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (1.77ns)   --->   "%tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_0_2_t)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 321 'mux' 'tmp_62' <Predicate = (!exitcond & tmp_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (1.24ns)   --->   "%src_kernel_win_2_va_11 = select i1 %tmp_2, i8 %tmp_62, i8 %col_buf_2_val_2_0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 322 'select' 'src_kernel_win_2_va_11' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.58>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 323 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 324 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 325 'load' 'src_kernel_win_0_va_11' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%OP1_V_0_cast = zext i8 %src_kernel_win_0_va_11 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 326 'zext' 'OP1_V_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_161_0_0_2_cast = zext i8 %src_kernel_win_0_va_8 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 327 'zext' 'tmp_161_0_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_10, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 328 'bitconcatenate' 'p_shl' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 329 'zext' 'p_shl_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_70 = shl i8 %src_kernel_win_0_va_10, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 330 'shl' 'tmp_70' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%r_V_7_0_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_7, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 331 'bitconcatenate' 'r_V_7_0_1_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_161_0_1_cast = zext i9 %r_V_7_0_1_2 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 332 'zext' 'tmp_161_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_71 = shl i8 %src_kernel_win_0_va_7, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 333 'shl' 'tmp_71' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_9 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 334 'zext' 'OP1_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_161_0_2_2_cast = zext i8 %src_kernel_win_0_va_6 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 335 'zext' 'tmp_161_0_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum1 = add i10 %p_shl_cast, %OP1_V_0_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 336 'add' 'sum1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 337 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sum2 = add i10 %OP1_V_0_cast, %sum1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 337 'add' 'sum2' <Predicate = (or_cond_i)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%sum40_cast = zext i10 %sum2 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 338 'zext' 'sum40_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (1.91ns)   --->   "%tmp6 = add i9 %tmp_161_0_2_2_cast, %tmp_161_0_0_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 339 'add' 'tmp6' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i9 %tmp6 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 340 'zext' 'tmp6_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (1.82ns)   --->   "%tmp5 = add i10 %tmp_161_0_1_cast, %tmp6_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 341 'add' 'tmp5' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i10 %tmp5 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 342 'zext' 'tmp5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (1.73ns)   --->   "%p_Val2_2 = sub i11 %tmp5_cast, %sum40_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 343 'sub' 'p_Val2_2' <Predicate = (or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_2, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 344 'bitselect' 'isneg' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = sub i8 %src_kernel_win_0_va_8, %tmp_70" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 345 'sub' 'tmp8' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 346 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp7 = sub i8 %tmp8, %src_kernel_win_0_va_11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 346 'sub' 'tmp7' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 347 [1/1] (1.91ns)   --->   "%tmp10 = sub i8 %src_kernel_win_0_va_6, %src_kernel_win_0_va_9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 347 'sub' 'tmp10' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i8 %tmp_71, %tmp10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 348 'add' 'tmp9' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 349 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp7, %tmp9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 349 'add' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_40 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_2, i32 8, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 350 'partselect' 'tmp_40' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.97ns)   --->   "%tmp_i_i = xor i1 %isneg, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 351 'xor' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (1.13ns)   --->   "%not_i_i_i = icmp ne i3 %tmp_40, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 352 'icmp' 'not_i_i_i' <Predicate = (or_cond_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%overflow = and i1 %not_i_i_i, %tmp_i_i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 353 'and' 'overflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 354 'select' 'p_mux_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_i_i_72 = or i1 %isneg, %overflow" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 355 'or' 'tmp_i_i_72' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %tmp_i_i_72, i8 %p_mux_i_i_cast, i8 %p_Val2_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 356 'select' 'p_Val2_9' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_9 = load i8* %src_kernel_win_1_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 357 'load' 'src_kernel_win_1_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_10 = load i8* %src_kernel_win_1_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 358 'load' 'src_kernel_win_1_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_11 = load i8* %src_kernel_win_1_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 359 'load' 'src_kernel_win_1_va_11' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = zext i8 %src_kernel_win_1_va_11 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 360 'zext' 'OP1_V_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_161_1_0_2_cast = zext i8 %src_kernel_win_1_va_8 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 361 'zext' 'tmp_161_1_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_1_va_10, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 362 'bitconcatenate' 'p_shl1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 363 'zext' 'p_shl1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_76 = shl i8 %src_kernel_win_1_va_10, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 364 'shl' 'tmp_76' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%r_V_7_1_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_1_va_7, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 365 'bitconcatenate' 'r_V_7_1_1_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_161_1_1_cast = zext i9 %r_V_7_1_1_2 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 366 'zext' 'tmp_161_1_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_77 = shl i8 %src_kernel_win_1_va_7, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 367 'shl' 'tmp_77' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast = zext i8 %src_kernel_win_1_va_9 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 368 'zext' 'OP1_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_161_1_2_2_cast = zext i8 %src_kernel_win_1_va_6 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 369 'zext' 'tmp_161_1_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum3 = add i10 %p_shl1_cast, %OP1_V_1_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 370 'add' 'sum3' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 371 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sum4 = add i10 %OP1_V_1_cast, %sum3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 371 'add' 'sum4' <Predicate = (or_cond_i)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%sum37_cast = zext i10 %sum4 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 372 'zext' 'sum37_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (1.91ns)   --->   "%tmp17 = add i9 %tmp_161_1_2_2_cast, %tmp_161_1_0_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 373 'add' 'tmp17' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%tmp17_cast = zext i9 %tmp17 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 374 'zext' 'tmp17_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (1.82ns)   --->   "%tmp16 = add i10 %tmp_161_1_1_cast, %tmp17_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 375 'add' 'tmp16' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%tmp16_cast = zext i10 %tmp16 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 376 'zext' 'tmp16_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (1.73ns)   --->   "%p_Val2_5 = sub i11 %tmp16_cast, %sum37_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 377 'sub' 'p_Val2_5' <Predicate = (or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_5, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 378 'bitselect' 'isneg_1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = sub i8 %src_kernel_win_1_va_8, %tmp_76" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 379 'sub' 'tmp19' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 380 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp18 = sub i8 %tmp19, %src_kernel_win_1_va_11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 380 'sub' 'tmp18' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 381 [1/1] (1.91ns)   --->   "%tmp21 = sub i8 %src_kernel_win_1_va_6, %src_kernel_win_1_va_9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 381 'sub' 'tmp21' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i8 %tmp_77, %tmp21" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 382 'add' 'tmp20' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 383 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_3 = add i8 %tmp18, %tmp20" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 383 'add' 'p_Val2_3' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_55 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_5, i32 8, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 384 'partselect' 'tmp_55' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.97ns)   --->   "%tmp_i_i1 = xor i1 %isneg_1, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 385 'xor' 'tmp_i_i1' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (1.13ns)   --->   "%not_i_i_i1 = icmp ne i3 %tmp_55, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 386 'icmp' 'not_i_i_i1' <Predicate = (or_cond_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%overflow_1 = and i1 %not_i_i_i1, %tmp_i_i1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 387 'and' 'overflow_1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_mux_i_i1_cast = select i1 %tmp_i_i1, i8 -1, i8 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 388 'select' 'p_mux_i_i1_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_i_i1_73 = or i1 %isneg_1, %overflow_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 389 'or' 'tmp_i_i1_73' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %tmp_i_i1_73, i8 %p_mux_i_i1_cast, i8 %p_Val2_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 390 'select' 'p_Val2_10' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_12 = load i8* %src_kernel_win_2_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 391 'load' 'src_kernel_win_2_va_12' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_13 = load i8* %src_kernel_win_2_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 392 'load' 'src_kernel_win_2_va_13' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_14 = load i8* %src_kernel_win_2_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 393 'load' 'src_kernel_win_2_va_14' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i8 %src_kernel_win_2_va_14 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 394 'zext' 'OP1_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_161_2_0_2_cast = zext i8 %src_kernel_win_2_va_11 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 395 'zext' 'tmp_161_2_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_2_va_13, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 396 'bitconcatenate' 'p_shl2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i9 %p_shl2 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 397 'zext' 'p_shl2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_82 = shl i8 %src_kernel_win_2_va_13, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 398 'shl' 'tmp_82' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%r_V_7_2_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_2_va_10, i1 false)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 399 'bitconcatenate' 'r_V_7_2_1_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_161_2_1_cast = zext i9 %r_V_7_2_1_2 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 400 'zext' 'tmp_161_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_83 = shl i8 %src_kernel_win_2_va_10, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 401 'shl' 'tmp_83' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%OP1_V_2_2_cast = zext i8 %src_kernel_win_2_va_12 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 402 'zext' 'OP1_V_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_161_2_2_2_cast = zext i8 %src_kernel_win_2_va_9 to i9" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 403 'zext' 'tmp_161_2_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum = add i10 %p_shl2_cast, %OP1_V_2_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 404 'add' 'sum' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 405 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sum5 = add i10 %OP1_V_2_cast, %sum" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 405 'add' 'sum5' <Predicate = (or_cond_i)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%sum34_cast = zext i10 %sum5 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 406 'zext' 'sum34_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (1.91ns)   --->   "%tmp28 = add i9 %tmp_161_2_2_2_cast, %tmp_161_2_0_2_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 407 'add' 'tmp28' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%tmp28_cast = zext i9 %tmp28 to i10" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 408 'zext' 'tmp28_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (1.82ns)   --->   "%tmp27 = add i10 %tmp_161_2_1_cast, %tmp28_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 409 'add' 'tmp27' <Predicate = (or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%tmp27_cast = zext i10 %tmp27 to i11" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 410 'zext' 'tmp27_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (1.73ns)   --->   "%p_Val2_s = sub i11 %tmp27_cast, %sum34_cast" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 411 'sub' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 412 'bitselect' 'isneg_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp30 = sub i8 %src_kernel_win_2_va_11, %tmp_82" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 413 'sub' 'tmp30' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 414 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp29 = sub i8 %tmp30, %src_kernel_win_2_va_14" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 414 'sub' 'tmp29' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 415 [1/1] (1.91ns)   --->   "%tmp32 = sub i8 %src_kernel_win_2_va_9, %src_kernel_win_2_va_12" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 415 'sub' 'tmp32' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp31 = add i8 %tmp_83, %tmp32" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 416 'add' 'tmp31' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 417 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_6 = add i8 %tmp29, %tmp31" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 417 'add' 'p_Val2_6' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_65 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 418 'partselect' 'tmp_65' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.97ns)   --->   "%tmp_i_i2 = xor i1 %isneg_2, true" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 419 'xor' 'tmp_i_i2' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (1.13ns)   --->   "%not_i_i_i2 = icmp ne i3 %tmp_65, 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 420 'icmp' 'not_i_i_i2' <Predicate = (or_cond_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%overflow_2 = and i1 %not_i_i_i2, %tmp_i_i2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 421 'and' 'overflow_2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_mux_i_i2_cast = select i1 %tmp_i_i2, i8 -1, i8 0" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 422 'select' 'p_mux_i_i2_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_i_i2_74 = or i1 %isneg_2, %overflow_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 423 'or' 'tmp_i_i2_74' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %tmp_i_i2_74, i8 %p_mux_i_i2_cast, i8 %p_Val2_6" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 424 'select' 'p_Val2_11' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 425 'load' 'src_kernel_win_0_va_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 426 'load' 'src_kernel_win_0_va_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 427 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_12 = load i8* %src_kernel_win_1_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 428 'load' 'src_kernel_win_1_va_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_13 = load i8* %src_kernel_win_1_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 429 'load' 'src_kernel_win_1_va_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_14 = load i8* %src_kernel_win_1_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 430 'load' 'src_kernel_win_1_va_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_6 = load i8* %src_kernel_win_2_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 431 'load' 'src_kernel_win_2_va_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_7 = load i8* %src_kernel_win_2_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 432 'load' 'src_kernel_win_2_va_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_8 = load i8* %src_kernel_win_2_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 433 'load' 'src_kernel_win_2_va_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_14)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 434 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_8, i8* %src_kernel_win_2_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 435 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_11, i8* %src_kernel_win_2_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 436 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_7, i8* %src_kernel_win_2_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 437 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_10, i8* %src_kernel_win_2_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 438 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_6, i8* %src_kernel_win_2_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 439 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_9, i8* %src_kernel_win_2_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 440 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_14, i8* %src_kernel_win_1_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 441 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_8, i8* %src_kernel_win_1_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 442 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_13, i8* %src_kernel_win_1_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 443 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_7, i8* %src_kernel_win_1_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 444 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_12, i8* %src_kernel_win_1_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 445 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_6, i8* %src_kernel_win_1_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 446 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 447 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 448 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_13, i8* %src_kernel_win_0_va_3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 449 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 450 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_12, i8* %src_kernel_win_0_va_1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 451 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 452 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "br label %1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 453 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 454 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_9)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 454 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_7 : Operation 455 [1/1] (0.00ns)   --->   "br label %._crit_edge401.i.0_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 455 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 456 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_7 : Operation 457 [1/1] (0.00ns)   --->   "br label %._crit_edge401.i.1_ifconv" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 457 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 458 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_11)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 458 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "br label %._crit_edge401.i.2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 459 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 460 'specregionend' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 461 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9             (specinterface    ) [ 000000000]
StgValue_10            (specinterface    ) [ 000000000]
StgValue_11            (specinterface    ) [ 000000000]
StgValue_12            (specinterface    ) [ 000000000]
StgValue_13            (specinterface    ) [ 000000000]
StgValue_14            (specinterface    ) [ 000000000]
k_buf_0_val_3          (alloca           ) [ 001111111]
k_buf_0_val_4          (alloca           ) [ 001111111]
k_buf_0_val_5          (alloca           ) [ 001111111]
k_buf_1_val_3          (alloca           ) [ 001111111]
k_buf_1_val_4          (alloca           ) [ 001111111]
k_buf_1_val_5          (alloca           ) [ 001111111]
k_buf_2_val_3          (alloca           ) [ 001111111]
k_buf_2_val_4          (alloca           ) [ 001111111]
k_buf_2_val_5          (alloca           ) [ 001111111]
StgValue_24            (br               ) [ 011000000]
tmp_5                  (phi              ) [ 001000000]
tmp_6                  (add              ) [ 011000000]
rbegin_i_i             (specregionbegin  ) [ 000000000]
rend_i_i               (specregionend    ) [ 000000000]
tmp_7                  (icmp             ) [ 001000000]
StgValue_30            (speclooptripcount) [ 000000000]
StgValue_31            (br               ) [ 011000000]
src_kernel_win_0_va    (alloca           ) [ 000111111]
src_kernel_win_0_va_1  (alloca           ) [ 000111111]
src_kernel_win_0_va_2  (alloca           ) [ 000111111]
src_kernel_win_0_va_3  (alloca           ) [ 000111111]
src_kernel_win_0_va_4  (alloca           ) [ 000111111]
src_kernel_win_0_va_5  (alloca           ) [ 000111111]
src_kernel_win_1_va    (alloca           ) [ 000111111]
src_kernel_win_1_va_1  (alloca           ) [ 000111111]
src_kernel_win_1_va_2  (alloca           ) [ 000111111]
src_kernel_win_1_va_3  (alloca           ) [ 000111111]
src_kernel_win_1_va_4  (alloca           ) [ 000111111]
src_kernel_win_1_va_5  (alloca           ) [ 000111111]
src_kernel_win_2_va    (alloca           ) [ 000111111]
src_kernel_win_2_va_1  (alloca           ) [ 000111111]
src_kernel_win_2_va_2  (alloca           ) [ 000111111]
src_kernel_win_2_va_3  (alloca           ) [ 000111111]
src_kernel_win_2_va_4  (alloca           ) [ 000111111]
src_kernel_win_2_va_5  (alloca           ) [ 000111111]
right_border_buf_0_s   (alloca           ) [ 000111111]
right_border_buf_0_1   (alloca           ) [ 000111111]
right_border_buf_2_s   (alloca           ) [ 000111111]
right_border_buf_0_2   (alloca           ) [ 000111111]
right_border_buf_0_3   (alloca           ) [ 000111111]
right_border_buf_2_1   (alloca           ) [ 000111111]
right_border_buf_0_4   (alloca           ) [ 000111111]
right_border_buf_0_5   (alloca           ) [ 000111111]
right_border_buf_2_2   (alloca           ) [ 000111111]
right_border_buf_1_s   (alloca           ) [ 000111111]
right_border_buf_1_1   (alloca           ) [ 000111111]
right_border_buf_2_3   (alloca           ) [ 000111111]
right_border_buf_1_2   (alloca           ) [ 000111111]
right_border_buf_1_3   (alloca           ) [ 000111111]
right_border_buf_2_4   (alloca           ) [ 000111111]
right_border_buf_1_4   (alloca           ) [ 000111111]
right_border_buf_1_5   (alloca           ) [ 000111111]
right_border_buf_2_5   (alloca           ) [ 000111111]
StgValue_68            (br               ) [ 001111111]
t_V                    (phi              ) [ 000100000]
t_V_cast               (zext             ) [ 000000000]
exitcond1              (icmp             ) [ 000111111]
StgValue_72            (speclooptripcount) [ 000000000]
i_V                    (add              ) [ 001111111]
StgValue_74            (br               ) [ 000000000]
StgValue_75            (specloopname     ) [ 000000000]
tmp_s                  (specregionbegin  ) [ 000011111]
tmp_1                  (icmp             ) [ 000011110]
tmp_73_0_0_not         (xor              ) [ 000011110]
tmp                    (partselect       ) [ 000000000]
icmp                   (icmp             ) [ 000011110]
tmp_9                  (icmp             ) [ 000011110]
tmp_117_0_1            (icmp             ) [ 000011110]
tmp_2                  (icmp             ) [ 000011110]
tmp_3                  (add              ) [ 000000000]
tmp_10                 (bitselect        ) [ 000000000]
rev                    (xor              ) [ 000000000]
tmp_4                  (icmp             ) [ 000000000]
or_cond_i412_i         (and              ) [ 000000000]
tmp_11                 (bitselect        ) [ 000000000]
p_assign_7             (sub              ) [ 000000000]
p_p2_i413_i            (select           ) [ 000000000]
tmp_8                  (icmp             ) [ 000000000]
p_assign_8             (sub              ) [ 000000000]
tmp_12                 (trunc            ) [ 000000000]
p_assign_6_0_1         (add              ) [ 000000000]
tmp_13                 (bitselect        ) [ 000000000]
tmp_15                 (bitselect        ) [ 000000000]
tmp_16                 (trunc            ) [ 000000000]
p_assign_6_0_2         (add              ) [ 000000000]
tmp_18                 (bitselect        ) [ 000000000]
tmp_19                 (bitselect        ) [ 000000000]
tmp_20                 (trunc            ) [ 000000000]
tmp_21                 (trunc            ) [ 000000000]
tmp_24                 (trunc            ) [ 000000000]
tmp_30                 (trunc            ) [ 000000000]
tmp_31                 (trunc            ) [ 000000000]
tmp_38                 (select           ) [ 000000000]
tmp_39                 (select           ) [ 000000000]
row_assign_9           (sub              ) [ 000011110]
tmp_22                 (xor              ) [ 000000000]
tmp_41                 (sub              ) [ 000000000]
tmp_45                 (trunc            ) [ 000000000]
tmp_35                 (select           ) [ 000000000]
tmp_32                 (select           ) [ 000000000]
row_assign_9_0_1_t     (sub              ) [ 000011110]
tmp_34                 (add              ) [ 000000000]
tmp_48                 (xor              ) [ 000000000]
tmp_53                 (trunc            ) [ 000000000]
tmp_54                 (select           ) [ 000000000]
tmp_36                 (select           ) [ 000000000]
row_assign_9_0_2_t     (sub              ) [ 000011110]
tmp_46                 (sub              ) [ 000000000]
tmp_47                 (select           ) [ 000000000]
tmp_56                 (trunc            ) [ 000000000]
tmp_49                 (select           ) [ 000000000]
row_assign_9_1_0_t     (sub              ) [ 000011110]
StgValue_127           (br               ) [ 000111111]
StgValue_128           (ret              ) [ 000000000]
t_V_2                  (phi              ) [ 000010010]
t_V_2_cast             (zext             ) [ 000000000]
exitcond               (icmp             ) [ 000111111]
j_V                    (add              ) [ 000111111]
tmp_63                 (partselect       ) [ 000000000]
icmp1                  (icmp             ) [ 000000000]
ImagLoc_x              (add              ) [ 000000000]
tmp_64                 (bitselect        ) [ 000000000]
rev1                   (xor              ) [ 000000000]
tmp_17                 (icmp             ) [ 000000000]
or_cond_i_i            (and              ) [ 000111111]
tmp_66                 (bitselect        ) [ 000000000]
p_assign_1             (sub              ) [ 000000000]
p_p2_i_i               (select           ) [ 000000000]
tmp_23                 (icmp             ) [ 000000000]
p_assign_2             (sub              ) [ 000000000]
p_p2_i_i_p_assign_2    (select           ) [ 000000000]
x                      (select           ) [ 000000000]
x_cast                 (sext             ) [ 000000000]
tmp_67                 (trunc            ) [ 000011000]
brmerge                (or               ) [ 000011000]
tmp_25                 (zext             ) [ 000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 000011000]
k_buf_0_val_4_addr     (getelementptr    ) [ 000011000]
k_buf_0_val_5_addr     (getelementptr    ) [ 000011000]
StgValue_157           (br               ) [ 000000000]
StgValue_158           (br               ) [ 000000000]
StgValue_159           (br               ) [ 000000000]
StgValue_160           (br               ) [ 000000000]
StgValue_161           (br               ) [ 000000000]
StgValue_162           (br               ) [ 000000000]
StgValue_163           (br               ) [ 000000000]
or_cond_i              (and              ) [ 000011110]
StgValue_165           (br               ) [ 000000000]
k_buf_1_val_3_addr     (getelementptr    ) [ 000011000]
k_buf_1_val_4_addr     (getelementptr    ) [ 000011000]
k_buf_1_val_5_addr     (getelementptr    ) [ 000011000]
StgValue_172           (br               ) [ 000000000]
StgValue_173           (br               ) [ 000000000]
StgValue_174           (br               ) [ 000000000]
StgValue_175           (br               ) [ 000000000]
StgValue_176           (br               ) [ 000000000]
StgValue_177           (br               ) [ 000000000]
StgValue_178           (br               ) [ 000000000]
StgValue_179           (br               ) [ 000000000]
k_buf_2_val_3_addr     (getelementptr    ) [ 000011000]
k_buf_2_val_4_addr     (getelementptr    ) [ 000011000]
k_buf_2_val_5_addr     (getelementptr    ) [ 000011000]
StgValue_186           (br               ) [ 000000000]
StgValue_187           (br               ) [ 000000000]
StgValue_188           (br               ) [ 000000000]
StgValue_189           (br               ) [ 000000000]
StgValue_190           (br               ) [ 000000000]
StgValue_191           (br               ) [ 000000000]
StgValue_192           (br               ) [ 000000000]
StgValue_193           (br               ) [ 000000000]
right_border_buf_2_6   (load             ) [ 000000000]
right_border_buf_2_7   (load             ) [ 000000000]
right_border_buf_2_8   (load             ) [ 000000000]
StgValue_197           (speclooptripcount) [ 000000000]
StgValue_198           (br               ) [ 000000000]
right_border_buf_0_6   (load             ) [ 000000000]
right_border_buf_0_7   (load             ) [ 000000000]
right_border_buf_0_8   (load             ) [ 000000000]
right_border_buf_0_9   (load             ) [ 000000000]
right_border_buf_0_10  (load             ) [ 000000000]
right_border_buf_0_11  (load             ) [ 000000000]
StgValue_205           (specloopname     ) [ 000000000]
tmp_14                 (specregionbegin  ) [ 000010100]
StgValue_207           (specpipeline     ) [ 000000000]
k_buf_0_val_3_load     (load             ) [ 000000000]
col_assign_2_0_t       (xor              ) [ 000000000]
tmp_26                 (mux              ) [ 000000000]
col_buf_0_val_0_0      (select           ) [ 000000000]
k_buf_0_val_4_load     (load             ) [ 000000000]
tmp_27                 (mux              ) [ 000000000]
col_buf_0_val_1_0      (select           ) [ 000000000]
k_buf_0_val_5_load     (load             ) [ 000000000]
tmp_28                 (mux              ) [ 000000000]
col_buf_0_val_2_0      (select           ) [ 000000000]
tmp_68                 (read             ) [ 000000000]
StgValue_219           (store            ) [ 000000000]
StgValue_220           (br               ) [ 000000000]
StgValue_221           (store            ) [ 000000000]
StgValue_222           (br               ) [ 000000000]
StgValue_223           (store            ) [ 000000000]
StgValue_224           (br               ) [ 000000000]
right_border_buf_0_12  (load             ) [ 000000000]
right_border_buf_0_13  (load             ) [ 000000000]
right_border_buf_0_14  (load             ) [ 000000000]
StgValue_228           (store            ) [ 000000000]
StgValue_229           (store            ) [ 000000000]
tmp_69                 (read             ) [ 000000000]
StgValue_231           (store            ) [ 000000000]
StgValue_232           (store            ) [ 000000000]
StgValue_233           (store            ) [ 000000000]
StgValue_234           (store            ) [ 000000000]
StgValue_235           (store            ) [ 000000000]
StgValue_236           (store            ) [ 000000000]
StgValue_237           (store            ) [ 000000000]
StgValue_238           (br               ) [ 000000000]
tmp_29                 (mux              ) [ 000000000]
src_kernel_win_0_va_6  (select           ) [ 000010100]
tmp_33                 (mux              ) [ 000000000]
src_kernel_win_0_va_7  (select           ) [ 000010100]
tmp_37                 (mux              ) [ 000000000]
src_kernel_win_0_va_8  (select           ) [ 000010100]
right_border_buf_1_6   (load             ) [ 000000000]
right_border_buf_1_7   (load             ) [ 000000000]
right_border_buf_1_8   (load             ) [ 000000000]
right_border_buf_1_9   (load             ) [ 000000000]
right_border_buf_1_10  (load             ) [ 000000000]
right_border_buf_1_11  (load             ) [ 000000000]
k_buf_1_val_3_load     (load             ) [ 000000000]
tmp_42                 (mux              ) [ 000000000]
col_buf_1_val_0_0      (select           ) [ 000000000]
k_buf_1_val_4_load     (load             ) [ 000000000]
tmp_43                 (mux              ) [ 000000000]
col_buf_1_val_1_0      (select           ) [ 000000000]
k_buf_1_val_5_load     (load             ) [ 000000000]
tmp_44                 (mux              ) [ 000000000]
col_buf_1_val_2_0      (select           ) [ 000000000]
tmp_74                 (read             ) [ 000000000]
StgValue_261           (store            ) [ 000000000]
StgValue_262           (br               ) [ 000000000]
StgValue_263           (store            ) [ 000000000]
StgValue_264           (br               ) [ 000000000]
StgValue_265           (store            ) [ 000000000]
StgValue_266           (br               ) [ 000000000]
right_border_buf_1_12  (load             ) [ 000000000]
right_border_buf_1_13  (load             ) [ 000000000]
right_border_buf_1_14  (load             ) [ 000000000]
StgValue_270           (store            ) [ 000000000]
StgValue_271           (store            ) [ 000000000]
tmp_75                 (read             ) [ 000000000]
StgValue_273           (store            ) [ 000000000]
StgValue_274           (store            ) [ 000000000]
StgValue_275           (store            ) [ 000000000]
StgValue_276           (store            ) [ 000000000]
StgValue_277           (store            ) [ 000000000]
StgValue_278           (store            ) [ 000000000]
StgValue_279           (store            ) [ 000000000]
StgValue_280           (br               ) [ 000000000]
tmp_50                 (mux              ) [ 000000000]
src_kernel_win_1_va_6  (select           ) [ 000010100]
tmp_51                 (mux              ) [ 000000000]
src_kernel_win_1_va_7  (select           ) [ 000010100]
tmp_52                 (mux              ) [ 000000000]
src_kernel_win_1_va_8  (select           ) [ 000010100]
right_border_buf_2_9   (load             ) [ 000000000]
right_border_buf_2_10  (load             ) [ 000000000]
right_border_buf_2_11  (load             ) [ 000000000]
k_buf_2_val_3_load     (load             ) [ 000000000]
tmp_57                 (mux              ) [ 000000000]
col_buf_2_val_0_0      (select           ) [ 000000000]
k_buf_2_val_4_load     (load             ) [ 000000000]
tmp_58                 (mux              ) [ 000000000]
col_buf_2_val_1_0      (select           ) [ 000000000]
k_buf_2_val_5_load     (load             ) [ 000000000]
tmp_59                 (mux              ) [ 000000000]
col_buf_2_val_2_0      (select           ) [ 000000000]
tmp_80                 (read             ) [ 000000000]
StgValue_300           (store            ) [ 000000000]
StgValue_301           (br               ) [ 000000000]
StgValue_302           (store            ) [ 000000000]
StgValue_303           (br               ) [ 000000000]
StgValue_304           (store            ) [ 000000000]
StgValue_305           (br               ) [ 000000000]
StgValue_306           (store            ) [ 000000000]
StgValue_307           (store            ) [ 000000000]
tmp_81                 (read             ) [ 000000000]
StgValue_309           (store            ) [ 000000000]
StgValue_310           (store            ) [ 000000000]
StgValue_311           (store            ) [ 000000000]
StgValue_312           (store            ) [ 000000000]
StgValue_313           (store            ) [ 000000000]
StgValue_314           (store            ) [ 000000000]
StgValue_315           (store            ) [ 000000000]
StgValue_316           (br               ) [ 000000000]
tmp_60                 (mux              ) [ 000000000]
src_kernel_win_2_va_9  (select           ) [ 000010100]
tmp_61                 (mux              ) [ 000000000]
src_kernel_win_2_va_10 (select           ) [ 000010100]
tmp_62                 (mux              ) [ 000000000]
src_kernel_win_2_va_11 (select           ) [ 000010100]
src_kernel_win_0_va_9  (load             ) [ 000000000]
src_kernel_win_0_va_10 (load             ) [ 000000000]
src_kernel_win_0_va_11 (load             ) [ 000000000]
OP1_V_0_cast           (zext             ) [ 000000000]
tmp_161_0_0_2_cast     (zext             ) [ 000000000]
p_shl                  (bitconcatenate   ) [ 000000000]
p_shl_cast             (zext             ) [ 000000000]
tmp_70                 (shl              ) [ 000000000]
r_V_7_0_1_2            (bitconcatenate   ) [ 000000000]
tmp_161_0_1_cast       (zext             ) [ 000000000]
tmp_71                 (shl              ) [ 000000000]
OP1_V_0_2_cast         (zext             ) [ 000000000]
tmp_161_0_2_2_cast     (zext             ) [ 000000000]
sum1                   (add              ) [ 000000000]
sum2                   (add              ) [ 000000000]
sum40_cast             (zext             ) [ 000000000]
tmp6                   (add              ) [ 000000000]
tmp6_cast              (zext             ) [ 000000000]
tmp5                   (add              ) [ 000000000]
tmp5_cast              (zext             ) [ 000000000]
p_Val2_2               (sub              ) [ 000000000]
isneg                  (bitselect        ) [ 000000000]
tmp8                   (sub              ) [ 000000000]
tmp7                   (sub              ) [ 000000000]
tmp10                  (sub              ) [ 000000000]
tmp9                   (add              ) [ 000000000]
p_Val2_1               (add              ) [ 000000000]
tmp_40                 (partselect       ) [ 000000000]
tmp_i_i                (xor              ) [ 000000000]
not_i_i_i              (icmp             ) [ 000000000]
overflow               (and              ) [ 000000000]
p_mux_i_i_cast         (select           ) [ 000000000]
tmp_i_i_72             (or               ) [ 000000000]
p_Val2_9               (select           ) [ 000010010]
src_kernel_win_1_va_9  (load             ) [ 000000000]
src_kernel_win_1_va_10 (load             ) [ 000000000]
src_kernel_win_1_va_11 (load             ) [ 000000000]
OP1_V_1_cast           (zext             ) [ 000000000]
tmp_161_1_0_2_cast     (zext             ) [ 000000000]
p_shl1                 (bitconcatenate   ) [ 000000000]
p_shl1_cast            (zext             ) [ 000000000]
tmp_76                 (shl              ) [ 000000000]
r_V_7_1_1_2            (bitconcatenate   ) [ 000000000]
tmp_161_1_1_cast       (zext             ) [ 000000000]
tmp_77                 (shl              ) [ 000000000]
OP1_V_1_2_cast         (zext             ) [ 000000000]
tmp_161_1_2_2_cast     (zext             ) [ 000000000]
sum3                   (add              ) [ 000000000]
sum4                   (add              ) [ 000000000]
sum37_cast             (zext             ) [ 000000000]
tmp17                  (add              ) [ 000000000]
tmp17_cast             (zext             ) [ 000000000]
tmp16                  (add              ) [ 000000000]
tmp16_cast             (zext             ) [ 000000000]
p_Val2_5               (sub              ) [ 000000000]
isneg_1                (bitselect        ) [ 000000000]
tmp19                  (sub              ) [ 000000000]
tmp18                  (sub              ) [ 000000000]
tmp21                  (sub              ) [ 000000000]
tmp20                  (add              ) [ 000000000]
p_Val2_3               (add              ) [ 000000000]
tmp_55                 (partselect       ) [ 000000000]
tmp_i_i1               (xor              ) [ 000000000]
not_i_i_i1             (icmp             ) [ 000000000]
overflow_1             (and              ) [ 000000000]
p_mux_i_i1_cast        (select           ) [ 000000000]
tmp_i_i1_73            (or               ) [ 000000000]
p_Val2_10              (select           ) [ 000010010]
src_kernel_win_2_va_12 (load             ) [ 000000000]
src_kernel_win_2_va_13 (load             ) [ 000000000]
src_kernel_win_2_va_14 (load             ) [ 000000000]
OP1_V_2_cast           (zext             ) [ 000000000]
tmp_161_2_0_2_cast     (zext             ) [ 000000000]
p_shl2                 (bitconcatenate   ) [ 000000000]
p_shl2_cast            (zext             ) [ 000000000]
tmp_82                 (shl              ) [ 000000000]
r_V_7_2_1_2            (bitconcatenate   ) [ 000000000]
tmp_161_2_1_cast       (zext             ) [ 000000000]
tmp_83                 (shl              ) [ 000000000]
OP1_V_2_2_cast         (zext             ) [ 000000000]
tmp_161_2_2_2_cast     (zext             ) [ 000000000]
sum                    (add              ) [ 000000000]
sum5                   (add              ) [ 000000000]
sum34_cast             (zext             ) [ 000000000]
tmp28                  (add              ) [ 000000000]
tmp28_cast             (zext             ) [ 000000000]
tmp27                  (add              ) [ 000000000]
tmp27_cast             (zext             ) [ 000000000]
p_Val2_s               (sub              ) [ 000000000]
isneg_2                (bitselect        ) [ 000000000]
tmp30                  (sub              ) [ 000000000]
tmp29                  (sub              ) [ 000000000]
tmp32                  (sub              ) [ 000000000]
tmp31                  (add              ) [ 000000000]
p_Val2_6               (add              ) [ 000000000]
tmp_65                 (partselect       ) [ 000000000]
tmp_i_i2               (xor              ) [ 000000000]
not_i_i_i2             (icmp             ) [ 000000000]
overflow_2             (and              ) [ 000000000]
p_mux_i_i2_cast        (select           ) [ 000000000]
tmp_i_i2_74            (or               ) [ 000000000]
p_Val2_11              (select           ) [ 000010010]
src_kernel_win_0_va_12 (load             ) [ 000000000]
src_kernel_win_0_va_13 (load             ) [ 000000000]
src_kernel_win_0_va_14 (load             ) [ 000000000]
src_kernel_win_1_va_12 (load             ) [ 000000000]
src_kernel_win_1_va_13 (load             ) [ 000000000]
src_kernel_win_1_va_14 (load             ) [ 000000000]
src_kernel_win_2_va_6  (load             ) [ 000000000]
src_kernel_win_2_va_7  (load             ) [ 000000000]
src_kernel_win_2_va_8  (load             ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
StgValue_435           (store            ) [ 000000000]
StgValue_436           (store            ) [ 000000000]
StgValue_437           (store            ) [ 000000000]
StgValue_438           (store            ) [ 000000000]
StgValue_439           (store            ) [ 000000000]
StgValue_440           (store            ) [ 000000000]
StgValue_441           (store            ) [ 000000000]
StgValue_442           (store            ) [ 000000000]
StgValue_443           (store            ) [ 000000000]
StgValue_444           (store            ) [ 000000000]
StgValue_445           (store            ) [ 000000000]
StgValue_446           (store            ) [ 000000000]
StgValue_447           (store            ) [ 000000000]
StgValue_448           (store            ) [ 000000000]
StgValue_449           (store            ) [ 000000000]
StgValue_450           (store            ) [ 000000000]
StgValue_451           (store            ) [ 000000000]
StgValue_452           (store            ) [ 000000000]
StgValue_453           (br               ) [ 000111111]
StgValue_454           (write            ) [ 000000000]
StgValue_455           (br               ) [ 000000000]
StgValue_456           (write            ) [ 000000000]
StgValue_457           (br               ) [ 000000000]
StgValue_458           (write            ) [ 000000000]
StgValue_459           (br               ) [ 000000000]
empty_75               (specregionend    ) [ 000000000]
StgValue_461           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str182"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="k_buf_0_val_3_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_4_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_5_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_buf_1_val_3_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k_buf_1_val_4_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_4/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_buf_1_val_5_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_5/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_buf_2_val_3_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="k_buf_2_val_4_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_4/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="k_buf_2_val_5_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_5/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="src_kernel_win_0_va_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="src_kernel_win_0_va_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="src_kernel_win_0_va_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="src_kernel_win_0_va_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="src_kernel_win_0_va_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="src_kernel_win_0_va_5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="src_kernel_win_1_va_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="src_kernel_win_1_va_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="src_kernel_win_1_va_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="src_kernel_win_1_va_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_3/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="src_kernel_win_1_va_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_4/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="src_kernel_win_1_va_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_5/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="src_kernel_win_2_va_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="src_kernel_win_2_va_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="src_kernel_win_2_va_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_2/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="src_kernel_win_2_va_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_3/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="src_kernel_win_2_va_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_4/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="src_kernel_win_2_va_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_5/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="right_border_buf_0_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="right_border_buf_0_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="right_border_buf_2_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_s/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="right_border_buf_0_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="right_border_buf_0_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="right_border_buf_2_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="right_border_buf_0_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="right_border_buf_0_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="right_border_buf_2_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="right_border_buf_1_s_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_s/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="right_border_buf_1_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="right_border_buf_2_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_3/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="right_border_buf_1_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="right_border_buf_1_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_3/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="right_border_buf_2_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_4/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="right_border_buf_1_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_4/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="right_border_buf_1_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_5/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="right_border_buf_2_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_5/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_68/5 tmp_69/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_74/5 tmp_75/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_80/5 tmp_81/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="StgValue_454_write_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="1"/>
<pin id="400" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_454/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="StgValue_456_write_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="8" slack="1"/>
<pin id="407" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_456/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="StgValue_458_write_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="1"/>
<pin id="414" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_458/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="k_buf_0_val_3_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="0" slack="1"/>
<pin id="535" dir="0" index="4" bw="11" slack="0"/>
<pin id="536" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="537" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="8" slack="0"/>
<pin id="538" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_223/5 StgValue_231/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="k_buf_0_val_4_addr_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="0" slack="1"/>
<pin id="530" dir="0" index="4" bw="11" slack="0"/>
<pin id="531" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="532" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="3" bw="8" slack="0"/>
<pin id="533" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_221/5 StgValue_229/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="k_buf_0_val_5_addr_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="32" slack="0"/>
<pin id="445" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="0" slack="1"/>
<pin id="525" dir="0" index="4" bw="11" slack="0"/>
<pin id="526" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="8" slack="0"/>
<pin id="528" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_219/5 StgValue_228/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="k_buf_1_val_3_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_3_addr/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="0" slack="1"/>
<pin id="552" dir="0" index="4" bw="11" slack="0"/>
<pin id="553" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="554" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
<pin id="555" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_3_load/4 StgValue_265/5 StgValue_273/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="k_buf_1_val_4_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_4_addr/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_access_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="474" dir="0" index="2" bw="0" slack="1"/>
<pin id="547" dir="0" index="4" bw="11" slack="0"/>
<pin id="548" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="549" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="3" bw="8" slack="0"/>
<pin id="550" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_4_load/4 StgValue_263/5 StgValue_271/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="k_buf_1_val_5_addr_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="32" slack="0"/>
<pin id="481" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_5_addr/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_access_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="0" slack="1"/>
<pin id="542" dir="0" index="4" bw="11" slack="0"/>
<pin id="543" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="544" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="3" bw="8" slack="0"/>
<pin id="545" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_5_load/4 StgValue_261/5 StgValue_270/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="k_buf_2_val_3_addr_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_3_addr/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_access_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="0" slack="1"/>
<pin id="569" dir="0" index="4" bw="11" slack="0"/>
<pin id="570" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="571" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="3" bw="8" slack="0"/>
<pin id="572" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_3_load/4 StgValue_304/5 StgValue_309/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="k_buf_2_val_4_addr_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_4_addr/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="11" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="1"/>
<pin id="564" dir="0" index="4" bw="11" slack="0"/>
<pin id="565" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="566" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="8" slack="0"/>
<pin id="567" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_4_load/4 StgValue_302/5 StgValue_307/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="k_buf_2_val_5_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_5_addr/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_access_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="0" slack="1"/>
<pin id="559" dir="0" index="4" bw="11" slack="0"/>
<pin id="560" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="561" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="3" bw="8" slack="0"/>
<pin id="562" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_5_load/4 StgValue_300/5 StgValue_306/5 "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_5_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="1"/>
<pin id="578" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 (phireg) "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_5_phi_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="1" slack="1"/>
<pin id="584" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="t_V_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="1"/>
<pin id="589" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="591" class="1004" name="t_V_phi_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="0"/>
<pin id="593" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="594" dir="0" index="2" bw="1" slack="1"/>
<pin id="595" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="598" class="1005" name="t_V_2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="1"/>
<pin id="600" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="602" class="1004" name="t_V_2_phi_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="11" slack="0"/>
<pin id="606" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="607" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="t_V_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="exitcond1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="11" slack="0"/>
<pin id="627" dir="0" index="1" bw="11" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="i_V_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="11" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="0"/>
<pin id="639" dir="0" index="1" bw="11" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_73_0_0_not_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_73_0_0_not/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="0" index="1" bw="11" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="0" index="3" bw="5" slack="0"/>
<pin id="654" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="10" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_9_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="0"/>
<pin id="667" dir="0" index="1" bw="11" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_117_0_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="0"/>
<pin id="673" dir="0" index="1" bw="11" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_117_0_1/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="11" slack="0"/>
<pin id="679" dir="0" index="1" bw="11" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="11" slack="0"/>
<pin id="686" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_10_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="12" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="rev_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="0"/>
<pin id="705" dir="0" index="1" bw="12" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_cond_i412_i_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i412_i/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_11_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="12" slack="0"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_assign_7_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="11" slack="0"/>
<pin id="726" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_p2_i413_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="12" slack="0"/>
<pin id="732" dir="0" index="2" bw="12" slack="0"/>
<pin id="733" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i413_i/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_8_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="12" slack="0"/>
<pin id="739" dir="0" index="1" bw="12" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_assign_8_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="0"/>
<pin id="745" dir="0" index="1" bw="12" slack="0"/>
<pin id="746" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_12_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="0"/>
<pin id="751" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_assign_6_0_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="0" index="1" bw="11" slack="0"/>
<pin id="756" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_0_1/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_13_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="12" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_15_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="12" slack="0"/>
<pin id="770" dir="0" index="2" bw="5" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_16_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="0"/>
<pin id="777" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_assign_6_0_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="0"/>
<pin id="781" dir="0" index="1" bw="11" slack="0"/>
<pin id="782" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_0_2/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_18_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="12" slack="0"/>
<pin id="788" dir="0" index="2" bw="5" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_19_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="12" slack="0"/>
<pin id="796" dir="0" index="2" bw="5" slack="0"/>
<pin id="797" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_20_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="11" slack="0"/>
<pin id="803" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_21_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="0"/>
<pin id="807" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_24_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="12" slack="0"/>
<pin id="811" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_30_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="12" slack="0"/>
<pin id="815" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_31_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="0"/>
<pin id="819" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_38_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="2" slack="0"/>
<pin id="824" dir="0" index="2" bw="2" slack="0"/>
<pin id="825" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_39_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="2" slack="0"/>
<pin id="832" dir="0" index="2" bw="2" slack="0"/>
<pin id="833" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="row_assign_9_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="2" slack="0"/>
<pin id="840" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9/3 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_22_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="0"/>
<pin id="845" dir="0" index="1" bw="2" slack="0"/>
<pin id="846" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_41_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="2" slack="0"/>
<pin id="851" dir="0" index="1" bw="2" slack="0"/>
<pin id="852" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_45_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="12" slack="0"/>
<pin id="857" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_35_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="2" slack="0"/>
<pin id="862" dir="0" index="2" bw="2" slack="0"/>
<pin id="863" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_32_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="2" slack="0"/>
<pin id="870" dir="0" index="2" bw="2" slack="0"/>
<pin id="871" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="row_assign_9_0_1_t_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="2" slack="0"/>
<pin id="878" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9_0_1_t/3 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_34_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="2" slack="0"/>
<pin id="884" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_48_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="0"/>
<pin id="889" dir="0" index="1" bw="2" slack="0"/>
<pin id="890" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_53_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="12" slack="0"/>
<pin id="895" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_54_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="2" slack="0"/>
<pin id="900" dir="0" index="2" bw="2" slack="0"/>
<pin id="901" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_36_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="2" slack="0"/>
<pin id="908" dir="0" index="2" bw="2" slack="0"/>
<pin id="909" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="913" class="1004" name="row_assign_9_0_2_t_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="2" slack="0"/>
<pin id="916" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9_0_2_t/3 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_46_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="0"/>
<pin id="921" dir="0" index="1" bw="2" slack="0"/>
<pin id="922" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_47_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="2" slack="0"/>
<pin id="928" dir="0" index="2" bw="2" slack="0"/>
<pin id="929" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_56_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="12" slack="0"/>
<pin id="935" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_49_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="2" slack="0"/>
<pin id="940" dir="0" index="2" bw="2" slack="0"/>
<pin id="941" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="945" class="1004" name="row_assign_9_1_0_t_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="2" slack="0"/>
<pin id="948" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9_1_0_t/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="t_V_2_cast_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="11" slack="0"/>
<pin id="953" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_2_cast/4 "/>
</bind>
</comp>

<comp id="955" class="1004" name="exitcond_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="11" slack="0"/>
<pin id="957" dir="0" index="1" bw="11" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="j_V_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="11" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_63_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="10" slack="0"/>
<pin id="969" dir="0" index="1" bw="11" slack="0"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="0" index="3" bw="5" slack="0"/>
<pin id="972" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="977" class="1004" name="icmp1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="0"/>
<pin id="979" dir="0" index="1" bw="10" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/4 "/>
</bind>
</comp>

<comp id="983" class="1004" name="ImagLoc_x_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="11" slack="0"/>
<pin id="986" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_64_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="12" slack="0"/>
<pin id="992" dir="0" index="2" bw="5" slack="0"/>
<pin id="993" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="rev1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/4 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_17_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="0"/>
<pin id="1005" dir="0" index="1" bw="12" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="or_cond_i_i_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/4 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_66_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="12" slack="0"/>
<pin id="1018" dir="0" index="2" bw="5" slack="0"/>
<pin id="1019" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="p_assign_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="11" slack="0"/>
<pin id="1026" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/4 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_p2_i_i_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="12" slack="0"/>
<pin id="1032" dir="0" index="2" bw="12" slack="0"/>
<pin id="1033" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/4 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_23_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="12" slack="0"/>
<pin id="1039" dir="0" index="1" bw="12" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_assign_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="11" slack="0"/>
<pin id="1045" dir="0" index="1" bw="12" slack="0"/>
<pin id="1046" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/4 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="p_p2_i_i_p_assign_2_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="12" slack="0"/>
<pin id="1052" dir="0" index="2" bw="12" slack="0"/>
<pin id="1053" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i_p_assign_2/4 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="x_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="12" slack="0"/>
<pin id="1060" dir="0" index="2" bw="12" slack="0"/>
<pin id="1061" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="x_cast_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="12" slack="0"/>
<pin id="1067" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_cast/4 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_67_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="12" slack="0"/>
<pin id="1071" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="brmerge_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="1"/>
<pin id="1076" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_25_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="12" slack="0"/>
<pin id="1080" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="or_cond_i_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/4 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="right_border_buf_2_6_load_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="3"/>
<pin id="1098" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_6/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="right_border_buf_2_7_load_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="3"/>
<pin id="1101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_7/5 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="right_border_buf_2_8_load_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="3"/>
<pin id="1104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_8/5 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="right_border_buf_0_6_load_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="3"/>
<pin id="1107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/5 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="right_border_buf_0_7_load_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="3"/>
<pin id="1110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="right_border_buf_0_8_load_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="3"/>
<pin id="1113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="right_border_buf_0_9_load_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="3"/>
<pin id="1116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="right_border_buf_0_10_load_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="3"/>
<pin id="1119" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="right_border_buf_0_11_load_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="3"/>
<pin id="1122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="col_assign_2_0_t_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="2" slack="1"/>
<pin id="1125" dir="0" index="1" bw="2" slack="0"/>
<pin id="1126" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_2_0_t/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_26_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="0"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="0" index="2" bw="8" slack="0"/>
<pin id="1132" dir="0" index="3" bw="1" slack="0"/>
<pin id="1133" dir="0" index="4" bw="2" slack="0"/>
<pin id="1134" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="col_buf_0_val_0_0_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="1"/>
<pin id="1142" dir="0" index="1" bw="8" slack="0"/>
<pin id="1143" dir="0" index="2" bw="8" slack="0"/>
<pin id="1144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_27_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="8" slack="0"/>
<pin id="1150" dir="0" index="2" bw="8" slack="0"/>
<pin id="1151" dir="0" index="3" bw="1" slack="0"/>
<pin id="1152" dir="0" index="4" bw="2" slack="0"/>
<pin id="1153" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="col_buf_0_val_1_0_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="0" index="1" bw="8" slack="0"/>
<pin id="1162" dir="0" index="2" bw="8" slack="0"/>
<pin id="1163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_28_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="0" index="1" bw="8" slack="0"/>
<pin id="1169" dir="0" index="2" bw="8" slack="0"/>
<pin id="1170" dir="0" index="3" bw="1" slack="0"/>
<pin id="1171" dir="0" index="4" bw="2" slack="0"/>
<pin id="1172" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="col_buf_0_val_2_0_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="0" index="1" bw="8" slack="0"/>
<pin id="1181" dir="0" index="2" bw="8" slack="0"/>
<pin id="1182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="right_border_buf_0_12_load_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="3"/>
<pin id="1187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="right_border_buf_0_13_load_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="3"/>
<pin id="1190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="right_border_buf_0_14_load_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="3"/>
<pin id="1193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_14/5 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="StgValue_232_store_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="0"/>
<pin id="1196" dir="0" index="1" bw="8" slack="3"/>
<pin id="1197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_232/5 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="StgValue_233_store_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="0"/>
<pin id="1201" dir="0" index="1" bw="8" slack="3"/>
<pin id="1202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/5 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="StgValue_234_store_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="8" slack="0"/>
<pin id="1206" dir="0" index="1" bw="8" slack="3"/>
<pin id="1207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/5 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="StgValue_235_store_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="8" slack="0"/>
<pin id="1211" dir="0" index="1" bw="8" slack="3"/>
<pin id="1212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/5 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="StgValue_236_store_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="8" slack="0"/>
<pin id="1216" dir="0" index="1" bw="8" slack="3"/>
<pin id="1217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/5 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="StgValue_237_store_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="0"/>
<pin id="1221" dir="0" index="1" bw="8" slack="3"/>
<pin id="1222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_237/5 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_29_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="0"/>
<pin id="1226" dir="0" index="1" bw="8" slack="0"/>
<pin id="1227" dir="0" index="2" bw="8" slack="0"/>
<pin id="1228" dir="0" index="3" bw="8" slack="0"/>
<pin id="1229" dir="0" index="4" bw="2" slack="2"/>
<pin id="1230" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="src_kernel_win_0_va_6_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="2"/>
<pin id="1237" dir="0" index="1" bw="8" slack="0"/>
<pin id="1238" dir="0" index="2" bw="8" slack="0"/>
<pin id="1239" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/5 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_33_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="0"/>
<pin id="1244" dir="0" index="1" bw="8" slack="0"/>
<pin id="1245" dir="0" index="2" bw="8" slack="0"/>
<pin id="1246" dir="0" index="3" bw="8" slack="0"/>
<pin id="1247" dir="0" index="4" bw="2" slack="2"/>
<pin id="1248" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="src_kernel_win_0_va_7_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="2"/>
<pin id="1255" dir="0" index="1" bw="8" slack="0"/>
<pin id="1256" dir="0" index="2" bw="8" slack="0"/>
<pin id="1257" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/5 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="tmp_37_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="0"/>
<pin id="1262" dir="0" index="1" bw="8" slack="0"/>
<pin id="1263" dir="0" index="2" bw="8" slack="0"/>
<pin id="1264" dir="0" index="3" bw="8" slack="0"/>
<pin id="1265" dir="0" index="4" bw="2" slack="2"/>
<pin id="1266" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="src_kernel_win_0_va_8_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="2"/>
<pin id="1273" dir="0" index="1" bw="8" slack="0"/>
<pin id="1274" dir="0" index="2" bw="8" slack="0"/>
<pin id="1275" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/5 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="right_border_buf_1_6_load_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="3"/>
<pin id="1280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_6/5 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="right_border_buf_1_7_load_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="3"/>
<pin id="1283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_7/5 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="right_border_buf_1_8_load_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="3"/>
<pin id="1286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_8/5 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="right_border_buf_1_9_load_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="3"/>
<pin id="1289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_9/5 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="right_border_buf_1_10_load_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="3"/>
<pin id="1292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_10/5 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="right_border_buf_1_11_load_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="3"/>
<pin id="1295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_11/5 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_42_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="0"/>
<pin id="1298" dir="0" index="1" bw="8" slack="0"/>
<pin id="1299" dir="0" index="2" bw="8" slack="0"/>
<pin id="1300" dir="0" index="3" bw="1" slack="0"/>
<pin id="1301" dir="0" index="4" bw="2" slack="0"/>
<pin id="1302" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="col_buf_1_val_0_0_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="0" index="1" bw="8" slack="0"/>
<pin id="1311" dir="0" index="2" bw="8" slack="0"/>
<pin id="1312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_0_0/5 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="tmp_43_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="0"/>
<pin id="1317" dir="0" index="1" bw="8" slack="0"/>
<pin id="1318" dir="0" index="2" bw="8" slack="0"/>
<pin id="1319" dir="0" index="3" bw="1" slack="0"/>
<pin id="1320" dir="0" index="4" bw="2" slack="0"/>
<pin id="1321" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="col_buf_1_val_1_0_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="1"/>
<pin id="1329" dir="0" index="1" bw="8" slack="0"/>
<pin id="1330" dir="0" index="2" bw="8" slack="0"/>
<pin id="1331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_1_0/5 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="tmp_44_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="0"/>
<pin id="1336" dir="0" index="1" bw="8" slack="0"/>
<pin id="1337" dir="0" index="2" bw="8" slack="0"/>
<pin id="1338" dir="0" index="3" bw="1" slack="0"/>
<pin id="1339" dir="0" index="4" bw="2" slack="0"/>
<pin id="1340" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="col_buf_1_val_2_0_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="1"/>
<pin id="1348" dir="0" index="1" bw="8" slack="0"/>
<pin id="1349" dir="0" index="2" bw="8" slack="0"/>
<pin id="1350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_2_0/5 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="right_border_buf_1_12_load_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="3"/>
<pin id="1355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_12/5 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="right_border_buf_1_13_load_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="8" slack="3"/>
<pin id="1358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_13/5 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="right_border_buf_1_14_load_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="3"/>
<pin id="1361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_14/5 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="StgValue_274_store_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="0"/>
<pin id="1364" dir="0" index="1" bw="8" slack="3"/>
<pin id="1365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_274/5 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="StgValue_275_store_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="0"/>
<pin id="1369" dir="0" index="1" bw="8" slack="3"/>
<pin id="1370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_275/5 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="StgValue_276_store_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="0"/>
<pin id="1374" dir="0" index="1" bw="8" slack="3"/>
<pin id="1375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_276/5 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="StgValue_277_store_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="0"/>
<pin id="1379" dir="0" index="1" bw="8" slack="3"/>
<pin id="1380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_277/5 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="StgValue_278_store_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="8" slack="0"/>
<pin id="1384" dir="0" index="1" bw="8" slack="3"/>
<pin id="1385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_278/5 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="StgValue_279_store_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="0"/>
<pin id="1389" dir="0" index="1" bw="8" slack="3"/>
<pin id="1390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_279/5 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="tmp_50_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="0"/>
<pin id="1394" dir="0" index="1" bw="8" slack="0"/>
<pin id="1395" dir="0" index="2" bw="8" slack="0"/>
<pin id="1396" dir="0" index="3" bw="8" slack="0"/>
<pin id="1397" dir="0" index="4" bw="2" slack="2"/>
<pin id="1398" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="src_kernel_win_1_va_6_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="2"/>
<pin id="1405" dir="0" index="1" bw="8" slack="0"/>
<pin id="1406" dir="0" index="2" bw="8" slack="0"/>
<pin id="1407" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_6/5 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="tmp_51_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="0"/>
<pin id="1412" dir="0" index="1" bw="8" slack="0"/>
<pin id="1413" dir="0" index="2" bw="8" slack="0"/>
<pin id="1414" dir="0" index="3" bw="8" slack="0"/>
<pin id="1415" dir="0" index="4" bw="2" slack="2"/>
<pin id="1416" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="src_kernel_win_1_va_7_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="2"/>
<pin id="1423" dir="0" index="1" bw="8" slack="0"/>
<pin id="1424" dir="0" index="2" bw="8" slack="0"/>
<pin id="1425" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_7/5 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="tmp_52_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="8" slack="0"/>
<pin id="1430" dir="0" index="1" bw="8" slack="0"/>
<pin id="1431" dir="0" index="2" bw="8" slack="0"/>
<pin id="1432" dir="0" index="3" bw="8" slack="0"/>
<pin id="1433" dir="0" index="4" bw="2" slack="2"/>
<pin id="1434" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="src_kernel_win_1_va_8_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="2"/>
<pin id="1441" dir="0" index="1" bw="8" slack="0"/>
<pin id="1442" dir="0" index="2" bw="8" slack="0"/>
<pin id="1443" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_8/5 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="right_border_buf_2_9_load_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="3"/>
<pin id="1448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_9/5 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="right_border_buf_2_10_load_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="3"/>
<pin id="1451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_10/5 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="right_border_buf_2_11_load_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="8" slack="3"/>
<pin id="1454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_11/5 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="tmp_57_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="8" slack="0"/>
<pin id="1457" dir="0" index="1" bw="8" slack="0"/>
<pin id="1458" dir="0" index="2" bw="8" slack="0"/>
<pin id="1459" dir="0" index="3" bw="1" slack="0"/>
<pin id="1460" dir="0" index="4" bw="2" slack="0"/>
<pin id="1461" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_57/5 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="col_buf_2_val_0_0_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="1"/>
<pin id="1469" dir="0" index="1" bw="8" slack="0"/>
<pin id="1470" dir="0" index="2" bw="8" slack="0"/>
<pin id="1471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_0_0/5 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="tmp_58_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="0"/>
<pin id="1476" dir="0" index="1" bw="8" slack="0"/>
<pin id="1477" dir="0" index="2" bw="8" slack="0"/>
<pin id="1478" dir="0" index="3" bw="1" slack="0"/>
<pin id="1479" dir="0" index="4" bw="2" slack="0"/>
<pin id="1480" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="col_buf_2_val_1_0_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="1"/>
<pin id="1488" dir="0" index="1" bw="8" slack="0"/>
<pin id="1489" dir="0" index="2" bw="8" slack="0"/>
<pin id="1490" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_1_0/5 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="tmp_59_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="8" slack="0"/>
<pin id="1495" dir="0" index="1" bw="8" slack="0"/>
<pin id="1496" dir="0" index="2" bw="8" slack="0"/>
<pin id="1497" dir="0" index="3" bw="1" slack="0"/>
<pin id="1498" dir="0" index="4" bw="2" slack="0"/>
<pin id="1499" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="col_buf_2_val_2_0_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="1"/>
<pin id="1507" dir="0" index="1" bw="8" slack="0"/>
<pin id="1508" dir="0" index="2" bw="8" slack="0"/>
<pin id="1509" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_2_0/5 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="StgValue_310_store_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="8" slack="0"/>
<pin id="1514" dir="0" index="1" bw="8" slack="3"/>
<pin id="1515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_310/5 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="StgValue_311_store_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="8" slack="0"/>
<pin id="1519" dir="0" index="1" bw="8" slack="3"/>
<pin id="1520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_311/5 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="StgValue_312_store_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="0"/>
<pin id="1524" dir="0" index="1" bw="8" slack="3"/>
<pin id="1525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_312/5 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="StgValue_313_store_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="8" slack="0"/>
<pin id="1529" dir="0" index="1" bw="8" slack="3"/>
<pin id="1530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_313/5 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="StgValue_314_store_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="8" slack="0"/>
<pin id="1534" dir="0" index="1" bw="8" slack="3"/>
<pin id="1535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_314/5 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="StgValue_315_store_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="0"/>
<pin id="1539" dir="0" index="1" bw="8" slack="3"/>
<pin id="1540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_315/5 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="tmp_60_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="8" slack="0"/>
<pin id="1544" dir="0" index="1" bw="8" slack="0"/>
<pin id="1545" dir="0" index="2" bw="8" slack="0"/>
<pin id="1546" dir="0" index="3" bw="8" slack="0"/>
<pin id="1547" dir="0" index="4" bw="2" slack="2"/>
<pin id="1548" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_60/5 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="src_kernel_win_2_va_9_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="2"/>
<pin id="1555" dir="0" index="1" bw="8" slack="0"/>
<pin id="1556" dir="0" index="2" bw="8" slack="0"/>
<pin id="1557" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_9/5 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="tmp_61_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="8" slack="0"/>
<pin id="1562" dir="0" index="1" bw="8" slack="0"/>
<pin id="1563" dir="0" index="2" bw="8" slack="0"/>
<pin id="1564" dir="0" index="3" bw="8" slack="0"/>
<pin id="1565" dir="0" index="4" bw="2" slack="2"/>
<pin id="1566" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="src_kernel_win_2_va_10_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="2"/>
<pin id="1573" dir="0" index="1" bw="8" slack="0"/>
<pin id="1574" dir="0" index="2" bw="8" slack="0"/>
<pin id="1575" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_10/5 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="tmp_62_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="0"/>
<pin id="1580" dir="0" index="1" bw="8" slack="0"/>
<pin id="1581" dir="0" index="2" bw="8" slack="0"/>
<pin id="1582" dir="0" index="3" bw="8" slack="0"/>
<pin id="1583" dir="0" index="4" bw="2" slack="2"/>
<pin id="1584" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="src_kernel_win_2_va_11_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="2"/>
<pin id="1591" dir="0" index="1" bw="8" slack="0"/>
<pin id="1592" dir="0" index="2" bw="8" slack="0"/>
<pin id="1593" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_11/5 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="src_kernel_win_0_va_9_load_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="8" slack="4"/>
<pin id="1598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/6 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="src_kernel_win_0_va_10_load_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="8" slack="4"/>
<pin id="1601" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/6 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="src_kernel_win_0_va_11_load_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="8" slack="4"/>
<pin id="1604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/6 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="OP1_V_0_cast_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="8" slack="0"/>
<pin id="1607" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast/6 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="tmp_161_0_0_2_cast_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="8" slack="1"/>
<pin id="1611" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_0_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="p_shl_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="9" slack="0"/>
<pin id="1614" dir="0" index="1" bw="8" slack="0"/>
<pin id="1615" dir="0" index="2" bw="1" slack="0"/>
<pin id="1616" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="p_shl_cast_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="9" slack="0"/>
<pin id="1622" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="tmp_70_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="8" slack="0"/>
<pin id="1626" dir="0" index="1" bw="1" slack="0"/>
<pin id="1627" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_70/6 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="r_V_7_0_1_2_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="9" slack="0"/>
<pin id="1632" dir="0" index="1" bw="8" slack="1"/>
<pin id="1633" dir="0" index="2" bw="1" slack="0"/>
<pin id="1634" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7_0_1_2/6 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="tmp_161_0_1_cast_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="9" slack="0"/>
<pin id="1639" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="tmp_71_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="8" slack="1"/>
<pin id="1643" dir="0" index="1" bw="1" slack="0"/>
<pin id="1644" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_71/6 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="OP1_V_0_2_cast_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="8" slack="0"/>
<pin id="1648" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="tmp_161_0_2_2_cast_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="8" slack="1"/>
<pin id="1652" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_0_2_2_cast/6 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="sum1_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="9" slack="0"/>
<pin id="1655" dir="0" index="1" bw="8" slack="0"/>
<pin id="1656" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/6 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="sum2_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="8" slack="0"/>
<pin id="1661" dir="0" index="1" bw="10" slack="0"/>
<pin id="1662" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/6 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="sum40_cast_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="10" slack="0"/>
<pin id="1667" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum40_cast/6 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="tmp6_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="8" slack="0"/>
<pin id="1671" dir="0" index="1" bw="8" slack="0"/>
<pin id="1672" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="tmp6_cast_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="9" slack="0"/>
<pin id="1677" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast/6 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="tmp5_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="9" slack="0"/>
<pin id="1681" dir="0" index="1" bw="9" slack="0"/>
<pin id="1682" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="tmp5_cast_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="10" slack="0"/>
<pin id="1687" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="p_Val2_2_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="10" slack="0"/>
<pin id="1691" dir="0" index="1" bw="10" slack="0"/>
<pin id="1692" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="isneg_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="0"/>
<pin id="1697" dir="0" index="1" bw="11" slack="0"/>
<pin id="1698" dir="0" index="2" bw="5" slack="0"/>
<pin id="1699" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/6 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="tmp8_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="8" slack="1"/>
<pin id="1705" dir="0" index="1" bw="8" slack="0"/>
<pin id="1706" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="tmp7_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="8" slack="0"/>
<pin id="1710" dir="0" index="1" bw="8" slack="0"/>
<pin id="1711" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp7/6 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="tmp10_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="8" slack="1"/>
<pin id="1716" dir="0" index="1" bw="8" slack="0"/>
<pin id="1717" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10/6 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="tmp9_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="8" slack="0"/>
<pin id="1721" dir="0" index="1" bw="8" slack="0"/>
<pin id="1722" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/6 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="p_Val2_1_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="8" slack="0"/>
<pin id="1727" dir="0" index="1" bw="8" slack="0"/>
<pin id="1728" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="tmp_40_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="3" slack="0"/>
<pin id="1733" dir="0" index="1" bw="11" slack="0"/>
<pin id="1734" dir="0" index="2" bw="5" slack="0"/>
<pin id="1735" dir="0" index="3" bw="5" slack="0"/>
<pin id="1736" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="tmp_i_i_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="1" slack="0"/>
<pin id="1743" dir="0" index="1" bw="1" slack="0"/>
<pin id="1744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/6 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="not_i_i_i_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="3" slack="0"/>
<pin id="1749" dir="0" index="1" bw="3" slack="0"/>
<pin id="1750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i/6 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="overflow_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="0"/>
<pin id="1755" dir="0" index="1" bw="1" slack="0"/>
<pin id="1756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/6 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="p_mux_i_i_cast_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="1" slack="0"/>
<pin id="1761" dir="0" index="1" bw="8" slack="0"/>
<pin id="1762" dir="0" index="2" bw="8" slack="0"/>
<pin id="1763" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/6 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="tmp_i_i_72_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="0"/>
<pin id="1769" dir="0" index="1" bw="1" slack="0"/>
<pin id="1770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i_72/6 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="p_Val2_9_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="1" slack="0"/>
<pin id="1775" dir="0" index="1" bw="8" slack="0"/>
<pin id="1776" dir="0" index="2" bw="8" slack="0"/>
<pin id="1777" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/6 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="src_kernel_win_1_va_9_load_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="8" slack="4"/>
<pin id="1783" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_9/6 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="src_kernel_win_1_va_10_load_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="8" slack="4"/>
<pin id="1786" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_10/6 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="src_kernel_win_1_va_11_load_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="8" slack="4"/>
<pin id="1789" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_11/6 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="OP1_V_1_cast_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="8" slack="0"/>
<pin id="1792" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_cast/6 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="tmp_161_1_0_2_cast_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="8" slack="1"/>
<pin id="1796" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_1_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="p_shl1_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="9" slack="0"/>
<pin id="1799" dir="0" index="1" bw="8" slack="0"/>
<pin id="1800" dir="0" index="2" bw="1" slack="0"/>
<pin id="1801" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/6 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="p_shl1_cast_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="9" slack="0"/>
<pin id="1807" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="tmp_76_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="8" slack="0"/>
<pin id="1811" dir="0" index="1" bw="1" slack="0"/>
<pin id="1812" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="r_V_7_1_1_2_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="9" slack="0"/>
<pin id="1817" dir="0" index="1" bw="8" slack="1"/>
<pin id="1818" dir="0" index="2" bw="1" slack="0"/>
<pin id="1819" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7_1_1_2/6 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="tmp_161_1_1_cast_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="9" slack="0"/>
<pin id="1824" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_1_1_cast/6 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="tmp_77_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="8" slack="1"/>
<pin id="1828" dir="0" index="1" bw="1" slack="0"/>
<pin id="1829" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="1831" class="1004" name="OP1_V_1_2_cast_fu_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="8" slack="0"/>
<pin id="1833" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/6 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="tmp_161_1_2_2_cast_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="8" slack="1"/>
<pin id="1837" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_1_2_2_cast/6 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="sum3_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="9" slack="0"/>
<pin id="1840" dir="0" index="1" bw="8" slack="0"/>
<pin id="1841" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/6 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="sum4_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="8" slack="0"/>
<pin id="1846" dir="0" index="1" bw="10" slack="0"/>
<pin id="1847" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/6 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="sum37_cast_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="10" slack="0"/>
<pin id="1852" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum37_cast/6 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="tmp17_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="8" slack="0"/>
<pin id="1856" dir="0" index="1" bw="8" slack="0"/>
<pin id="1857" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/6 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="tmp17_cast_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="9" slack="0"/>
<pin id="1862" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp17_cast/6 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="tmp16_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="9" slack="0"/>
<pin id="1866" dir="0" index="1" bw="9" slack="0"/>
<pin id="1867" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/6 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="tmp16_cast_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="10" slack="0"/>
<pin id="1872" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp16_cast/6 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="p_Val2_5_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="10" slack="0"/>
<pin id="1876" dir="0" index="1" bw="10" slack="0"/>
<pin id="1877" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_5/6 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="isneg_1_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="1" slack="0"/>
<pin id="1882" dir="0" index="1" bw="11" slack="0"/>
<pin id="1883" dir="0" index="2" bw="5" slack="0"/>
<pin id="1884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/6 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="tmp19_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="8" slack="1"/>
<pin id="1890" dir="0" index="1" bw="8" slack="0"/>
<pin id="1891" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp19/6 "/>
</bind>
</comp>

<comp id="1893" class="1004" name="tmp18_fu_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="8" slack="0"/>
<pin id="1895" dir="0" index="1" bw="8" slack="0"/>
<pin id="1896" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp18/6 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="tmp21_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="8" slack="1"/>
<pin id="1901" dir="0" index="1" bw="8" slack="0"/>
<pin id="1902" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp21/6 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="tmp20_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="8" slack="0"/>
<pin id="1906" dir="0" index="1" bw="8" slack="0"/>
<pin id="1907" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/6 "/>
</bind>
</comp>

<comp id="1910" class="1004" name="p_Val2_3_fu_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="8" slack="0"/>
<pin id="1912" dir="0" index="1" bw="8" slack="0"/>
<pin id="1913" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="1916" class="1004" name="tmp_55_fu_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="3" slack="0"/>
<pin id="1918" dir="0" index="1" bw="11" slack="0"/>
<pin id="1919" dir="0" index="2" bw="5" slack="0"/>
<pin id="1920" dir="0" index="3" bw="5" slack="0"/>
<pin id="1921" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/6 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="tmp_i_i1_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="1" slack="0"/>
<pin id="1928" dir="0" index="1" bw="1" slack="0"/>
<pin id="1929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i1/6 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="not_i_i_i1_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="3" slack="0"/>
<pin id="1934" dir="0" index="1" bw="3" slack="0"/>
<pin id="1935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i1/6 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="overflow_1_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="1" slack="0"/>
<pin id="1940" dir="0" index="1" bw="1" slack="0"/>
<pin id="1941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/6 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="p_mux_i_i1_cast_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="1" slack="0"/>
<pin id="1946" dir="0" index="1" bw="8" slack="0"/>
<pin id="1947" dir="0" index="2" bw="8" slack="0"/>
<pin id="1948" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i1_cast/6 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="tmp_i_i1_73_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="1" slack="0"/>
<pin id="1954" dir="0" index="1" bw="1" slack="0"/>
<pin id="1955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i1_73/6 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="p_Val2_10_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="1" slack="0"/>
<pin id="1960" dir="0" index="1" bw="8" slack="0"/>
<pin id="1961" dir="0" index="2" bw="8" slack="0"/>
<pin id="1962" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/6 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="src_kernel_win_2_va_12_load_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="8" slack="4"/>
<pin id="1968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_12/6 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="src_kernel_win_2_va_13_load_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="8" slack="4"/>
<pin id="1971" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_13/6 "/>
</bind>
</comp>

<comp id="1972" class="1004" name="src_kernel_win_2_va_14_load_fu_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="8" slack="4"/>
<pin id="1974" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_14/6 "/>
</bind>
</comp>

<comp id="1975" class="1004" name="OP1_V_2_cast_fu_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="8" slack="0"/>
<pin id="1977" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="tmp_161_2_0_2_cast_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="8" slack="1"/>
<pin id="1981" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_2_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="p_shl2_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="9" slack="0"/>
<pin id="1984" dir="0" index="1" bw="8" slack="0"/>
<pin id="1985" dir="0" index="2" bw="1" slack="0"/>
<pin id="1986" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="1990" class="1004" name="p_shl2_cast_fu_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="9" slack="0"/>
<pin id="1992" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="tmp_82_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="8" slack="0"/>
<pin id="1996" dir="0" index="1" bw="1" slack="0"/>
<pin id="1997" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_82/6 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="r_V_7_2_1_2_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="9" slack="0"/>
<pin id="2002" dir="0" index="1" bw="8" slack="1"/>
<pin id="2003" dir="0" index="2" bw="1" slack="0"/>
<pin id="2004" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7_2_1_2/6 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="tmp_161_2_1_cast_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="9" slack="0"/>
<pin id="2009" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_2_1_cast/6 "/>
</bind>
</comp>

<comp id="2011" class="1004" name="tmp_83_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="8" slack="1"/>
<pin id="2013" dir="0" index="1" bw="1" slack="0"/>
<pin id="2014" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_83/6 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="OP1_V_2_2_cast_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="8" slack="0"/>
<pin id="2018" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_2_cast/6 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="tmp_161_2_2_2_cast_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="8" slack="1"/>
<pin id="2022" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_2_2_2_cast/6 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="sum_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="9" slack="0"/>
<pin id="2025" dir="0" index="1" bw="8" slack="0"/>
<pin id="2026" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="sum5_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="8" slack="0"/>
<pin id="2031" dir="0" index="1" bw="10" slack="0"/>
<pin id="2032" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5/6 "/>
</bind>
</comp>

<comp id="2035" class="1004" name="sum34_cast_fu_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="10" slack="0"/>
<pin id="2037" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum34_cast/6 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="tmp28_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="8" slack="0"/>
<pin id="2041" dir="0" index="1" bw="8" slack="0"/>
<pin id="2042" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp28/6 "/>
</bind>
</comp>

<comp id="2045" class="1004" name="tmp28_cast_fu_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="9" slack="0"/>
<pin id="2047" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp28_cast/6 "/>
</bind>
</comp>

<comp id="2049" class="1004" name="tmp27_fu_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="9" slack="0"/>
<pin id="2051" dir="0" index="1" bw="9" slack="0"/>
<pin id="2052" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp27/6 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="tmp27_cast_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="10" slack="0"/>
<pin id="2057" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp27_cast/6 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="p_Val2_s_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="10" slack="0"/>
<pin id="2061" dir="0" index="1" bw="10" slack="0"/>
<pin id="2062" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="isneg_2_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="1" slack="0"/>
<pin id="2067" dir="0" index="1" bw="11" slack="0"/>
<pin id="2068" dir="0" index="2" bw="5" slack="0"/>
<pin id="2069" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_2/6 "/>
</bind>
</comp>

<comp id="2073" class="1004" name="tmp30_fu_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="8" slack="1"/>
<pin id="2075" dir="0" index="1" bw="8" slack="0"/>
<pin id="2076" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp30/6 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="tmp29_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="8" slack="0"/>
<pin id="2080" dir="0" index="1" bw="8" slack="0"/>
<pin id="2081" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp29/6 "/>
</bind>
</comp>

<comp id="2084" class="1004" name="tmp32_fu_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="8" slack="1"/>
<pin id="2086" dir="0" index="1" bw="8" slack="0"/>
<pin id="2087" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp32/6 "/>
</bind>
</comp>

<comp id="2089" class="1004" name="tmp31_fu_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="8" slack="0"/>
<pin id="2091" dir="0" index="1" bw="8" slack="0"/>
<pin id="2092" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp31/6 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="p_Val2_6_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="8" slack="0"/>
<pin id="2097" dir="0" index="1" bw="8" slack="0"/>
<pin id="2098" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/6 "/>
</bind>
</comp>

<comp id="2101" class="1004" name="tmp_65_fu_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="3" slack="0"/>
<pin id="2103" dir="0" index="1" bw="11" slack="0"/>
<pin id="2104" dir="0" index="2" bw="5" slack="0"/>
<pin id="2105" dir="0" index="3" bw="5" slack="0"/>
<pin id="2106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/6 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="tmp_i_i2_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="1" slack="0"/>
<pin id="2113" dir="0" index="1" bw="1" slack="0"/>
<pin id="2114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i2/6 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="not_i_i_i2_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="3" slack="0"/>
<pin id="2119" dir="0" index="1" bw="3" slack="0"/>
<pin id="2120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i2/6 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="overflow_2_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="1" slack="0"/>
<pin id="2125" dir="0" index="1" bw="1" slack="0"/>
<pin id="2126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/6 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="p_mux_i_i2_cast_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="1" slack="0"/>
<pin id="2131" dir="0" index="1" bw="8" slack="0"/>
<pin id="2132" dir="0" index="2" bw="8" slack="0"/>
<pin id="2133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i2_cast/6 "/>
</bind>
</comp>

<comp id="2137" class="1004" name="tmp_i_i2_74_fu_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="1" slack="0"/>
<pin id="2139" dir="0" index="1" bw="1" slack="0"/>
<pin id="2140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i2_74/6 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="p_Val2_11_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="1" slack="0"/>
<pin id="2145" dir="0" index="1" bw="8" slack="0"/>
<pin id="2146" dir="0" index="2" bw="8" slack="0"/>
<pin id="2147" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/6 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="src_kernel_win_0_va_12_load_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="8" slack="4"/>
<pin id="2153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/6 "/>
</bind>
</comp>

<comp id="2154" class="1004" name="src_kernel_win_0_va_13_load_fu_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="8" slack="4"/>
<pin id="2156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/6 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="src_kernel_win_0_va_14_load_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="8" slack="4"/>
<pin id="2159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/6 "/>
</bind>
</comp>

<comp id="2160" class="1004" name="src_kernel_win_1_va_12_load_fu_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="8" slack="4"/>
<pin id="2162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_12/6 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="src_kernel_win_1_va_13_load_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="8" slack="4"/>
<pin id="2165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_13/6 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="src_kernel_win_1_va_14_load_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="8" slack="4"/>
<pin id="2168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_14/6 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="src_kernel_win_2_va_6_load_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="8" slack="4"/>
<pin id="2171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_6/6 "/>
</bind>
</comp>

<comp id="2172" class="1004" name="src_kernel_win_2_va_7_load_fu_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="8" slack="4"/>
<pin id="2174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_7/6 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="src_kernel_win_2_va_8_load_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="8" slack="4"/>
<pin id="2177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_8/6 "/>
</bind>
</comp>

<comp id="2178" class="1004" name="StgValue_435_store_fu_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="8" slack="0"/>
<pin id="2180" dir="0" index="1" bw="8" slack="4"/>
<pin id="2181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_435/6 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="StgValue_436_store_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="8" slack="1"/>
<pin id="2185" dir="0" index="1" bw="8" slack="4"/>
<pin id="2186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_436/6 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="StgValue_437_store_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="8" slack="0"/>
<pin id="2189" dir="0" index="1" bw="8" slack="4"/>
<pin id="2190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_437/6 "/>
</bind>
</comp>

<comp id="2192" class="1004" name="StgValue_438_store_fu_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="8" slack="1"/>
<pin id="2194" dir="0" index="1" bw="8" slack="4"/>
<pin id="2195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_438/6 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="StgValue_439_store_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="8" slack="0"/>
<pin id="2198" dir="0" index="1" bw="8" slack="4"/>
<pin id="2199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_439/6 "/>
</bind>
</comp>

<comp id="2201" class="1004" name="StgValue_440_store_fu_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="8" slack="1"/>
<pin id="2203" dir="0" index="1" bw="8" slack="4"/>
<pin id="2204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_440/6 "/>
</bind>
</comp>

<comp id="2205" class="1004" name="StgValue_441_store_fu_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="8" slack="0"/>
<pin id="2207" dir="0" index="1" bw="8" slack="4"/>
<pin id="2208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_441/6 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="StgValue_442_store_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="8" slack="1"/>
<pin id="2212" dir="0" index="1" bw="8" slack="4"/>
<pin id="2213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_442/6 "/>
</bind>
</comp>

<comp id="2214" class="1004" name="StgValue_443_store_fu_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="8" slack="0"/>
<pin id="2216" dir="0" index="1" bw="8" slack="4"/>
<pin id="2217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_443/6 "/>
</bind>
</comp>

<comp id="2219" class="1004" name="StgValue_444_store_fu_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="8" slack="1"/>
<pin id="2221" dir="0" index="1" bw="8" slack="4"/>
<pin id="2222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_444/6 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="StgValue_445_store_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="8" slack="0"/>
<pin id="2225" dir="0" index="1" bw="8" slack="4"/>
<pin id="2226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_445/6 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="StgValue_446_store_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="8" slack="1"/>
<pin id="2230" dir="0" index="1" bw="8" slack="4"/>
<pin id="2231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_446/6 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="StgValue_447_store_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="8" slack="0"/>
<pin id="2234" dir="0" index="1" bw="8" slack="4"/>
<pin id="2235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_447/6 "/>
</bind>
</comp>

<comp id="2237" class="1004" name="StgValue_448_store_fu_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="8" slack="1"/>
<pin id="2239" dir="0" index="1" bw="8" slack="4"/>
<pin id="2240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_448/6 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="StgValue_449_store_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="8" slack="0"/>
<pin id="2243" dir="0" index="1" bw="8" slack="4"/>
<pin id="2244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_449/6 "/>
</bind>
</comp>

<comp id="2246" class="1004" name="StgValue_450_store_fu_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="8" slack="1"/>
<pin id="2248" dir="0" index="1" bw="8" slack="4"/>
<pin id="2249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_450/6 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="StgValue_451_store_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="8" slack="0"/>
<pin id="2252" dir="0" index="1" bw="8" slack="4"/>
<pin id="2253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_451/6 "/>
</bind>
</comp>

<comp id="2255" class="1004" name="StgValue_452_store_fu_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="8" slack="1"/>
<pin id="2257" dir="0" index="1" bw="8" slack="4"/>
<pin id="2258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_452/6 "/>
</bind>
</comp>

<comp id="2259" class="1005" name="tmp_6_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="2" slack="0"/>
<pin id="2261" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2267" class="1005" name="src_kernel_win_0_va_reg_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="8" slack="4"/>
<pin id="2269" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="2273" class="1005" name="src_kernel_win_0_va_1_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="8" slack="4"/>
<pin id="2275" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="2279" class="1005" name="src_kernel_win_0_va_2_reg_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="8" slack="4"/>
<pin id="2281" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="2285" class="1005" name="src_kernel_win_0_va_3_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="8" slack="4"/>
<pin id="2287" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="2291" class="1005" name="src_kernel_win_0_va_4_reg_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="8" slack="4"/>
<pin id="2293" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="2297" class="1005" name="src_kernel_win_0_va_5_reg_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="8" slack="4"/>
<pin id="2299" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="2303" class="1005" name="src_kernel_win_1_va_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="8" slack="4"/>
<pin id="2305" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va "/>
</bind>
</comp>

<comp id="2309" class="1005" name="src_kernel_win_1_va_1_reg_2309">
<pin_list>
<pin id="2310" dir="0" index="0" bw="8" slack="4"/>
<pin id="2311" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_1 "/>
</bind>
</comp>

<comp id="2315" class="1005" name="src_kernel_win_1_va_2_reg_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="8" slack="4"/>
<pin id="2317" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_2 "/>
</bind>
</comp>

<comp id="2321" class="1005" name="src_kernel_win_1_va_3_reg_2321">
<pin_list>
<pin id="2322" dir="0" index="0" bw="8" slack="4"/>
<pin id="2323" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_3 "/>
</bind>
</comp>

<comp id="2327" class="1005" name="src_kernel_win_1_va_4_reg_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="8" slack="4"/>
<pin id="2329" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_4 "/>
</bind>
</comp>

<comp id="2333" class="1005" name="src_kernel_win_1_va_5_reg_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="8" slack="4"/>
<pin id="2335" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_5 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="src_kernel_win_2_va_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="8" slack="4"/>
<pin id="2341" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va "/>
</bind>
</comp>

<comp id="2345" class="1005" name="src_kernel_win_2_va_1_reg_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="8" slack="4"/>
<pin id="2347" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_1 "/>
</bind>
</comp>

<comp id="2351" class="1005" name="src_kernel_win_2_va_2_reg_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="8" slack="4"/>
<pin id="2353" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_2 "/>
</bind>
</comp>

<comp id="2357" class="1005" name="src_kernel_win_2_va_3_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="8" slack="4"/>
<pin id="2359" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_3 "/>
</bind>
</comp>

<comp id="2363" class="1005" name="src_kernel_win_2_va_4_reg_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="8" slack="4"/>
<pin id="2365" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_4 "/>
</bind>
</comp>

<comp id="2369" class="1005" name="src_kernel_win_2_va_5_reg_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="8" slack="4"/>
<pin id="2371" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_5 "/>
</bind>
</comp>

<comp id="2375" class="1005" name="right_border_buf_0_s_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="8" slack="3"/>
<pin id="2377" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="2382" class="1005" name="right_border_buf_0_1_reg_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="8" slack="3"/>
<pin id="2384" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="right_border_buf_2_s_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="8" slack="3"/>
<pin id="2390" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_s "/>
</bind>
</comp>

<comp id="2394" class="1005" name="right_border_buf_0_2_reg_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="8" slack="3"/>
<pin id="2396" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="2401" class="1005" name="right_border_buf_0_3_reg_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="8" slack="3"/>
<pin id="2403" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="2407" class="1005" name="right_border_buf_2_1_reg_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="8" slack="3"/>
<pin id="2409" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_1 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="right_border_buf_0_4_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="8" slack="3"/>
<pin id="2415" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="2420" class="1005" name="right_border_buf_0_5_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="8" slack="3"/>
<pin id="2422" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="2426" class="1005" name="right_border_buf_2_2_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="8" slack="3"/>
<pin id="2428" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_2 "/>
</bind>
</comp>

<comp id="2432" class="1005" name="right_border_buf_1_s_reg_2432">
<pin_list>
<pin id="2433" dir="0" index="0" bw="8" slack="3"/>
<pin id="2434" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_s "/>
</bind>
</comp>

<comp id="2439" class="1005" name="right_border_buf_1_1_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="8" slack="3"/>
<pin id="2441" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_1 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="right_border_buf_2_3_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="8" slack="3"/>
<pin id="2447" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_3 "/>
</bind>
</comp>

<comp id="2451" class="1005" name="right_border_buf_1_2_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="8" slack="3"/>
<pin id="2453" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_2 "/>
</bind>
</comp>

<comp id="2458" class="1005" name="right_border_buf_1_3_reg_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="8" slack="3"/>
<pin id="2460" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_3 "/>
</bind>
</comp>

<comp id="2464" class="1005" name="right_border_buf_2_4_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="8" slack="3"/>
<pin id="2466" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_4 "/>
</bind>
</comp>

<comp id="2470" class="1005" name="right_border_buf_1_4_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="8" slack="3"/>
<pin id="2472" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_4 "/>
</bind>
</comp>

<comp id="2477" class="1005" name="right_border_buf_1_5_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="8" slack="3"/>
<pin id="2479" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_5 "/>
</bind>
</comp>

<comp id="2483" class="1005" name="right_border_buf_2_5_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="8" slack="3"/>
<pin id="2485" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_5 "/>
</bind>
</comp>

<comp id="2489" class="1005" name="exitcond1_reg_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="1" slack="1"/>
<pin id="2491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="2493" class="1005" name="i_V_reg_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="11" slack="0"/>
<pin id="2495" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="2498" class="1005" name="tmp_1_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="1" slack="1"/>
<pin id="2500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2502" class="1005" name="tmp_73_0_0_not_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="1" slack="1"/>
<pin id="2504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73_0_0_not "/>
</bind>
</comp>

<comp id="2507" class="1005" name="icmp_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="1" slack="1"/>
<pin id="2509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2512" class="1005" name="tmp_9_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="1" slack="1"/>
<pin id="2514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2516" class="1005" name="tmp_117_0_1_reg_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="1" slack="1"/>
<pin id="2518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_117_0_1 "/>
</bind>
</comp>

<comp id="2520" class="1005" name="tmp_2_reg_2520">
<pin_list>
<pin id="2521" dir="0" index="0" bw="1" slack="2"/>
<pin id="2522" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2533" class="1005" name="row_assign_9_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="2" slack="2"/>
<pin id="2535" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_9 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="row_assign_9_0_1_t_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="2" slack="2"/>
<pin id="2540" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_9_0_1_t "/>
</bind>
</comp>

<comp id="2545" class="1005" name="row_assign_9_0_2_t_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="2" slack="2"/>
<pin id="2547" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_9_0_2_t "/>
</bind>
</comp>

<comp id="2552" class="1005" name="row_assign_9_1_0_t_reg_2552">
<pin_list>
<pin id="2553" dir="0" index="0" bw="2" slack="2"/>
<pin id="2554" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_9_1_0_t "/>
</bind>
</comp>

<comp id="2558" class="1005" name="exitcond_reg_2558">
<pin_list>
<pin id="2559" dir="0" index="0" bw="1" slack="1"/>
<pin id="2560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="2562" class="1005" name="j_V_reg_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="11" slack="0"/>
<pin id="2564" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="2567" class="1005" name="or_cond_i_i_reg_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="1" slack="1"/>
<pin id="2569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="2571" class="1005" name="tmp_67_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="2" slack="1"/>
<pin id="2573" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="2576" class="1005" name="brmerge_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="1" slack="1"/>
<pin id="2578" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="2589" class="1005" name="k_buf_0_val_3_addr_reg_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="11" slack="1"/>
<pin id="2591" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="2595" class="1005" name="k_buf_0_val_4_addr_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="11" slack="1"/>
<pin id="2597" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="2601" class="1005" name="k_buf_0_val_5_addr_reg_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="11" slack="1"/>
<pin id="2603" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="2607" class="1005" name="or_cond_i_reg_2607">
<pin_list>
<pin id="2608" dir="0" index="0" bw="1" slack="2"/>
<pin id="2609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="2611" class="1005" name="k_buf_1_val_3_addr_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="11" slack="1"/>
<pin id="2613" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_3_addr "/>
</bind>
</comp>

<comp id="2617" class="1005" name="k_buf_1_val_4_addr_reg_2617">
<pin_list>
<pin id="2618" dir="0" index="0" bw="11" slack="1"/>
<pin id="2619" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_4_addr "/>
</bind>
</comp>

<comp id="2623" class="1005" name="k_buf_1_val_5_addr_reg_2623">
<pin_list>
<pin id="2624" dir="0" index="0" bw="11" slack="1"/>
<pin id="2625" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_5_addr "/>
</bind>
</comp>

<comp id="2629" class="1005" name="k_buf_2_val_3_addr_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="11" slack="1"/>
<pin id="2631" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_3_addr "/>
</bind>
</comp>

<comp id="2635" class="1005" name="k_buf_2_val_4_addr_reg_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="11" slack="1"/>
<pin id="2637" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_4_addr "/>
</bind>
</comp>

<comp id="2641" class="1005" name="k_buf_2_val_5_addr_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="11" slack="1"/>
<pin id="2643" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_5_addr "/>
</bind>
</comp>

<comp id="2647" class="1005" name="src_kernel_win_0_va_6_reg_2647">
<pin_list>
<pin id="2648" dir="0" index="0" bw="8" slack="1"/>
<pin id="2649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="src_kernel_win_0_va_7_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="8" slack="1"/>
<pin id="2656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="2661" class="1005" name="src_kernel_win_0_va_8_reg_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="8" slack="1"/>
<pin id="2663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="2668" class="1005" name="src_kernel_win_1_va_6_reg_2668">
<pin_list>
<pin id="2669" dir="0" index="0" bw="8" slack="1"/>
<pin id="2670" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_6 "/>
</bind>
</comp>

<comp id="2675" class="1005" name="src_kernel_win_1_va_7_reg_2675">
<pin_list>
<pin id="2676" dir="0" index="0" bw="8" slack="1"/>
<pin id="2677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_7 "/>
</bind>
</comp>

<comp id="2682" class="1005" name="src_kernel_win_1_va_8_reg_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="8" slack="1"/>
<pin id="2684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_8 "/>
</bind>
</comp>

<comp id="2689" class="1005" name="src_kernel_win_2_va_9_reg_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="8" slack="1"/>
<pin id="2691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_9 "/>
</bind>
</comp>

<comp id="2696" class="1005" name="src_kernel_win_2_va_10_reg_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="8" slack="1"/>
<pin id="2698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_10 "/>
</bind>
</comp>

<comp id="2703" class="1005" name="src_kernel_win_2_va_11_reg_2703">
<pin_list>
<pin id="2704" dir="0" index="0" bw="8" slack="1"/>
<pin id="2705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_11 "/>
</bind>
</comp>

<comp id="2710" class="1005" name="p_Val2_9_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="8" slack="1"/>
<pin id="2712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="p_Val2_10_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="8" slack="1"/>
<pin id="2717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="2720" class="1005" name="p_Val2_11_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="8" slack="1"/>
<pin id="2722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="94" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="94" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="94" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="94" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="94" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="94" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="94" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="94" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="94" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="112" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="112" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="112" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="112" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="112" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="112" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="112" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="112" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="112" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="112" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="112" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="112" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="112" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="112" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="112" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="112" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="112" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="112" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="112" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="112" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="112" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="112" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="112" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="112" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="112" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="112" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="112" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="112" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="112" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="112" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="112" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="112" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="112" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="112" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="112" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="112" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="176" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="176" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="2" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="176" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="4" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="196" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="6" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="196" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="8" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="196" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="10" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="120" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="120" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="120" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="120" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="120" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="482"><net_src comp="120" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="120" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="506"><net_src comp="120" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="120" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="378" pin="2"/><net_sink comp="447" pin=4"/></net>

<net id="534"><net_src comp="378" pin="2"/><net_sink comp="435" pin=4"/></net>

<net id="539"><net_src comp="378" pin="2"/><net_sink comp="423" pin=4"/></net>

<net id="540"><net_src comp="435" pin="3"/><net_sink comp="447" pin=4"/></net>

<net id="541"><net_src comp="423" pin="3"/><net_sink comp="435" pin=4"/></net>

<net id="546"><net_src comp="384" pin="2"/><net_sink comp="483" pin=4"/></net>

<net id="551"><net_src comp="384" pin="2"/><net_sink comp="471" pin=4"/></net>

<net id="556"><net_src comp="384" pin="2"/><net_sink comp="459" pin=4"/></net>

<net id="557"><net_src comp="471" pin="3"/><net_sink comp="483" pin=4"/></net>

<net id="558"><net_src comp="459" pin="3"/><net_sink comp="471" pin=4"/></net>

<net id="563"><net_src comp="390" pin="2"/><net_sink comp="519" pin=4"/></net>

<net id="568"><net_src comp="390" pin="2"/><net_sink comp="507" pin=4"/></net>

<net id="573"><net_src comp="390" pin="2"/><net_sink comp="495" pin=4"/></net>

<net id="574"><net_src comp="507" pin="3"/><net_sink comp="519" pin=4"/></net>

<net id="575"><net_src comp="495" pin="3"/><net_sink comp="507" pin=4"/></net>

<net id="579"><net_src comp="96" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="586"><net_src comp="576" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="590"><net_src comp="114" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="114" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="613"><net_src comp="580" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="98" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="580" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="106" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="591" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="591" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="116" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="591" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="122" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="591" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="128" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="130" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="132" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="591" pin="4"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="112" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="134" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="663"><net_src comp="649" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="136" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="591" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="122" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="591" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="114" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="591" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="128" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="138" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="621" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="140" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="142" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="130" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="683" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="144" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="697" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="140" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="683" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="142" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="146" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="621" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="715" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="683" pin="2"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="729" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="144" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="148" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="729" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="591" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="150" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="621" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="140" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="142" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="772"><net_src comp="140" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="753" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="142" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="591" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="152" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="621" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="140" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="779" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="142" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="798"><net_src comp="140" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="779" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="142" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="591" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="729" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="683" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="729" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="743" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="737" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="813" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="817" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="834"><net_src comp="709" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="809" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="821" pin="3"/><net_sink comp="829" pin=2"/></net>

<net id="841"><net_src comp="98" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="829" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="749" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="106" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="106" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="775" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="753" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="767" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="849" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="855" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="872"><net_src comp="759" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="859" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="843" pin="2"/><net_sink comp="867" pin=2"/></net>

<net id="879"><net_src comp="98" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="867" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="98" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="749" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="801" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="154" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="779" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="902"><net_src comp="793" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="887" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="893" pin="1"/><net_sink comp="897" pin=2"/></net>

<net id="910"><net_src comp="785" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="897" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="881" pin="2"/><net_sink comp="905" pin=2"/></net>

<net id="917"><net_src comp="98" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="905" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="106" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="805" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="930"><net_src comp="737" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="805" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="919" pin="2"/><net_sink comp="925" pin=2"/></net>

<net id="936"><net_src comp="683" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="942"><net_src comp="709" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="933" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="925" pin="3"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="98" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="937" pin="3"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="602" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="602" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="156" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="602" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="122" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="973"><net_src comp="132" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="602" pin="4"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="112" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="134" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="981"><net_src comp="967" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="136" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="138" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="951" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="994"><net_src comp="140" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="983" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="142" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1001"><net_src comp="989" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="130" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="983" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="158" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="997" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1020"><net_src comp="140" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="983" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="142" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1027"><net_src comp="146" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="951" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="1015" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="983" pin="2"/><net_sink comp="1029" pin=2"/></net>

<net id="1041"><net_src comp="1029" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="158" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="160" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1029" pin="3"/><net_sink comp="1043" pin=1"/></net>

<net id="1054"><net_src comp="1037" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="1029" pin="3"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="1043" pin="2"/><net_sink comp="1049" pin=2"/></net>

<net id="1062"><net_src comp="1009" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="983" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="1049" pin="3"/><net_sink comp="1057" pin=2"/></net>

<net id="1068"><net_src comp="1057" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="1057" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1077"><net_src comp="1003" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="1065" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1084"><net_src comp="1078" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1085"><net_src comp="1078" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1086"><net_src comp="1078" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1087"><net_src comp="1078" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1088"><net_src comp="1078" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1089"><net_src comp="1078" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1090"><net_src comp="1078" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1095"><net_src comp="977" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1127"><net_src comp="154" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1135"><net_src comp="172" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1136"><net_src comp="1105" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="1108" pin="1"/><net_sink comp="1128" pin=2"/></net>

<net id="1138"><net_src comp="174" pin="0"/><net_sink comp="1128" pin=3"/></net>

<net id="1139"><net_src comp="1123" pin="2"/><net_sink comp="1128" pin=4"/></net>

<net id="1145"><net_src comp="423" pin="3"/><net_sink comp="1140" pin=1"/></net>

<net id="1146"><net_src comp="1128" pin="5"/><net_sink comp="1140" pin=2"/></net>

<net id="1154"><net_src comp="172" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1155"><net_src comp="1111" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1156"><net_src comp="1114" pin="1"/><net_sink comp="1147" pin=2"/></net>

<net id="1157"><net_src comp="174" pin="0"/><net_sink comp="1147" pin=3"/></net>

<net id="1158"><net_src comp="1123" pin="2"/><net_sink comp="1147" pin=4"/></net>

<net id="1164"><net_src comp="435" pin="3"/><net_sink comp="1159" pin=1"/></net>

<net id="1165"><net_src comp="1147" pin="5"/><net_sink comp="1159" pin=2"/></net>

<net id="1173"><net_src comp="172" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1117" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1175"><net_src comp="1120" pin="1"/><net_sink comp="1166" pin=2"/></net>

<net id="1176"><net_src comp="174" pin="0"/><net_sink comp="1166" pin=3"/></net>

<net id="1177"><net_src comp="1123" pin="2"/><net_sink comp="1166" pin=4"/></net>

<net id="1183"><net_src comp="447" pin="3"/><net_sink comp="1178" pin=1"/></net>

<net id="1184"><net_src comp="1166" pin="5"/><net_sink comp="1178" pin=2"/></net>

<net id="1198"><net_src comp="1191" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1203"><net_src comp="1178" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1208"><net_src comp="1188" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1213"><net_src comp="1159" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1218"><net_src comp="1185" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1223"><net_src comp="1140" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1231"><net_src comp="172" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1232"><net_src comp="1140" pin="3"/><net_sink comp="1224" pin=1"/></net>

<net id="1233"><net_src comp="1159" pin="3"/><net_sink comp="1224" pin=2"/></net>

<net id="1234"><net_src comp="1178" pin="3"/><net_sink comp="1224" pin=3"/></net>

<net id="1240"><net_src comp="1224" pin="5"/><net_sink comp="1235" pin=1"/></net>

<net id="1241"><net_src comp="1140" pin="3"/><net_sink comp="1235" pin=2"/></net>

<net id="1249"><net_src comp="172" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1250"><net_src comp="1140" pin="3"/><net_sink comp="1242" pin=1"/></net>

<net id="1251"><net_src comp="1159" pin="3"/><net_sink comp="1242" pin=2"/></net>

<net id="1252"><net_src comp="1178" pin="3"/><net_sink comp="1242" pin=3"/></net>

<net id="1258"><net_src comp="1242" pin="5"/><net_sink comp="1253" pin=1"/></net>

<net id="1259"><net_src comp="1159" pin="3"/><net_sink comp="1253" pin=2"/></net>

<net id="1267"><net_src comp="172" pin="0"/><net_sink comp="1260" pin=0"/></net>

<net id="1268"><net_src comp="1140" pin="3"/><net_sink comp="1260" pin=1"/></net>

<net id="1269"><net_src comp="1159" pin="3"/><net_sink comp="1260" pin=2"/></net>

<net id="1270"><net_src comp="1178" pin="3"/><net_sink comp="1260" pin=3"/></net>

<net id="1276"><net_src comp="1260" pin="5"/><net_sink comp="1271" pin=1"/></net>

<net id="1277"><net_src comp="1178" pin="3"/><net_sink comp="1271" pin=2"/></net>

<net id="1303"><net_src comp="172" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1304"><net_src comp="1278" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1305"><net_src comp="1281" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="1306"><net_src comp="174" pin="0"/><net_sink comp="1296" pin=3"/></net>

<net id="1307"><net_src comp="1123" pin="2"/><net_sink comp="1296" pin=4"/></net>

<net id="1313"><net_src comp="459" pin="3"/><net_sink comp="1308" pin=1"/></net>

<net id="1314"><net_src comp="1296" pin="5"/><net_sink comp="1308" pin=2"/></net>

<net id="1322"><net_src comp="172" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1323"><net_src comp="1284" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1324"><net_src comp="1287" pin="1"/><net_sink comp="1315" pin=2"/></net>

<net id="1325"><net_src comp="174" pin="0"/><net_sink comp="1315" pin=3"/></net>

<net id="1326"><net_src comp="1123" pin="2"/><net_sink comp="1315" pin=4"/></net>

<net id="1332"><net_src comp="471" pin="3"/><net_sink comp="1327" pin=1"/></net>

<net id="1333"><net_src comp="1315" pin="5"/><net_sink comp="1327" pin=2"/></net>

<net id="1341"><net_src comp="172" pin="0"/><net_sink comp="1334" pin=0"/></net>

<net id="1342"><net_src comp="1290" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1343"><net_src comp="1293" pin="1"/><net_sink comp="1334" pin=2"/></net>

<net id="1344"><net_src comp="174" pin="0"/><net_sink comp="1334" pin=3"/></net>

<net id="1345"><net_src comp="1123" pin="2"/><net_sink comp="1334" pin=4"/></net>

<net id="1351"><net_src comp="483" pin="3"/><net_sink comp="1346" pin=1"/></net>

<net id="1352"><net_src comp="1334" pin="5"/><net_sink comp="1346" pin=2"/></net>

<net id="1366"><net_src comp="1359" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1371"><net_src comp="1346" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1376"><net_src comp="1356" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1381"><net_src comp="1327" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1386"><net_src comp="1353" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1391"><net_src comp="1308" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1399"><net_src comp="172" pin="0"/><net_sink comp="1392" pin=0"/></net>

<net id="1400"><net_src comp="1308" pin="3"/><net_sink comp="1392" pin=1"/></net>

<net id="1401"><net_src comp="1327" pin="3"/><net_sink comp="1392" pin=2"/></net>

<net id="1402"><net_src comp="1346" pin="3"/><net_sink comp="1392" pin=3"/></net>

<net id="1408"><net_src comp="1392" pin="5"/><net_sink comp="1403" pin=1"/></net>

<net id="1409"><net_src comp="1308" pin="3"/><net_sink comp="1403" pin=2"/></net>

<net id="1417"><net_src comp="172" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1418"><net_src comp="1308" pin="3"/><net_sink comp="1410" pin=1"/></net>

<net id="1419"><net_src comp="1327" pin="3"/><net_sink comp="1410" pin=2"/></net>

<net id="1420"><net_src comp="1346" pin="3"/><net_sink comp="1410" pin=3"/></net>

<net id="1426"><net_src comp="1410" pin="5"/><net_sink comp="1421" pin=1"/></net>

<net id="1427"><net_src comp="1327" pin="3"/><net_sink comp="1421" pin=2"/></net>

<net id="1435"><net_src comp="172" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1436"><net_src comp="1308" pin="3"/><net_sink comp="1428" pin=1"/></net>

<net id="1437"><net_src comp="1327" pin="3"/><net_sink comp="1428" pin=2"/></net>

<net id="1438"><net_src comp="1346" pin="3"/><net_sink comp="1428" pin=3"/></net>

<net id="1444"><net_src comp="1428" pin="5"/><net_sink comp="1439" pin=1"/></net>

<net id="1445"><net_src comp="1346" pin="3"/><net_sink comp="1439" pin=2"/></net>

<net id="1462"><net_src comp="172" pin="0"/><net_sink comp="1455" pin=0"/></net>

<net id="1463"><net_src comp="1102" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1464"><net_src comp="1452" pin="1"/><net_sink comp="1455" pin=2"/></net>

<net id="1465"><net_src comp="174" pin="0"/><net_sink comp="1455" pin=3"/></net>

<net id="1466"><net_src comp="1123" pin="2"/><net_sink comp="1455" pin=4"/></net>

<net id="1472"><net_src comp="495" pin="3"/><net_sink comp="1467" pin=1"/></net>

<net id="1473"><net_src comp="1455" pin="5"/><net_sink comp="1467" pin=2"/></net>

<net id="1481"><net_src comp="172" pin="0"/><net_sink comp="1474" pin=0"/></net>

<net id="1482"><net_src comp="1099" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1483"><net_src comp="1449" pin="1"/><net_sink comp="1474" pin=2"/></net>

<net id="1484"><net_src comp="174" pin="0"/><net_sink comp="1474" pin=3"/></net>

<net id="1485"><net_src comp="1123" pin="2"/><net_sink comp="1474" pin=4"/></net>

<net id="1491"><net_src comp="507" pin="3"/><net_sink comp="1486" pin=1"/></net>

<net id="1492"><net_src comp="1474" pin="5"/><net_sink comp="1486" pin=2"/></net>

<net id="1500"><net_src comp="172" pin="0"/><net_sink comp="1493" pin=0"/></net>

<net id="1501"><net_src comp="1096" pin="1"/><net_sink comp="1493" pin=1"/></net>

<net id="1502"><net_src comp="1446" pin="1"/><net_sink comp="1493" pin=2"/></net>

<net id="1503"><net_src comp="174" pin="0"/><net_sink comp="1493" pin=3"/></net>

<net id="1504"><net_src comp="1123" pin="2"/><net_sink comp="1493" pin=4"/></net>

<net id="1510"><net_src comp="519" pin="3"/><net_sink comp="1505" pin=1"/></net>

<net id="1511"><net_src comp="1493" pin="5"/><net_sink comp="1505" pin=2"/></net>

<net id="1516"><net_src comp="1467" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1521"><net_src comp="1102" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1526"><net_src comp="1486" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1531"><net_src comp="1099" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1536"><net_src comp="1505" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1541"><net_src comp="1096" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1549"><net_src comp="172" pin="0"/><net_sink comp="1542" pin=0"/></net>

<net id="1550"><net_src comp="1467" pin="3"/><net_sink comp="1542" pin=1"/></net>

<net id="1551"><net_src comp="1486" pin="3"/><net_sink comp="1542" pin=2"/></net>

<net id="1552"><net_src comp="1505" pin="3"/><net_sink comp="1542" pin=3"/></net>

<net id="1558"><net_src comp="1542" pin="5"/><net_sink comp="1553" pin=1"/></net>

<net id="1559"><net_src comp="1467" pin="3"/><net_sink comp="1553" pin=2"/></net>

<net id="1567"><net_src comp="172" pin="0"/><net_sink comp="1560" pin=0"/></net>

<net id="1568"><net_src comp="1467" pin="3"/><net_sink comp="1560" pin=1"/></net>

<net id="1569"><net_src comp="1486" pin="3"/><net_sink comp="1560" pin=2"/></net>

<net id="1570"><net_src comp="1505" pin="3"/><net_sink comp="1560" pin=3"/></net>

<net id="1576"><net_src comp="1560" pin="5"/><net_sink comp="1571" pin=1"/></net>

<net id="1577"><net_src comp="1486" pin="3"/><net_sink comp="1571" pin=2"/></net>

<net id="1585"><net_src comp="172" pin="0"/><net_sink comp="1578" pin=0"/></net>

<net id="1586"><net_src comp="1467" pin="3"/><net_sink comp="1578" pin=1"/></net>

<net id="1587"><net_src comp="1486" pin="3"/><net_sink comp="1578" pin=2"/></net>

<net id="1588"><net_src comp="1505" pin="3"/><net_sink comp="1578" pin=3"/></net>

<net id="1594"><net_src comp="1578" pin="5"/><net_sink comp="1589" pin=1"/></net>

<net id="1595"><net_src comp="1505" pin="3"/><net_sink comp="1589" pin=2"/></net>

<net id="1608"><net_src comp="1602" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1617"><net_src comp="178" pin="0"/><net_sink comp="1612" pin=0"/></net>

<net id="1618"><net_src comp="1599" pin="1"/><net_sink comp="1612" pin=1"/></net>

<net id="1619"><net_src comp="180" pin="0"/><net_sink comp="1612" pin=2"/></net>

<net id="1623"><net_src comp="1612" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1628"><net_src comp="1599" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1629"><net_src comp="182" pin="0"/><net_sink comp="1624" pin=1"/></net>

<net id="1635"><net_src comp="178" pin="0"/><net_sink comp="1630" pin=0"/></net>

<net id="1636"><net_src comp="180" pin="0"/><net_sink comp="1630" pin=2"/></net>

<net id="1640"><net_src comp="1630" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1645"><net_src comp="182" pin="0"/><net_sink comp="1641" pin=1"/></net>

<net id="1649"><net_src comp="1596" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1657"><net_src comp="1620" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1658"><net_src comp="1646" pin="1"/><net_sink comp="1653" pin=1"/></net>

<net id="1663"><net_src comp="1605" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1664"><net_src comp="1653" pin="2"/><net_sink comp="1659" pin=1"/></net>

<net id="1668"><net_src comp="1659" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1673"><net_src comp="1650" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1674"><net_src comp="1609" pin="1"/><net_sink comp="1669" pin=1"/></net>

<net id="1678"><net_src comp="1669" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1683"><net_src comp="1637" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="1684"><net_src comp="1675" pin="1"/><net_sink comp="1679" pin=1"/></net>

<net id="1688"><net_src comp="1679" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1693"><net_src comp="1685" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1694"><net_src comp="1665" pin="1"/><net_sink comp="1689" pin=1"/></net>

<net id="1700"><net_src comp="184" pin="0"/><net_sink comp="1695" pin=0"/></net>

<net id="1701"><net_src comp="1689" pin="2"/><net_sink comp="1695" pin=1"/></net>

<net id="1702"><net_src comp="134" pin="0"/><net_sink comp="1695" pin=2"/></net>

<net id="1707"><net_src comp="1624" pin="2"/><net_sink comp="1703" pin=1"/></net>

<net id="1712"><net_src comp="1703" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1713"><net_src comp="1602" pin="1"/><net_sink comp="1708" pin=1"/></net>

<net id="1718"><net_src comp="1596" pin="1"/><net_sink comp="1714" pin=1"/></net>

<net id="1723"><net_src comp="1641" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1724"><net_src comp="1714" pin="2"/><net_sink comp="1719" pin=1"/></net>

<net id="1729"><net_src comp="1708" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1730"><net_src comp="1719" pin="2"/><net_sink comp="1725" pin=1"/></net>

<net id="1737"><net_src comp="186" pin="0"/><net_sink comp="1731" pin=0"/></net>

<net id="1738"><net_src comp="1689" pin="2"/><net_sink comp="1731" pin=1"/></net>

<net id="1739"><net_src comp="188" pin="0"/><net_sink comp="1731" pin=2"/></net>

<net id="1740"><net_src comp="134" pin="0"/><net_sink comp="1731" pin=3"/></net>

<net id="1745"><net_src comp="1695" pin="3"/><net_sink comp="1741" pin=0"/></net>

<net id="1746"><net_src comp="130" pin="0"/><net_sink comp="1741" pin=1"/></net>

<net id="1751"><net_src comp="1731" pin="4"/><net_sink comp="1747" pin=0"/></net>

<net id="1752"><net_src comp="190" pin="0"/><net_sink comp="1747" pin=1"/></net>

<net id="1757"><net_src comp="1747" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1758"><net_src comp="1741" pin="2"/><net_sink comp="1753" pin=1"/></net>

<net id="1764"><net_src comp="1741" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1765"><net_src comp="192" pin="0"/><net_sink comp="1759" pin=1"/></net>

<net id="1766"><net_src comp="194" pin="0"/><net_sink comp="1759" pin=2"/></net>

<net id="1771"><net_src comp="1695" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1772"><net_src comp="1753" pin="2"/><net_sink comp="1767" pin=1"/></net>

<net id="1778"><net_src comp="1767" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1779"><net_src comp="1759" pin="3"/><net_sink comp="1773" pin=1"/></net>

<net id="1780"><net_src comp="1725" pin="2"/><net_sink comp="1773" pin=2"/></net>

<net id="1793"><net_src comp="1787" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="1802"><net_src comp="178" pin="0"/><net_sink comp="1797" pin=0"/></net>

<net id="1803"><net_src comp="1784" pin="1"/><net_sink comp="1797" pin=1"/></net>

<net id="1804"><net_src comp="180" pin="0"/><net_sink comp="1797" pin=2"/></net>

<net id="1808"><net_src comp="1797" pin="3"/><net_sink comp="1805" pin=0"/></net>

<net id="1813"><net_src comp="1784" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="1814"><net_src comp="182" pin="0"/><net_sink comp="1809" pin=1"/></net>

<net id="1820"><net_src comp="178" pin="0"/><net_sink comp="1815" pin=0"/></net>

<net id="1821"><net_src comp="180" pin="0"/><net_sink comp="1815" pin=2"/></net>

<net id="1825"><net_src comp="1815" pin="3"/><net_sink comp="1822" pin=0"/></net>

<net id="1830"><net_src comp="182" pin="0"/><net_sink comp="1826" pin=1"/></net>

<net id="1834"><net_src comp="1781" pin="1"/><net_sink comp="1831" pin=0"/></net>

<net id="1842"><net_src comp="1805" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="1843"><net_src comp="1831" pin="1"/><net_sink comp="1838" pin=1"/></net>

<net id="1848"><net_src comp="1790" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1849"><net_src comp="1838" pin="2"/><net_sink comp="1844" pin=1"/></net>

<net id="1853"><net_src comp="1844" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1858"><net_src comp="1835" pin="1"/><net_sink comp="1854" pin=0"/></net>

<net id="1859"><net_src comp="1794" pin="1"/><net_sink comp="1854" pin=1"/></net>

<net id="1863"><net_src comp="1854" pin="2"/><net_sink comp="1860" pin=0"/></net>

<net id="1868"><net_src comp="1822" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1869"><net_src comp="1860" pin="1"/><net_sink comp="1864" pin=1"/></net>

<net id="1873"><net_src comp="1864" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1878"><net_src comp="1870" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="1879"><net_src comp="1850" pin="1"/><net_sink comp="1874" pin=1"/></net>

<net id="1885"><net_src comp="184" pin="0"/><net_sink comp="1880" pin=0"/></net>

<net id="1886"><net_src comp="1874" pin="2"/><net_sink comp="1880" pin=1"/></net>

<net id="1887"><net_src comp="134" pin="0"/><net_sink comp="1880" pin=2"/></net>

<net id="1892"><net_src comp="1809" pin="2"/><net_sink comp="1888" pin=1"/></net>

<net id="1897"><net_src comp="1888" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1898"><net_src comp="1787" pin="1"/><net_sink comp="1893" pin=1"/></net>

<net id="1903"><net_src comp="1781" pin="1"/><net_sink comp="1899" pin=1"/></net>

<net id="1908"><net_src comp="1826" pin="2"/><net_sink comp="1904" pin=0"/></net>

<net id="1909"><net_src comp="1899" pin="2"/><net_sink comp="1904" pin=1"/></net>

<net id="1914"><net_src comp="1893" pin="2"/><net_sink comp="1910" pin=0"/></net>

<net id="1915"><net_src comp="1904" pin="2"/><net_sink comp="1910" pin=1"/></net>

<net id="1922"><net_src comp="186" pin="0"/><net_sink comp="1916" pin=0"/></net>

<net id="1923"><net_src comp="1874" pin="2"/><net_sink comp="1916" pin=1"/></net>

<net id="1924"><net_src comp="188" pin="0"/><net_sink comp="1916" pin=2"/></net>

<net id="1925"><net_src comp="134" pin="0"/><net_sink comp="1916" pin=3"/></net>

<net id="1930"><net_src comp="1880" pin="3"/><net_sink comp="1926" pin=0"/></net>

<net id="1931"><net_src comp="130" pin="0"/><net_sink comp="1926" pin=1"/></net>

<net id="1936"><net_src comp="1916" pin="4"/><net_sink comp="1932" pin=0"/></net>

<net id="1937"><net_src comp="190" pin="0"/><net_sink comp="1932" pin=1"/></net>

<net id="1942"><net_src comp="1932" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1943"><net_src comp="1926" pin="2"/><net_sink comp="1938" pin=1"/></net>

<net id="1949"><net_src comp="1926" pin="2"/><net_sink comp="1944" pin=0"/></net>

<net id="1950"><net_src comp="192" pin="0"/><net_sink comp="1944" pin=1"/></net>

<net id="1951"><net_src comp="194" pin="0"/><net_sink comp="1944" pin=2"/></net>

<net id="1956"><net_src comp="1880" pin="3"/><net_sink comp="1952" pin=0"/></net>

<net id="1957"><net_src comp="1938" pin="2"/><net_sink comp="1952" pin=1"/></net>

<net id="1963"><net_src comp="1952" pin="2"/><net_sink comp="1958" pin=0"/></net>

<net id="1964"><net_src comp="1944" pin="3"/><net_sink comp="1958" pin=1"/></net>

<net id="1965"><net_src comp="1910" pin="2"/><net_sink comp="1958" pin=2"/></net>

<net id="1978"><net_src comp="1972" pin="1"/><net_sink comp="1975" pin=0"/></net>

<net id="1987"><net_src comp="178" pin="0"/><net_sink comp="1982" pin=0"/></net>

<net id="1988"><net_src comp="1969" pin="1"/><net_sink comp="1982" pin=1"/></net>

<net id="1989"><net_src comp="180" pin="0"/><net_sink comp="1982" pin=2"/></net>

<net id="1993"><net_src comp="1982" pin="3"/><net_sink comp="1990" pin=0"/></net>

<net id="1998"><net_src comp="1969" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="1999"><net_src comp="182" pin="0"/><net_sink comp="1994" pin=1"/></net>

<net id="2005"><net_src comp="178" pin="0"/><net_sink comp="2000" pin=0"/></net>

<net id="2006"><net_src comp="180" pin="0"/><net_sink comp="2000" pin=2"/></net>

<net id="2010"><net_src comp="2000" pin="3"/><net_sink comp="2007" pin=0"/></net>

<net id="2015"><net_src comp="182" pin="0"/><net_sink comp="2011" pin=1"/></net>

<net id="2019"><net_src comp="1966" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2027"><net_src comp="1990" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2028"><net_src comp="2016" pin="1"/><net_sink comp="2023" pin=1"/></net>

<net id="2033"><net_src comp="1975" pin="1"/><net_sink comp="2029" pin=0"/></net>

<net id="2034"><net_src comp="2023" pin="2"/><net_sink comp="2029" pin=1"/></net>

<net id="2038"><net_src comp="2029" pin="2"/><net_sink comp="2035" pin=0"/></net>

<net id="2043"><net_src comp="2020" pin="1"/><net_sink comp="2039" pin=0"/></net>

<net id="2044"><net_src comp="1979" pin="1"/><net_sink comp="2039" pin=1"/></net>

<net id="2048"><net_src comp="2039" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2053"><net_src comp="2007" pin="1"/><net_sink comp="2049" pin=0"/></net>

<net id="2054"><net_src comp="2045" pin="1"/><net_sink comp="2049" pin=1"/></net>

<net id="2058"><net_src comp="2049" pin="2"/><net_sink comp="2055" pin=0"/></net>

<net id="2063"><net_src comp="2055" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2064"><net_src comp="2035" pin="1"/><net_sink comp="2059" pin=1"/></net>

<net id="2070"><net_src comp="184" pin="0"/><net_sink comp="2065" pin=0"/></net>

<net id="2071"><net_src comp="2059" pin="2"/><net_sink comp="2065" pin=1"/></net>

<net id="2072"><net_src comp="134" pin="0"/><net_sink comp="2065" pin=2"/></net>

<net id="2077"><net_src comp="1994" pin="2"/><net_sink comp="2073" pin=1"/></net>

<net id="2082"><net_src comp="2073" pin="2"/><net_sink comp="2078" pin=0"/></net>

<net id="2083"><net_src comp="1972" pin="1"/><net_sink comp="2078" pin=1"/></net>

<net id="2088"><net_src comp="1966" pin="1"/><net_sink comp="2084" pin=1"/></net>

<net id="2093"><net_src comp="2011" pin="2"/><net_sink comp="2089" pin=0"/></net>

<net id="2094"><net_src comp="2084" pin="2"/><net_sink comp="2089" pin=1"/></net>

<net id="2099"><net_src comp="2078" pin="2"/><net_sink comp="2095" pin=0"/></net>

<net id="2100"><net_src comp="2089" pin="2"/><net_sink comp="2095" pin=1"/></net>

<net id="2107"><net_src comp="186" pin="0"/><net_sink comp="2101" pin=0"/></net>

<net id="2108"><net_src comp="2059" pin="2"/><net_sink comp="2101" pin=1"/></net>

<net id="2109"><net_src comp="188" pin="0"/><net_sink comp="2101" pin=2"/></net>

<net id="2110"><net_src comp="134" pin="0"/><net_sink comp="2101" pin=3"/></net>

<net id="2115"><net_src comp="2065" pin="3"/><net_sink comp="2111" pin=0"/></net>

<net id="2116"><net_src comp="130" pin="0"/><net_sink comp="2111" pin=1"/></net>

<net id="2121"><net_src comp="2101" pin="4"/><net_sink comp="2117" pin=0"/></net>

<net id="2122"><net_src comp="190" pin="0"/><net_sink comp="2117" pin=1"/></net>

<net id="2127"><net_src comp="2117" pin="2"/><net_sink comp="2123" pin=0"/></net>

<net id="2128"><net_src comp="2111" pin="2"/><net_sink comp="2123" pin=1"/></net>

<net id="2134"><net_src comp="2111" pin="2"/><net_sink comp="2129" pin=0"/></net>

<net id="2135"><net_src comp="192" pin="0"/><net_sink comp="2129" pin=1"/></net>

<net id="2136"><net_src comp="194" pin="0"/><net_sink comp="2129" pin=2"/></net>

<net id="2141"><net_src comp="2065" pin="3"/><net_sink comp="2137" pin=0"/></net>

<net id="2142"><net_src comp="2123" pin="2"/><net_sink comp="2137" pin=1"/></net>

<net id="2148"><net_src comp="2137" pin="2"/><net_sink comp="2143" pin=0"/></net>

<net id="2149"><net_src comp="2129" pin="3"/><net_sink comp="2143" pin=1"/></net>

<net id="2150"><net_src comp="2095" pin="2"/><net_sink comp="2143" pin=2"/></net>

<net id="2182"><net_src comp="2175" pin="1"/><net_sink comp="2178" pin=0"/></net>

<net id="2191"><net_src comp="2172" pin="1"/><net_sink comp="2187" pin=0"/></net>

<net id="2200"><net_src comp="2169" pin="1"/><net_sink comp="2196" pin=0"/></net>

<net id="2209"><net_src comp="2166" pin="1"/><net_sink comp="2205" pin=0"/></net>

<net id="2218"><net_src comp="2163" pin="1"/><net_sink comp="2214" pin=0"/></net>

<net id="2227"><net_src comp="2160" pin="1"/><net_sink comp="2223" pin=0"/></net>

<net id="2236"><net_src comp="2157" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="2245"><net_src comp="2154" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="2254"><net_src comp="2151" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="2262"><net_src comp="609" pin="2"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="2270"><net_src comp="234" pin="1"/><net_sink comp="2267" pin=0"/></net>

<net id="2271"><net_src comp="2267" pin="1"/><net_sink comp="2151" pin=0"/></net>

<net id="2272"><net_src comp="2267" pin="1"/><net_sink comp="2255" pin=1"/></net>

<net id="2276"><net_src comp="238" pin="1"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="2278"><net_src comp="2273" pin="1"/><net_sink comp="2250" pin=1"/></net>

<net id="2282"><net_src comp="242" pin="1"/><net_sink comp="2279" pin=0"/></net>

<net id="2283"><net_src comp="2279" pin="1"/><net_sink comp="2154" pin=0"/></net>

<net id="2284"><net_src comp="2279" pin="1"/><net_sink comp="2246" pin=1"/></net>

<net id="2288"><net_src comp="246" pin="1"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="2290"><net_src comp="2285" pin="1"/><net_sink comp="2241" pin=1"/></net>

<net id="2294"><net_src comp="250" pin="1"/><net_sink comp="2291" pin=0"/></net>

<net id="2295"><net_src comp="2291" pin="1"/><net_sink comp="2157" pin=0"/></net>

<net id="2296"><net_src comp="2291" pin="1"/><net_sink comp="2237" pin=1"/></net>

<net id="2300"><net_src comp="254" pin="1"/><net_sink comp="2297" pin=0"/></net>

<net id="2301"><net_src comp="2297" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="2302"><net_src comp="2297" pin="1"/><net_sink comp="2232" pin=1"/></net>

<net id="2306"><net_src comp="258" pin="1"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="2160" pin=0"/></net>

<net id="2308"><net_src comp="2303" pin="1"/><net_sink comp="2228" pin=1"/></net>

<net id="2312"><net_src comp="262" pin="1"/><net_sink comp="2309" pin=0"/></net>

<net id="2313"><net_src comp="2309" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="2314"><net_src comp="2309" pin="1"/><net_sink comp="2223" pin=1"/></net>

<net id="2318"><net_src comp="266" pin="1"/><net_sink comp="2315" pin=0"/></net>

<net id="2319"><net_src comp="2315" pin="1"/><net_sink comp="2163" pin=0"/></net>

<net id="2320"><net_src comp="2315" pin="1"/><net_sink comp="2219" pin=1"/></net>

<net id="2324"><net_src comp="270" pin="1"/><net_sink comp="2321" pin=0"/></net>

<net id="2325"><net_src comp="2321" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="2326"><net_src comp="2321" pin="1"/><net_sink comp="2214" pin=1"/></net>

<net id="2330"><net_src comp="274" pin="1"/><net_sink comp="2327" pin=0"/></net>

<net id="2331"><net_src comp="2327" pin="1"/><net_sink comp="2166" pin=0"/></net>

<net id="2332"><net_src comp="2327" pin="1"/><net_sink comp="2210" pin=1"/></net>

<net id="2336"><net_src comp="278" pin="1"/><net_sink comp="2333" pin=0"/></net>

<net id="2337"><net_src comp="2333" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="2338"><net_src comp="2333" pin="1"/><net_sink comp="2205" pin=1"/></net>

<net id="2342"><net_src comp="282" pin="1"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="2169" pin=0"/></net>

<net id="2344"><net_src comp="2339" pin="1"/><net_sink comp="2201" pin=1"/></net>

<net id="2348"><net_src comp="286" pin="1"/><net_sink comp="2345" pin=0"/></net>

<net id="2349"><net_src comp="2345" pin="1"/><net_sink comp="1966" pin=0"/></net>

<net id="2350"><net_src comp="2345" pin="1"/><net_sink comp="2196" pin=1"/></net>

<net id="2354"><net_src comp="290" pin="1"/><net_sink comp="2351" pin=0"/></net>

<net id="2355"><net_src comp="2351" pin="1"/><net_sink comp="2172" pin=0"/></net>

<net id="2356"><net_src comp="2351" pin="1"/><net_sink comp="2192" pin=1"/></net>

<net id="2360"><net_src comp="294" pin="1"/><net_sink comp="2357" pin=0"/></net>

<net id="2361"><net_src comp="2357" pin="1"/><net_sink comp="1969" pin=0"/></net>

<net id="2362"><net_src comp="2357" pin="1"/><net_sink comp="2187" pin=1"/></net>

<net id="2366"><net_src comp="298" pin="1"/><net_sink comp="2363" pin=0"/></net>

<net id="2367"><net_src comp="2363" pin="1"/><net_sink comp="2175" pin=0"/></net>

<net id="2368"><net_src comp="2363" pin="1"/><net_sink comp="2183" pin=1"/></net>

<net id="2372"><net_src comp="302" pin="1"/><net_sink comp="2369" pin=0"/></net>

<net id="2373"><net_src comp="2369" pin="1"/><net_sink comp="1972" pin=0"/></net>

<net id="2374"><net_src comp="2369" pin="1"/><net_sink comp="2178" pin=1"/></net>

<net id="2378"><net_src comp="306" pin="1"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="2380"><net_src comp="2375" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="2381"><net_src comp="2375" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="2385"><net_src comp="310" pin="1"/><net_sink comp="2382" pin=0"/></net>

<net id="2386"><net_src comp="2382" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="2387"><net_src comp="2382" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="2391"><net_src comp="314" pin="1"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="2393"><net_src comp="2388" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="2397"><net_src comp="318" pin="1"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="2399"><net_src comp="2394" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="2400"><net_src comp="2394" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="2404"><net_src comp="322" pin="1"/><net_sink comp="2401" pin=0"/></net>

<net id="2405"><net_src comp="2401" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="2406"><net_src comp="2401" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="2410"><net_src comp="326" pin="1"/><net_sink comp="2407" pin=0"/></net>

<net id="2411"><net_src comp="2407" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="2412"><net_src comp="2407" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="2416"><net_src comp="330" pin="1"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="2418"><net_src comp="2413" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="2419"><net_src comp="2413" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="2423"><net_src comp="334" pin="1"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="2425"><net_src comp="2420" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="2429"><net_src comp="338" pin="1"/><net_sink comp="2426" pin=0"/></net>

<net id="2430"><net_src comp="2426" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="2431"><net_src comp="2426" pin="1"/><net_sink comp="1527" pin=1"/></net>

<net id="2435"><net_src comp="342" pin="1"/><net_sink comp="2432" pin=0"/></net>

<net id="2436"><net_src comp="2432" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="2437"><net_src comp="2432" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="2438"><net_src comp="2432" pin="1"/><net_sink comp="1387" pin=1"/></net>

<net id="2442"><net_src comp="346" pin="1"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="2444"><net_src comp="2439" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="2448"><net_src comp="350" pin="1"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="2450"><net_src comp="2445" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="2454"><net_src comp="354" pin="1"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="2456"><net_src comp="2451" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="2457"><net_src comp="2451" pin="1"/><net_sink comp="1377" pin=1"/></net>

<net id="2461"><net_src comp="358" pin="1"/><net_sink comp="2458" pin=0"/></net>

<net id="2462"><net_src comp="2458" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="2463"><net_src comp="2458" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="2467"><net_src comp="362" pin="1"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="2469"><net_src comp="2464" pin="1"/><net_sink comp="1517" pin=1"/></net>

<net id="2473"><net_src comp="366" pin="1"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="2475"><net_src comp="2470" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="2476"><net_src comp="2470" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="2480"><net_src comp="370" pin="1"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="2482"><net_src comp="2477" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="2486"><net_src comp="374" pin="1"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="2488"><net_src comp="2483" pin="1"/><net_sink comp="1512" pin=1"/></net>

<net id="2492"><net_src comp="625" pin="2"/><net_sink comp="2489" pin=0"/></net>

<net id="2496"><net_src comp="631" pin="2"/><net_sink comp="2493" pin=0"/></net>

<net id="2497"><net_src comp="2493" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="2501"><net_src comp="637" pin="2"/><net_sink comp="2498" pin=0"/></net>

<net id="2505"><net_src comp="643" pin="2"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="2510"><net_src comp="659" pin="2"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="2515"><net_src comp="665" pin="2"/><net_sink comp="2512" pin=0"/></net>

<net id="2519"><net_src comp="671" pin="2"/><net_sink comp="2516" pin=0"/></net>

<net id="2523"><net_src comp="677" pin="2"/><net_sink comp="2520" pin=0"/></net>

<net id="2524"><net_src comp="2520" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="2525"><net_src comp="2520" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="2526"><net_src comp="2520" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="2527"><net_src comp="2520" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="2528"><net_src comp="2520" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="2529"><net_src comp="2520" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="2530"><net_src comp="2520" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="2531"><net_src comp="2520" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="2532"><net_src comp="2520" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="2536"><net_src comp="837" pin="2"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="1224" pin=4"/></net>

<net id="2541"><net_src comp="875" pin="2"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="1242" pin=4"/></net>

<net id="2543"><net_src comp="2538" pin="1"/><net_sink comp="1410" pin=4"/></net>

<net id="2544"><net_src comp="2538" pin="1"/><net_sink comp="1560" pin=4"/></net>

<net id="2548"><net_src comp="913" pin="2"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="1260" pin=4"/></net>

<net id="2550"><net_src comp="2545" pin="1"/><net_sink comp="1428" pin=4"/></net>

<net id="2551"><net_src comp="2545" pin="1"/><net_sink comp="1578" pin=4"/></net>

<net id="2555"><net_src comp="945" pin="2"/><net_sink comp="2552" pin=0"/></net>

<net id="2556"><net_src comp="2552" pin="1"/><net_sink comp="1392" pin=4"/></net>

<net id="2557"><net_src comp="2552" pin="1"/><net_sink comp="1542" pin=4"/></net>

<net id="2561"><net_src comp="955" pin="2"/><net_sink comp="2558" pin=0"/></net>

<net id="2565"><net_src comp="961" pin="2"/><net_sink comp="2562" pin=0"/></net>

<net id="2566"><net_src comp="2562" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="2570"><net_src comp="1009" pin="2"/><net_sink comp="2567" pin=0"/></net>

<net id="2574"><net_src comp="1069" pin="1"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="2579"><net_src comp="1073" pin="2"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="2581"><net_src comp="2576" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="2582"><net_src comp="2576" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="2583"><net_src comp="2576" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="2584"><net_src comp="2576" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="2585"><net_src comp="2576" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="2586"><net_src comp="2576" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="2587"><net_src comp="2576" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="2588"><net_src comp="2576" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="2592"><net_src comp="417" pin="3"/><net_sink comp="2589" pin=0"/></net>

<net id="2593"><net_src comp="2589" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="2594"><net_src comp="2589" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="2598"><net_src comp="429" pin="3"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="2600"><net_src comp="2595" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="2604"><net_src comp="441" pin="3"/><net_sink comp="2601" pin=0"/></net>

<net id="2605"><net_src comp="2601" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="2606"><net_src comp="2601" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="2610"><net_src comp="1091" pin="2"/><net_sink comp="2607" pin=0"/></net>

<net id="2614"><net_src comp="453" pin="3"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="2616"><net_src comp="2611" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="2620"><net_src comp="465" pin="3"/><net_sink comp="2617" pin=0"/></net>

<net id="2621"><net_src comp="2617" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="2622"><net_src comp="2617" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="2626"><net_src comp="477" pin="3"/><net_sink comp="2623" pin=0"/></net>

<net id="2627"><net_src comp="2623" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="2628"><net_src comp="2623" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="2632"><net_src comp="489" pin="3"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="2634"><net_src comp="2629" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="2638"><net_src comp="501" pin="3"/><net_sink comp="2635" pin=0"/></net>

<net id="2639"><net_src comp="2635" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2640"><net_src comp="2635" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="2644"><net_src comp="513" pin="3"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="2646"><net_src comp="2641" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="2650"><net_src comp="1235" pin="3"/><net_sink comp="2647" pin=0"/></net>

<net id="2651"><net_src comp="2647" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="2652"><net_src comp="2647" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="2653"><net_src comp="2647" pin="1"/><net_sink comp="2255" pin=0"/></net>

<net id="2657"><net_src comp="1253" pin="3"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="2659"><net_src comp="2654" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="2660"><net_src comp="2654" pin="1"/><net_sink comp="2246" pin=0"/></net>

<net id="2664"><net_src comp="1271" pin="3"/><net_sink comp="2661" pin=0"/></net>

<net id="2665"><net_src comp="2661" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="2666"><net_src comp="2661" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="2667"><net_src comp="2661" pin="1"/><net_sink comp="2237" pin=0"/></net>

<net id="2671"><net_src comp="1403" pin="3"/><net_sink comp="2668" pin=0"/></net>

<net id="2672"><net_src comp="2668" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="2673"><net_src comp="2668" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="2674"><net_src comp="2668" pin="1"/><net_sink comp="2228" pin=0"/></net>

<net id="2678"><net_src comp="1421" pin="3"/><net_sink comp="2675" pin=0"/></net>

<net id="2679"><net_src comp="2675" pin="1"/><net_sink comp="1815" pin=1"/></net>

<net id="2680"><net_src comp="2675" pin="1"/><net_sink comp="1826" pin=0"/></net>

<net id="2681"><net_src comp="2675" pin="1"/><net_sink comp="2219" pin=0"/></net>

<net id="2685"><net_src comp="1439" pin="3"/><net_sink comp="2682" pin=0"/></net>

<net id="2686"><net_src comp="2682" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="2687"><net_src comp="2682" pin="1"/><net_sink comp="1888" pin=0"/></net>

<net id="2688"><net_src comp="2682" pin="1"/><net_sink comp="2210" pin=0"/></net>

<net id="2692"><net_src comp="1553" pin="3"/><net_sink comp="2689" pin=0"/></net>

<net id="2693"><net_src comp="2689" pin="1"/><net_sink comp="2020" pin=0"/></net>

<net id="2694"><net_src comp="2689" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="2695"><net_src comp="2689" pin="1"/><net_sink comp="2201" pin=0"/></net>

<net id="2699"><net_src comp="1571" pin="3"/><net_sink comp="2696" pin=0"/></net>

<net id="2700"><net_src comp="2696" pin="1"/><net_sink comp="2000" pin=1"/></net>

<net id="2701"><net_src comp="2696" pin="1"/><net_sink comp="2011" pin=0"/></net>

<net id="2702"><net_src comp="2696" pin="1"/><net_sink comp="2192" pin=0"/></net>

<net id="2706"><net_src comp="1589" pin="3"/><net_sink comp="2703" pin=0"/></net>

<net id="2707"><net_src comp="2703" pin="1"/><net_sink comp="1979" pin=0"/></net>

<net id="2708"><net_src comp="2703" pin="1"/><net_sink comp="2073" pin=0"/></net>

<net id="2709"><net_src comp="2703" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2713"><net_src comp="1773" pin="3"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="2718"><net_src comp="1958" pin="3"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="2723"><net_src comp="2143" pin="3"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="410" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {7 }
	Port: p_dst_data_stream_1_V | {7 }
	Port: p_dst_data_stream_2_V | {7 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_0_V | {5 }
	Port: Filter2D : p_src_data_stream_1_V | {5 }
	Port: Filter2D : p_src_data_stream_2_V | {5 }
  - Chain level:
	State 1
	State 2
		tmp_6 : 1
		rend_i_i : 1
		tmp_7 : 1
		StgValue_31 : 2
	State 3
		t_V_cast : 1
		exitcond1 : 1
		i_V : 1
		StgValue_74 : 2
		tmp_1 : 1
		tmp_73_0_0_not : 2
		tmp : 1
		icmp : 2
		tmp_9 : 1
		tmp_117_0_1 : 1
		tmp_2 : 1
		tmp_3 : 2
		tmp_10 : 3
		rev : 4
		tmp_4 : 3
		or_cond_i412_i : 4
		tmp_11 : 3
		p_assign_7 : 2
		p_p2_i413_i : 4
		tmp_8 : 5
		p_assign_8 : 5
		tmp_12 : 1
		p_assign_6_0_1 : 2
		tmp_13 : 3
		tmp_15 : 3
		tmp_16 : 1
		p_assign_6_0_2 : 2
		tmp_18 : 3
		tmp_19 : 3
		tmp_20 : 1
		tmp_21 : 5
		tmp_24 : 3
		tmp_30 : 5
		tmp_31 : 6
		tmp_38 : 7
		tmp_39 : 8
		row_assign_9 : 9
		tmp_22 : 2
		tmp_41 : 2
		tmp_45 : 3
		tmp_35 : 4
		tmp_32 : 5
		row_assign_9_0_1_t : 6
		tmp_34 : 2
		tmp_48 : 2
		tmp_53 : 3
		tmp_54 : 4
		tmp_36 : 5
		row_assign_9_0_2_t : 6
		tmp_46 : 6
		tmp_47 : 7
		tmp_56 : 3
		tmp_49 : 8
		row_assign_9_1_0_t : 9
	State 4
		t_V_2_cast : 1
		exitcond : 1
		j_V : 1
		tmp_63 : 1
		icmp1 : 2
		ImagLoc_x : 2
		tmp_64 : 3
		rev1 : 4
		tmp_17 : 3
		or_cond_i_i : 4
		tmp_66 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		tmp_23 : 5
		p_assign_2 : 5
		p_p2_i_i_p_assign_2 : 6
		x : 7
		x_cast : 8
		tmp_67 : 8
		brmerge : 4
		tmp_25 : 9
		k_buf_0_val_3_addr : 10
		k_buf_0_val_3_load : 11
		k_buf_0_val_4_addr : 10
		k_buf_0_val_4_load : 11
		k_buf_0_val_5_addr : 10
		k_buf_0_val_5_load : 11
		StgValue_157 : 4
		or_cond_i : 3
		StgValue_165 : 3
		k_buf_1_val_3_addr : 10
		k_buf_1_val_3_load : 11
		k_buf_1_val_4_addr : 10
		k_buf_1_val_4_load : 11
		k_buf_1_val_5_addr : 10
		k_buf_1_val_5_load : 11
		StgValue_172 : 4
		StgValue_179 : 3
		k_buf_2_val_3_addr : 10
		k_buf_2_val_3_load : 11
		k_buf_2_val_4_addr : 10
		k_buf_2_val_4_load : 11
		k_buf_2_val_5_addr : 10
		k_buf_2_val_5_load : 11
		StgValue_186 : 4
		StgValue_193 : 3
	State 5
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_228 : 1
		StgValue_229 : 1
		StgValue_232 : 1
		StgValue_233 : 2
		StgValue_234 : 1
		StgValue_235 : 2
		StgValue_236 : 1
		StgValue_237 : 2
		tmp_29 : 2
		src_kernel_win_0_va_6 : 3
		tmp_33 : 2
		src_kernel_win_0_va_7 : 3
		tmp_37 : 2
		src_kernel_win_0_va_8 : 3
		tmp_42 : 1
		col_buf_1_val_0_0 : 2
		tmp_43 : 1
		col_buf_1_val_1_0 : 2
		tmp_44 : 1
		col_buf_1_val_2_0 : 2
		StgValue_270 : 1
		StgValue_271 : 1
		StgValue_274 : 1
		StgValue_275 : 3
		StgValue_276 : 1
		StgValue_277 : 3
		StgValue_278 : 1
		StgValue_279 : 3
		tmp_50 : 3
		src_kernel_win_1_va_6 : 4
		tmp_51 : 3
		src_kernel_win_1_va_7 : 4
		tmp_52 : 3
		src_kernel_win_1_va_8 : 4
		tmp_57 : 1
		col_buf_2_val_0_0 : 2
		tmp_58 : 1
		col_buf_2_val_1_0 : 2
		tmp_59 : 1
		col_buf_2_val_2_0 : 2
		StgValue_306 : 1
		StgValue_307 : 1
		StgValue_310 : 3
		StgValue_311 : 1
		StgValue_312 : 3
		StgValue_313 : 1
		StgValue_314 : 3
		StgValue_315 : 1
		tmp_60 : 3
		src_kernel_win_2_va_9 : 4
		tmp_61 : 3
		src_kernel_win_2_va_10 : 4
		tmp_62 : 3
		src_kernel_win_2_va_11 : 4
	State 6
		OP1_V_0_cast : 1
		p_shl : 1
		p_shl_cast : 2
		tmp_70 : 1
		tmp_161_0_1_cast : 1
		OP1_V_0_2_cast : 1
		sum1 : 3
		sum2 : 4
		sum40_cast : 5
		tmp6 : 1
		tmp6_cast : 2
		tmp5 : 3
		tmp5_cast : 4
		p_Val2_2 : 6
		isneg : 7
		tmp8 : 1
		tmp7 : 2
		tmp10 : 1
		tmp9 : 2
		p_Val2_1 : 3
		tmp_40 : 7
		tmp_i_i : 8
		not_i_i_i : 8
		overflow : 9
		p_mux_i_i_cast : 8
		tmp_i_i_72 : 9
		p_Val2_9 : 9
		OP1_V_1_cast : 1
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_76 : 1
		tmp_161_1_1_cast : 1
		OP1_V_1_2_cast : 1
		sum3 : 3
		sum4 : 4
		sum37_cast : 5
		tmp17 : 1
		tmp17_cast : 2
		tmp16 : 3
		tmp16_cast : 4
		p_Val2_5 : 6
		isneg_1 : 7
		tmp19 : 1
		tmp18 : 2
		tmp21 : 1
		tmp20 : 2
		p_Val2_3 : 3
		tmp_55 : 7
		tmp_i_i1 : 8
		not_i_i_i1 : 8
		overflow_1 : 9
		p_mux_i_i1_cast : 8
		tmp_i_i1_73 : 9
		p_Val2_10 : 9
		OP1_V_2_cast : 1
		p_shl2 : 1
		p_shl2_cast : 2
		tmp_82 : 1
		tmp_161_2_1_cast : 1
		OP1_V_2_2_cast : 1
		sum : 3
		sum5 : 4
		sum34_cast : 5
		tmp28 : 1
		tmp28_cast : 2
		tmp27 : 3
		tmp27_cast : 4
		p_Val2_s : 6
		isneg_2 : 7
		tmp30 : 1
		tmp29 : 2
		tmp32 : 1
		tmp31 : 2
		p_Val2_6 : 3
		tmp_65 : 7
		tmp_i_i2 : 8
		not_i_i_i2 : 8
		overflow_2 : 9
		p_mux_i_i2_cast : 8
		tmp_i_i2_74 : 9
		p_Val2_11 : 9
		StgValue_435 : 1
		StgValue_437 : 1
		StgValue_439 : 1
		StgValue_441 : 1
		StgValue_443 : 1
		StgValue_445 : 1
		StgValue_447 : 1
		StgValue_449 : 1
		StgValue_451 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |          tmp_6_fu_609          |    0    |    10   |
|          |           i_V_fu_631           |    0    |    13   |
|          |          tmp_3_fu_683          |    0    |    13   |
|          |      p_assign_6_0_1_fu_753     |    0    |    13   |
|          |      p_assign_6_0_2_fu_779     |    0    |    13   |
|          |          tmp_34_fu_881         |    0    |    10   |
|          |           j_V_fu_961           |    0    |    13   |
|          |        ImagLoc_x_fu_983        |    0    |    13   |
|          |          sum1_fu_1653          |    0    |    8    |
|          |          sum2_fu_1659          |    0    |    8    |
|          |          tmp6_fu_1669          |    0    |    15   |
|          |          tmp5_fu_1679          |    0    |    15   |
|    add   |          tmp9_fu_1719          |    0    |    8    |
|          |        p_Val2_1_fu_1725        |    0    |    8    |
|          |          sum3_fu_1838          |    0    |    8    |
|          |          sum4_fu_1844          |    0    |    8    |
|          |          tmp17_fu_1854         |    0    |    15   |
|          |          tmp16_fu_1864         |    0    |    15   |
|          |          tmp20_fu_1904         |    0    |    8    |
|          |        p_Val2_3_fu_1910        |    0    |    8    |
|          |           sum_fu_2023          |    0    |    8    |
|          |          sum5_fu_2029          |    0    |    8    |
|          |          tmp28_fu_2039         |    0    |    15   |
|          |          tmp27_fu_2049         |    0    |    15   |
|          |          tmp31_fu_2089         |    0    |    8    |
|          |        p_Val2_6_fu_2095        |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |         tmp_26_fu_1128         |    0    |    15   |
|          |         tmp_27_fu_1147         |    0    |    15   |
|          |         tmp_28_fu_1166         |    0    |    15   |
|          |         tmp_29_fu_1224         |    0    |    15   |
|          |         tmp_33_fu_1242         |    0    |    15   |
|          |         tmp_37_fu_1260         |    0    |    15   |
|          |         tmp_42_fu_1296         |    0    |    15   |
|          |         tmp_43_fu_1315         |    0    |    15   |
|    mux   |         tmp_44_fu_1334         |    0    |    15   |
|          |         tmp_50_fu_1392         |    0    |    15   |
|          |         tmp_51_fu_1410         |    0    |    15   |
|          |         tmp_52_fu_1428         |    0    |    15   |
|          |         tmp_57_fu_1455         |    0    |    15   |
|          |         tmp_58_fu_1474         |    0    |    15   |
|          |         tmp_59_fu_1493         |    0    |    15   |
|          |         tmp_60_fu_1542         |    0    |    15   |
|          |         tmp_61_fu_1560         |    0    |    15   |
|          |         tmp_62_fu_1578         |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |       p_p2_i413_i_fu_729       |    0    |    12   |
|          |          tmp_38_fu_821         |    0    |    2    |
|          |          tmp_39_fu_829         |    0    |    2    |
|          |          tmp_35_fu_859         |    0    |    2    |
|          |          tmp_32_fu_867         |    0    |    2    |
|          |          tmp_54_fu_897         |    0    |    2    |
|          |          tmp_36_fu_905         |    0    |    2    |
|          |          tmp_47_fu_925         |    0    |    2    |
|          |          tmp_49_fu_937         |    0    |    2    |
|          |        p_p2_i_i_fu_1029        |    0    |    12   |
|          |   p_p2_i_i_p_assign_2_fu_1049  |    0    |    12   |
|          |            x_fu_1057           |    0    |    12   |
|          |    col_buf_0_val_0_0_fu_1140   |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_1159   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_1178   |    0    |    8    |
|          |  src_kernel_win_0_va_6_fu_1235 |    0    |    8    |
|          |  src_kernel_win_0_va_7_fu_1253 |    0    |    8    |
|  select  |  src_kernel_win_0_va_8_fu_1271 |    0    |    8    |
|          |    col_buf_1_val_0_0_fu_1308   |    0    |    8    |
|          |    col_buf_1_val_1_0_fu_1327   |    0    |    8    |
|          |    col_buf_1_val_2_0_fu_1346   |    0    |    8    |
|          |  src_kernel_win_1_va_6_fu_1403 |    0    |    8    |
|          |  src_kernel_win_1_va_7_fu_1421 |    0    |    8    |
|          |  src_kernel_win_1_va_8_fu_1439 |    0    |    8    |
|          |    col_buf_2_val_0_0_fu_1467   |    0    |    8    |
|          |    col_buf_2_val_1_0_fu_1486   |    0    |    8    |
|          |    col_buf_2_val_2_0_fu_1505   |    0    |    8    |
|          |  src_kernel_win_2_va_9_fu_1553 |    0    |    8    |
|          | src_kernel_win_2_va_10_fu_1571 |    0    |    8    |
|          | src_kernel_win_2_va_11_fu_1589 |    0    |    8    |
|          |     p_mux_i_i_cast_fu_1759     |    0    |    8    |
|          |        p_Val2_9_fu_1773        |    0    |    8    |
|          |     p_mux_i_i1_cast_fu_1944    |    0    |    8    |
|          |        p_Val2_10_fu_1958       |    0    |    8    |
|          |     p_mux_i_i2_cast_fu_2129    |    0    |    8    |
|          |        p_Val2_11_fu_2143       |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |        p_assign_7_fu_723       |    0    |    13   |
|          |        p_assign_8_fu_743       |    0    |    12   |
|          |       row_assign_9_fu_837      |    0    |    10   |
|          |          tmp_41_fu_849         |    0    |    10   |
|          |    row_assign_9_0_1_t_fu_875   |    0    |    10   |
|          |    row_assign_9_0_2_t_fu_913   |    0    |    10   |
|          |          tmp_46_fu_919         |    0    |    10   |
|          |    row_assign_9_1_0_t_fu_945   |    0    |    10   |
|          |       p_assign_1_fu_1023       |    0    |    13   |
|          |       p_assign_2_fu_1043       |    0    |    12   |
|    sub   |        p_Val2_2_fu_1689        |    0    |    14   |
|          |          tmp8_fu_1703          |    0    |    8    |
|          |          tmp7_fu_1708          |    0    |    8    |
|          |          tmp10_fu_1714         |    0    |    15   |
|          |        p_Val2_5_fu_1874        |    0    |    14   |
|          |          tmp19_fu_1888         |    0    |    8    |
|          |          tmp18_fu_1893         |    0    |    8    |
|          |          tmp21_fu_1899         |    0    |    15   |
|          |        p_Val2_s_fu_2059        |    0    |    14   |
|          |          tmp30_fu_2073         |    0    |    8    |
|          |          tmp29_fu_2078         |    0    |    8    |
|          |          tmp32_fu_2084         |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |          tmp_7_fu_615          |    0    |    8    |
|          |        exitcond1_fu_625        |    0    |    13   |
|          |          tmp_1_fu_637          |    0    |    13   |
|          |           icmp_fu_659          |    0    |    13   |
|          |          tmp_9_fu_665          |    0    |    13   |
|          |       tmp_117_0_1_fu_671       |    0    |    13   |
|          |          tmp_2_fu_677          |    0    |    13   |
|   icmp   |          tmp_4_fu_703          |    0    |    13   |
|          |          tmp_8_fu_737          |    0    |    13   |
|          |         exitcond_fu_955        |    0    |    13   |
|          |          icmp1_fu_977          |    0    |    13   |
|          |         tmp_17_fu_1003         |    0    |    13   |
|          |         tmp_23_fu_1037         |    0    |    13   |
|          |        not_i_i_i_fu_1747       |    0    |    9    |
|          |       not_i_i_i1_fu_1932       |    0    |    9    |
|          |       not_i_i_i2_fu_2117       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |      tmp_73_0_0_not_fu_643     |    0    |    2    |
|          |           rev_fu_697           |    0    |    2    |
|          |          tmp_22_fu_843         |    0    |    2    |
|          |          tmp_48_fu_887         |    0    |    2    |
|    xor   |           rev1_fu_997          |    0    |    2    |
|          |    col_assign_2_0_t_fu_1123    |    0    |    2    |
|          |         tmp_i_i_fu_1741        |    0    |    2    |
|          |        tmp_i_i1_fu_1926        |    0    |    2    |
|          |        tmp_i_i2_fu_2111        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |      or_cond_i412_i_fu_709     |    0    |    2    |
|          |       or_cond_i_i_fu_1009      |    0    |    2    |
|    and   |        or_cond_i_fu_1091       |    0    |    2    |
|          |        overflow_fu_1753        |    0    |    2    |
|          |       overflow_1_fu_1938       |    0    |    2    |
|          |       overflow_2_fu_2123       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         brmerge_fu_1073        |    0    |    2    |
|    or    |       tmp_i_i_72_fu_1767       |    0    |    2    |
|          |       tmp_i_i1_73_fu_1952      |    0    |    2    |
|          |       tmp_i_i2_74_fu_2137      |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         grp_read_fu_378        |    0    |    0    |
|   read   |         grp_read_fu_384        |    0    |    0    |
|          |         grp_read_fu_390        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    StgValue_454_write_fu_396   |    0    |    0    |
|   write  |    StgValue_456_write_fu_403   |    0    |    0    |
|          |    StgValue_458_write_fu_410   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         t_V_cast_fu_621        |    0    |    0    |
|          |        t_V_2_cast_fu_951       |    0    |    0    |
|          |         tmp_25_fu_1078         |    0    |    0    |
|          |      OP1_V_0_cast_fu_1605      |    0    |    0    |
|          |   tmp_161_0_0_2_cast_fu_1609   |    0    |    0    |
|          |       p_shl_cast_fu_1620       |    0    |    0    |
|          |    tmp_161_0_1_cast_fu_1637    |    0    |    0    |
|          |     OP1_V_0_2_cast_fu_1646     |    0    |    0    |
|          |   tmp_161_0_2_2_cast_fu_1650   |    0    |    0    |
|          |       sum40_cast_fu_1665       |    0    |    0    |
|          |        tmp6_cast_fu_1675       |    0    |    0    |
|          |        tmp5_cast_fu_1685       |    0    |    0    |
|          |      OP1_V_1_cast_fu_1790      |    0    |    0    |
|          |   tmp_161_1_0_2_cast_fu_1794   |    0    |    0    |
|   zext   |       p_shl1_cast_fu_1805      |    0    |    0    |
|          |    tmp_161_1_1_cast_fu_1822    |    0    |    0    |
|          |     OP1_V_1_2_cast_fu_1831     |    0    |    0    |
|          |   tmp_161_1_2_2_cast_fu_1835   |    0    |    0    |
|          |       sum37_cast_fu_1850       |    0    |    0    |
|          |       tmp17_cast_fu_1860       |    0    |    0    |
|          |       tmp16_cast_fu_1870       |    0    |    0    |
|          |      OP1_V_2_cast_fu_1975      |    0    |    0    |
|          |   tmp_161_2_0_2_cast_fu_1979   |    0    |    0    |
|          |       p_shl2_cast_fu_1990      |    0    |    0    |
|          |    tmp_161_2_1_cast_fu_2007    |    0    |    0    |
|          |     OP1_V_2_2_cast_fu_2016     |    0    |    0    |
|          |   tmp_161_2_2_2_cast_fu_2020   |    0    |    0    |
|          |       sum34_cast_fu_2035       |    0    |    0    |
|          |       tmp28_cast_fu_2045       |    0    |    0    |
|          |       tmp27_cast_fu_2055       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_649           |    0    |    0    |
|          |          tmp_63_fu_967         |    0    |    0    |
|partselect|         tmp_40_fu_1731         |    0    |    0    |
|          |         tmp_55_fu_1916         |    0    |    0    |
|          |         tmp_65_fu_2101         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_10_fu_689         |    0    |    0    |
|          |          tmp_11_fu_715         |    0    |    0    |
|          |          tmp_13_fu_759         |    0    |    0    |
|          |          tmp_15_fu_767         |    0    |    0    |
|          |          tmp_18_fu_785         |    0    |    0    |
| bitselect|          tmp_19_fu_793         |    0    |    0    |
|          |          tmp_64_fu_989         |    0    |    0    |
|          |         tmp_66_fu_1015         |    0    |    0    |
|          |          isneg_fu_1695         |    0    |    0    |
|          |         isneg_1_fu_1880        |    0    |    0    |
|          |         isneg_2_fu_2065        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_12_fu_749         |    0    |    0    |
|          |          tmp_16_fu_775         |    0    |    0    |
|          |          tmp_20_fu_801         |    0    |    0    |
|          |          tmp_21_fu_805         |    0    |    0    |
|          |          tmp_24_fu_809         |    0    |    0    |
|   trunc  |          tmp_30_fu_813         |    0    |    0    |
|          |          tmp_31_fu_817         |    0    |    0    |
|          |          tmp_45_fu_855         |    0    |    0    |
|          |          tmp_53_fu_893         |    0    |    0    |
|          |          tmp_56_fu_933         |    0    |    0    |
|          |         tmp_67_fu_1069         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |         x_cast_fu_1065         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          p_shl_fu_1612         |    0    |    0    |
|          |       r_V_7_0_1_2_fu_1630      |    0    |    0    |
|bitconcatenate|         p_shl1_fu_1797         |    0    |    0    |
|          |       r_V_7_1_1_2_fu_1815      |    0    |    0    |
|          |         p_shl2_fu_1982         |    0    |    0    |
|          |       r_V_7_2_1_2_fu_2000      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_70_fu_1624         |    0    |    0    |
|          |         tmp_71_fu_1641         |    0    |    0    |
|    shl   |         tmp_76_fu_1809         |    0    |    0    |
|          |         tmp_77_fu_1826         |    0    |    0    |
|          |         tmp_82_fu_1994         |    0    |    0    |
|          |         tmp_83_fu_2011         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1284  |
|----------|--------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
|k_buf_1_val_3|    1   |    0   |    0   |
|k_buf_1_val_4|    1   |    0   |    0   |
|k_buf_1_val_5|    1   |    0   |    0   |
|k_buf_2_val_3|    1   |    0   |    0   |
|k_buf_2_val_4|    1   |    0   |    0   |
|k_buf_2_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    9   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_2576       |    1   |
|       exitcond1_reg_2489      |    1   |
|       exitcond_reg_2558       |    1   |
|          i_V_reg_2493         |   11   |
|         icmp_reg_2507         |    1   |
|          j_V_reg_2562         |   11   |
|  k_buf_0_val_3_addr_reg_2589  |   11   |
|  k_buf_0_val_4_addr_reg_2595  |   11   |
|  k_buf_0_val_5_addr_reg_2601  |   11   |
|  k_buf_1_val_3_addr_reg_2611  |   11   |
|  k_buf_1_val_4_addr_reg_2617  |   11   |
|  k_buf_1_val_5_addr_reg_2623  |   11   |
|  k_buf_2_val_3_addr_reg_2629  |   11   |
|  k_buf_2_val_4_addr_reg_2635  |   11   |
|  k_buf_2_val_5_addr_reg_2641  |   11   |
|      or_cond_i_i_reg_2567     |    1   |
|       or_cond_i_reg_2607      |    1   |
|       p_Val2_10_reg_2715      |    8   |
|       p_Val2_11_reg_2720      |    8   |
|       p_Val2_9_reg_2710       |    8   |
| right_border_buf_0_1_reg_2382 |    8   |
| right_border_buf_0_2_reg_2394 |    8   |
| right_border_buf_0_3_reg_2401 |    8   |
| right_border_buf_0_4_reg_2413 |    8   |
| right_border_buf_0_5_reg_2420 |    8   |
| right_border_buf_0_s_reg_2375 |    8   |
| right_border_buf_1_1_reg_2439 |    8   |
| right_border_buf_1_2_reg_2451 |    8   |
| right_border_buf_1_3_reg_2458 |    8   |
| right_border_buf_1_4_reg_2470 |    8   |
| right_border_buf_1_5_reg_2477 |    8   |
| right_border_buf_1_s_reg_2432 |    8   |
| right_border_buf_2_1_reg_2407 |    8   |
| right_border_buf_2_2_reg_2426 |    8   |
| right_border_buf_2_3_reg_2445 |    8   |
| right_border_buf_2_4_reg_2464 |    8   |
| right_border_buf_2_5_reg_2483 |    8   |
| right_border_buf_2_s_reg_2388 |    8   |
|  row_assign_9_0_1_t_reg_2538  |    2   |
|  row_assign_9_0_2_t_reg_2545  |    2   |
|  row_assign_9_1_0_t_reg_2552  |    2   |
|     row_assign_9_reg_2533     |    2   |
| src_kernel_win_0_va_1_reg_2273|    8   |
| src_kernel_win_0_va_2_reg_2279|    8   |
| src_kernel_win_0_va_3_reg_2285|    8   |
| src_kernel_win_0_va_4_reg_2291|    8   |
| src_kernel_win_0_va_5_reg_2297|    8   |
| src_kernel_win_0_va_6_reg_2647|    8   |
| src_kernel_win_0_va_7_reg_2654|    8   |
| src_kernel_win_0_va_8_reg_2661|    8   |
|  src_kernel_win_0_va_reg_2267 |    8   |
| src_kernel_win_1_va_1_reg_2309|    8   |
| src_kernel_win_1_va_2_reg_2315|    8   |
| src_kernel_win_1_va_3_reg_2321|    8   |
| src_kernel_win_1_va_4_reg_2327|    8   |
| src_kernel_win_1_va_5_reg_2333|    8   |
| src_kernel_win_1_va_6_reg_2668|    8   |
| src_kernel_win_1_va_7_reg_2675|    8   |
| src_kernel_win_1_va_8_reg_2682|    8   |
|  src_kernel_win_1_va_reg_2303 |    8   |
|src_kernel_win_2_va_10_reg_2696|    8   |
|src_kernel_win_2_va_11_reg_2703|    8   |
| src_kernel_win_2_va_1_reg_2345|    8   |
| src_kernel_win_2_va_2_reg_2351|    8   |
| src_kernel_win_2_va_3_reg_2357|    8   |
| src_kernel_win_2_va_4_reg_2363|    8   |
| src_kernel_win_2_va_5_reg_2369|    8   |
| src_kernel_win_2_va_9_reg_2689|    8   |
|  src_kernel_win_2_va_reg_2339 |    8   |
|         t_V_2_reg_598         |   11   |
|          t_V_reg_587          |   11   |
|      tmp_117_0_1_reg_2516     |    1   |
|         tmp_1_reg_2498        |    1   |
|         tmp_2_reg_2520        |    1   |
|         tmp_5_reg_576         |    2   |
|        tmp_67_reg_2571        |    2   |
|         tmp_6_reg_2259        |    2   |
|    tmp_73_0_0_not_reg_2502    |    1   |
|         tmp_9_reg_2512        |    1   |
+-------------------------------+--------+
|             Total             |   552  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_423 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_435 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_435 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_447 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_447 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_459 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_471 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_471 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_483 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_483 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_495 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_507 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_507 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_519 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_519 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   330  ||  26.535 ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1284  |
|   Memory  |    9   |    -   |    0   |    0   |
|Multiplexer|    -   |   26   |    -   |   135  |
|  Register |    -   |    -   |   552  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   26   |   552  |  1419  |
+-----------+--------+--------+--------+--------+
