@W: MT529 :"c:\users\monke\desktop\arquitectura\practicas\primer parcial\word00\div00.vhdl":23:1:23:2|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including W00.os01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
