// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accumulateStreamScal_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inStream_V_V_dout,
        inStream_V_V_empty_n,
        inStream_V_V_read,
        tagColValidCntStream_V_V_dout,
        tagColValidCntStream_V_V_empty_n,
        tagColValidCntStream_V_V_read,
        refTagValidCntStream_V_V_dout,
        refTagValidCntStream_V_V_empty_n,
        refTagValidCntStream_V_V_read,
        refZeroCntStream_V_V_dout,
        refZeroCntStream_V_V_empty_n,
        refZeroCntStream_V_V_read,
        outStream_V_din,
        outStream_V_full_n,
        outStream_V_write,
        OF_yStream_V_din,
        OF_yStream_V_full_n,
        OF_yStream_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [335:0] inStream_V_V_dout;
input   inStream_V_V_empty_n;
output   inStream_V_V_read;
input  [125:0] tagColValidCntStream_V_V_dout;
input   tagColValidCntStream_V_V_empty_n;
output   tagColValidCntStream_V_V_read;
input  [125:0] refTagValidCntStream_V_V_dout;
input   refTagValidCntStream_V_V_empty_n;
output   refTagValidCntStream_V_V_read;
input  [17:0] refZeroCntStream_V_V_dout;
input   refZeroCntStream_V_V_empty_n;
output   refZeroCntStream_V_V_read;
output  [15:0] outStream_V_din;
input   outStream_V_full_n;
output   outStream_V_write;
output  [7:0] OF_yStream_V_din;
input   OF_yStream_V_full_n;
output   OF_yStream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inStream_V_V_read;
reg tagColValidCntStream_V_V_read;
reg refTagValidCntStream_V_V_read;
reg refZeroCntStream_V_V_read;
reg outStream_V_write;
reg OF_yStream_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] exitcond_flatten_fu_2400_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg   [0:0] tmp_s_reg_3191;
reg   [0:0] tmp_s_reg_3191_pp0_iter4_reg;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [111:0] lastSumDataWide_V;
reg   [15:0] lastSumRefZeroCnt;
reg   [62:0] lastTagColValidCntSu_1;
reg   [62:0] lastrefTagValidCntSu_1;
reg    inStream_V_V_blk_n;
wire    ap_block_pp0_stage0;
reg    outStream_V_blk_n;
reg    OF_yStream_V_blk_n;
reg    refZeroCntStream_V_V_blk_n;
reg    tagColValidCntStream_V_V_blk_n;
reg    refTagValidCntStream_V_V_blk_n;
reg   [0:0] tmp12_reg_349;
reg   [4:0] k3_reg_363;
reg   [5:0] indvar_flatten2_reg_377;
wire   [60:0] p_01079_2_1_fu_1714_p3;
reg   [60:0] p_01079_2_1_reg_3030;
wire   [60:0] p_01069_2_1_fu_1722_p3;
reg   [60:0] p_01069_2_1_reg_3035;
wire   [111:0] p_01049_2_1_fu_1730_p3;
reg   [111:0] p_01049_2_1_reg_3040;
wire   [0:0] tmp_1460_2_fu_1766_p2;
reg   [0:0] tmp_1460_2_reg_3045;
wire   [15:0] loc_V_2_0_trunc_fu_1786_p2;
reg   [15:0] loc_V_2_0_trunc_reg_3052;
wire   [8:0] loc_V_195_2_0_trunc_fu_1810_p2;
reg   [8:0] loc_V_195_2_0_trunc_reg_3057;
wire   [8:0] loc_V_196_2_0_trunc_fu_1834_p2;
reg   [8:0] loc_V_196_2_0_trunc_reg_3062;
wire   [15:0] loc_V_2_1_trunc_fu_1860_p2;
reg   [15:0] loc_V_2_1_trunc_reg_3067;
wire   [8:0] loc_V_195_2_1_trunc_fu_1890_p2;
reg   [8:0] loc_V_195_2_1_trunc_reg_3072;
wire   [8:0] loc_V_196_2_1_trunc_fu_1920_p2;
reg   [8:0] loc_V_196_2_1_trunc_reg_3077;
wire   [15:0] loc_V_2_2_trunc_fu_1946_p2;
reg   [15:0] loc_V_2_2_trunc_reg_3082;
wire   [8:0] loc_V_195_2_2_trunc_fu_1976_p2;
reg   [8:0] loc_V_195_2_2_trunc_reg_3087;
wire   [8:0] loc_V_196_2_2_trunc_fu_2006_p2;
reg   [8:0] loc_V_196_2_2_trunc_reg_3092;
wire   [15:0] loc_V_2_3_trunc_fu_2032_p2;
reg   [15:0] loc_V_2_3_trunc_reg_3097;
wire   [8:0] loc_V_195_2_3_trunc_fu_2062_p2;
reg   [8:0] loc_V_195_2_3_trunc_reg_3102;
wire   [8:0] loc_V_196_2_3_trunc_fu_2092_p2;
reg   [8:0] loc_V_196_2_3_trunc_reg_3107;
wire   [15:0] loc_V_2_4_trunc_fu_2118_p2;
reg   [15:0] loc_V_2_4_trunc_reg_3112;
wire   [8:0] loc_V_195_2_4_trunc_fu_2148_p2;
reg   [8:0] loc_V_195_2_4_trunc_reg_3117;
wire   [8:0] loc_V_196_2_4_trunc_fu_2178_p2;
reg   [8:0] loc_V_196_2_4_trunc_reg_3122;
wire   [15:0] loc_V_2_5_trunc_fu_2204_p2;
reg   [15:0] loc_V_2_5_trunc_reg_3127;
wire   [8:0] loc_V_195_2_5_trunc_fu_2234_p2;
reg   [8:0] loc_V_195_2_5_trunc_reg_3132;
wire   [8:0] loc_V_196_2_5_trunc_fu_2264_p2;
reg   [8:0] loc_V_196_2_5_trunc_reg_3137;
wire   [15:0] loc_V_2_6_trunc_fu_2290_p2;
reg   [15:0] loc_V_2_6_trunc_reg_3142;
wire   [7:0] loc_V_195_2_6_trunc_fu_2324_p2;
reg   [7:0] loc_V_195_2_6_trunc_reg_3147;
wire   [7:0] loc_V_196_2_6_trunc_fu_2358_p2;
reg   [7:0] loc_V_196_2_6_trunc_reg_3152;
wire   [7:0] lastSumRefZeroCntTmp_4_fu_2374_p3;
reg   [7:0] lastSumRefZeroCntTmp_4_reg_3157;
wire   [4:0] k_fu_2382_p2;
reg   [4:0] k_reg_3164;
wire   [5:0] indvar_flatten_next_fu_2388_p2;
reg   [5:0] indvar_flatten_next_reg_3170;
wire   [0:0] tmp_fu_2394_p2;
reg   [0:0] tmp_reg_3175;
reg   [0:0] exitcond_flatten_reg_3180;
reg   [0:0] exitcond_flatten_reg_3180_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_3180_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_3180_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_3180_pp0_iter4_reg;
wire   [15:0] lastSumRefZeroCntTmp_5_fu_2491_p1;
reg   [15:0] lastSumRefZeroCntTmp_5_reg_3184;
wire   [0:0] tmp_s_fu_2494_p2;
reg   [0:0] tmp_s_reg_3191_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_3191_pp0_iter3_reg;
wire   [15:0] p_s_fu_2729_p3;
reg   [15:0] p_s_reg_3195;
reg   [15:0] p_s_reg_3195_pp0_iter2_reg;
wire   [15:0] p_loc_V_197_1_trunc_fu_2773_p3;
reg   [15:0] p_loc_V_197_1_trunc_reg_3200;
reg   [15:0] p_loc_V_197_1_trunc_reg_3200_pp0_iter2_reg;
wire   [15:0] p_loc_V_197_2_trunc_fu_2817_p3;
reg   [15:0] p_loc_V_197_2_trunc_reg_3205;
reg   [15:0] p_loc_V_197_2_trunc_reg_3205_pp0_iter2_reg;
wire   [15:0] grp_fu_558_p2;
reg   [15:0] loc_V_197_3_trunc_reg_3210;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] tmp_1461_3_fu_2825_p2;
reg   [15:0] tmp_1461_3_reg_3215;
wire   [0:0] tagValidCond_V_3_fu_2831_p2;
reg   [0:0] tagValidCond_V_3_reg_3221;
wire   [0:0] refTagValidCond_V_3_fu_2837_p2;
reg   [0:0] refTagValidCond_V_3_reg_3226;
wire   [15:0] grp_fu_630_p2;
reg   [15:0] loc_V_197_4_trunc_reg_3231;
wire   [0:0] tagValidCond_V_4_fu_2843_p2;
reg   [0:0] tagValidCond_V_4_reg_3236;
wire   [0:0] refTagValidCond_V_4_fu_2849_p2;
reg   [0:0] refTagValidCond_V_4_reg_3241;
wire   [15:0] grp_fu_702_p2;
reg   [15:0] loc_V_197_5_trunc_reg_3246;
wire   [0:0] tagValidCond_V_5_fu_2855_p2;
reg   [0:0] tagValidCond_V_5_reg_3251;
wire   [0:0] refTagValidCond_V_5_fu_2861_p2;
reg   [0:0] refTagValidCond_V_5_reg_3256;
wire   [15:0] grp_fu_774_p2;
reg   [15:0] loc_V_197_6_trunc_reg_3261;
wire   [0:0] tagValidCond_V_6_fu_2867_p2;
reg   [0:0] tagValidCond_V_6_reg_3266;
wire   [0:0] refTagValidCond_V_6_fu_2873_p2;
reg   [0:0] refTagValidCond_V_6_reg_3271;
wire   [15:0] p_loc_V_197_3_trunc_fu_2918_p3;
reg   [15:0] p_loc_V_197_3_trunc_reg_3276;
wire   [15:0] p_loc_V_197_4_trunc_fu_2945_p3;
reg   [15:0] p_loc_V_197_4_trunc_reg_3281;
wire   [15:0] p_loc_V_197_5_trunc_fu_2973_p3;
reg   [15:0] p_loc_V_197_5_trunc_reg_3286;
wire   [15:0] p_loc_V_197_6_trunc_fu_3001_p3;
reg   [15:0] p_loc_V_197_6_trunc_reg_3291;
reg   [15:0] outputMinData_V_reg_3296;
reg   [7:0] index_reg_3301;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [111:0] grp_minWide_fu_391_inData_V;
wire   [15:0] grp_minWide_fu_391_ap_return_0;
wire   [7:0] grp_minWide_fu_391_ap_return_1;
reg    grp_minWide_fu_391_ap_ce;
reg   [0:0] ap_phi_mux_tmp12_phi_fu_353_p6;
reg   [4:0] ap_phi_mux_k3_phi_fu_367_p6;
reg   [5:0] ap_phi_mux_indvar_flatten2_phi_fu_381_p6;
reg    ap_block_pp0_stage0_01001;
wire   [111:0] p_Result_1142_6_fu_2575_p8;
wire   [15:0] tmp_1462_6_fu_2681_p2;
wire   [62:0] p_Result_1145_6_fu_2599_p8;
wire   [62:0] p_Result_1148_6_fu_2623_p8;
wire   [111:0] p_01049_2_2_fu_2479_p3;
wire   [15:0] grp_fu_405_p4;
wire   [15:0] grp_fu_396_p4;
wire   [62:0] p_01069_2_2_fu_2466_p3;
wire   [8:0] grp_fu_429_p4;
wire   [8:0] grp_fu_420_p4;
wire   [62:0] p_01079_2_2_fu_2453_p3;
wire   [8:0] grp_fu_453_p4;
wire   [8:0] grp_fu_444_p4;
wire   [15:0] grp_fu_477_p4;
wire   [15:0] grp_fu_468_p4;
wire   [8:0] grp_fu_501_p4;
wire   [8:0] grp_fu_492_p4;
wire   [8:0] grp_fu_525_p4;
wire   [8:0] grp_fu_516_p4;
wire   [15:0] grp_fu_549_p4;
wire   [15:0] grp_fu_540_p4;
wire   [8:0] grp_fu_573_p4;
wire   [8:0] grp_fu_564_p4;
wire   [8:0] grp_fu_597_p4;
wire   [8:0] grp_fu_588_p4;
wire   [15:0] grp_fu_621_p4;
wire   [15:0] grp_fu_612_p4;
wire   [8:0] grp_fu_645_p4;
wire   [8:0] grp_fu_636_p4;
wire   [8:0] grp_fu_669_p4;
wire   [8:0] grp_fu_660_p4;
wire   [15:0] grp_fu_693_p4;
wire   [15:0] grp_fu_684_p4;
wire   [8:0] grp_fu_717_p4;
wire   [8:0] grp_fu_708_p4;
wire   [8:0] grp_fu_741_p4;
wire   [8:0] grp_fu_732_p4;
wire   [15:0] grp_fu_765_p4;
wire   [15:0] grp_fu_756_p4;
wire   [8:0] grp_fu_789_p4;
wire   [8:0] grp_fu_780_p4;
wire   [8:0] grp_fu_813_p4;
wire   [8:0] grp_fu_804_p4;
wire   [5:0] tmp_2989_fu_840_p1;
wire   [5:0] tmp_2990_fu_852_p1;
wire   [5:0] p_Result_1166_0_1_fu_864_p4;
wire   [5:0] p_Result_1169_0_1_fu_882_p4;
wire   [5:0] p_Result_1166_0_2_fu_900_p4;
wire   [5:0] p_Result_1169_0_2_fu_918_p4;
wire   [5:0] p_Result_1166_0_3_fu_936_p4;
wire   [5:0] p_Result_1169_0_3_fu_954_p4;
wire   [5:0] p_Result_1166_0_4_fu_972_p4;
wire   [5:0] p_Result_1169_0_4_fu_990_p4;
wire   [5:0] p_Result_1166_0_5_fu_1008_p4;
wire   [5:0] p_Result_1169_0_5_fu_1026_p4;
wire   [5:0] p_Result_1166_0_6_fu_1048_p4;
wire   [8:0] tmp_107_fu_1018_p1;
wire   [8:0] tmp_105_fu_982_p1;
wire   [8:0] tmp_103_fu_946_p1;
wire   [8:0] tmp_101_fu_910_p1;
wire   [8:0] tmp_99_fu_874_p1;
wire   [8:0] tmp_97_fu_844_p1;
wire   [59:0] tmp_109_fu_1058_p8;
wire   [5:0] p_Result_1169_0_6_fu_1080_p4;
wire   [8:0] tmp_108_fu_1036_p1;
wire   [8:0] tmp_106_fu_1000_p1;
wire   [8:0] tmp_104_fu_964_p1;
wire   [8:0] tmp_102_fu_928_p1;
wire   [8:0] tmp_100_fu_892_p1;
wire   [8:0] tmp_98_fu_856_p1;
wire   [59:0] tmp_110_fu_1090_p8;
wire   [5:0] tmp_2988_fu_836_p1;
wire   [4:0] k_mid2_fu_828_p3;
wire   [4:0] tmp_1459_1_fu_1126_p2;
wire   [15:0] tmp_2992_fu_1138_p1;
wire   [15:0] p_Result_1164_1_fu_1142_p4;
wire   [5:0] p_Result_1166_1_fu_1158_p4;
wire   [6:0] tmp_4317_cast_fu_848_p1;
wire   [6:0] tmp_4331_cast_fu_1168_p1;
wire   [6:0] loc_V_195_1_0_trunc_fu_1172_p2;
wire   [5:0] p_Result_1169_1_fu_1182_p4;
wire   [6:0] tmp_4318_cast_fu_860_p1;
wire   [6:0] tmp_4332_cast_fu_1192_p1;
wire   [6:0] loc_V_196_1_0_trunc_fu_1196_p2;
wire   [15:0] p_Result_1163_1_1_fu_1206_p4;
wire   [15:0] p_Result_1164_1_1_fu_1216_p4;
wire   [5:0] p_Result_1166_1_1_fu_1232_p4;
wire   [6:0] tmp_4319_cast_fu_878_p1;
wire   [6:0] tmp_4333_cast_fu_1242_p1;
wire   [6:0] loc_V_195_1_1_trunc_fu_1246_p2;
wire   [5:0] p_Result_1169_1_1_fu_1256_p4;
wire   [6:0] tmp_4320_cast_fu_896_p1;
wire   [6:0] tmp_4334_cast_fu_1266_p1;
wire   [6:0] loc_V_196_1_1_trunc_fu_1270_p2;
wire   [15:0] p_Result_1163_1_2_fu_1280_p4;
wire   [15:0] p_Result_1164_1_2_fu_1290_p4;
wire   [5:0] p_Result_1166_1_2_fu_1306_p4;
wire   [6:0] tmp_4321_cast_fu_914_p1;
wire   [6:0] tmp_4335_cast_fu_1316_p1;
wire   [6:0] loc_V_195_1_2_trunc_fu_1320_p2;
wire   [5:0] p_Result_1169_1_2_fu_1330_p4;
wire   [6:0] tmp_4322_cast_fu_932_p1;
wire   [6:0] tmp_4336_cast_fu_1340_p1;
wire   [6:0] loc_V_196_1_2_trunc_fu_1344_p2;
wire   [15:0] p_Result_1163_1_3_fu_1354_p4;
wire   [15:0] p_Result_1164_1_3_fu_1364_p4;
wire   [5:0] p_Result_1166_1_3_fu_1380_p4;
wire   [6:0] tmp_4323_cast_fu_950_p1;
wire   [6:0] tmp_4337_cast_fu_1390_p1;
wire   [6:0] loc_V_195_1_3_trunc_fu_1394_p2;
wire   [5:0] p_Result_1169_1_3_fu_1404_p4;
wire   [6:0] tmp_4324_cast_fu_968_p1;
wire   [6:0] tmp_4338_cast_fu_1414_p1;
wire   [6:0] loc_V_196_1_3_trunc_fu_1418_p2;
wire   [15:0] p_Result_1163_1_4_fu_1428_p4;
wire   [15:0] p_Result_1164_1_4_fu_1438_p4;
wire   [5:0] p_Result_1166_1_4_fu_1454_p4;
wire   [6:0] tmp_4325_cast_fu_986_p1;
wire   [6:0] tmp_4339_cast_fu_1464_p1;
wire   [6:0] loc_V_195_1_4_trunc_fu_1468_p2;
wire   [5:0] p_Result_1169_1_4_fu_1478_p4;
wire   [6:0] tmp_4326_cast_fu_1004_p1;
wire   [6:0] tmp_4340_cast_fu_1488_p1;
wire   [6:0] loc_V_196_1_4_trunc_fu_1492_p2;
wire   [15:0] p_Result_1163_1_5_fu_1502_p4;
wire   [15:0] p_Result_1164_1_5_fu_1512_p4;
wire   [5:0] p_Result_1166_1_5_fu_1528_p4;
wire   [6:0] tmp_4327_cast_fu_1022_p1;
wire   [6:0] tmp_4341_cast_fu_1538_p1;
wire   [6:0] loc_V_195_1_5_trunc_fu_1542_p2;
wire   [5:0] p_Result_1169_1_5_fu_1552_p4;
wire   [6:0] tmp_4328_cast_fu_1040_p1;
wire   [6:0] tmp_4342_cast_fu_1562_p1;
wire   [6:0] loc_V_196_1_5_trunc_fu_1566_p2;
wire   [15:0] p_Result_1163_1_6_fu_1576_p4;
wire   [15:0] p_Result_1164_1_6_fu_1586_p4;
wire   [15:0] loc_V_1_6_trunc_fu_1596_p2;
wire   [15:0] loc_V_1_5_trunc_fu_1522_p2;
wire   [15:0] loc_V_1_4_trunc_fu_1448_p2;
wire   [15:0] loc_V_1_3_trunc_fu_1374_p2;
wire   [15:0] loc_V_1_2_trunc_fu_1300_p2;
wire   [15:0] loc_V_1_1_trunc_fu_1226_p2;
wire   [15:0] loc_V_1_0_trunc_fu_1152_p2;
wire   [5:0] p_Result_1166_1_6_fu_1620_p4;
wire   [6:0] p_Result_1167_1_6_s_fu_1630_p1;
wire   [6:0] tmp_4343_cast_fu_1634_p1;
wire   [6:0] loc_V_195_1_6_trunc_fu_1638_p2;
wire   [8:0] loc_V_195_1_5_trunc_s_fu_1548_p1;
wire   [8:0] loc_V_195_1_4_trunc_s_fu_1474_p1;
wire   [8:0] loc_V_195_1_3_trunc_s_fu_1400_p1;
wire   [8:0] loc_V_195_1_2_trunc_s_fu_1326_p1;
wire   [8:0] loc_V_195_1_1_trunc_s_fu_1252_p1;
wire   [8:0] loc_V_195_1_0_trunc_s_fu_1178_p1;
wire   [5:0] p_Result_1169_1_6_fu_1662_p4;
wire   [6:0] p_Result_1170_1_6_s_fu_1672_p1;
wire   [6:0] tmp_4344_cast_fu_1676_p1;
wire   [6:0] loc_V_196_1_6_trunc_fu_1680_p2;
wire   [8:0] loc_V_196_1_5_trunc_s_fu_1572_p1;
wire   [8:0] loc_V_196_1_4_trunc_s_fu_1498_p1;
wire   [8:0] loc_V_196_1_3_trunc_s_fu_1424_p1;
wire   [8:0] loc_V_196_1_2_trunc_s_fu_1350_p1;
wire   [8:0] loc_V_196_1_1_trunc_s_fu_1276_p1;
wire   [8:0] loc_V_196_1_0_trunc_s_fu_1202_p1;
wire   [5:0] p_Result_1162_1_fu_1116_p4;
wire   [6:0] tmp_1464_cast_fu_1112_p1;
wire   [6:0] tmp_1464_1_cast_fu_1704_p1;
wire   [0:0] tmp_1460_1_fu_1132_p2;
wire   [60:0] tmp_166_fu_1686_p8;
wire   [60:0] p_Result_1171_0_6_s_fu_1108_p1;
wire   [60:0] tmp_165_fu_1644_p8;
wire   [60:0] p_Result_1168_0_6_s_fu_1076_p1;
wire   [111:0] p_Result_1165_1_6_fu_1602_p8;
wire   [111:0] tmp_2991_fu_1044_p1;
wire   [6:0] lastSumRefZeroCntTmp_fu_1708_p2;
wire   [6:0] lastSumRefZeroCntTmp_1_fu_1738_p3;
wire   [4:0] tmp_1459_2_fu_1760_p2;
wire   [15:0] p_Result_1164_2_fu_1776_p4;
wire   [15:0] tmp_2993_fu_1772_p1;
wire   [5:0] p_Result_1166_2_fu_1792_p4;
wire   [8:0] tmp_111_fu_1806_p1;
wire   [8:0] tmp_2994_fu_1802_p1;
wire   [5:0] p_Result_1169_2_fu_1816_p4;
wire   [8:0] tmp_112_fu_1830_p1;
wire   [8:0] tmp_2995_fu_1826_p1;
wire   [15:0] p_Result_1164_2_1_fu_1850_p4;
wire   [15:0] p_Result_1163_2_1_fu_1840_p4;
wire   [5:0] p_Result_1166_2_1_fu_1866_p4;
wire   [8:0] tmp_113_fu_1886_p1;
wire   [8:0] p_Result_1167_2_1_fu_1876_p4;
wire   [5:0] p_Result_1169_2_1_fu_1896_p4;
wire   [8:0] tmp_114_fu_1916_p1;
wire   [8:0] p_Result_1170_2_1_fu_1906_p4;
wire   [15:0] p_Result_1164_2_2_fu_1936_p4;
wire   [15:0] p_Result_1163_2_2_fu_1926_p4;
wire   [5:0] p_Result_1166_2_2_fu_1952_p4;
wire   [8:0] tmp_115_fu_1972_p1;
wire   [8:0] p_Result_1167_2_2_fu_1962_p4;
wire   [5:0] p_Result_1169_2_2_fu_1982_p4;
wire   [8:0] tmp_116_fu_2002_p1;
wire   [8:0] p_Result_1170_2_2_fu_1992_p4;
wire   [15:0] p_Result_1164_2_3_fu_2022_p4;
wire   [15:0] p_Result_1163_2_3_fu_2012_p4;
wire   [5:0] p_Result_1166_2_3_fu_2038_p4;
wire   [8:0] tmp_117_fu_2058_p1;
wire   [8:0] p_Result_1167_2_3_fu_2048_p4;
wire   [5:0] p_Result_1169_2_3_fu_2068_p4;
wire   [8:0] tmp_118_fu_2088_p1;
wire   [8:0] p_Result_1170_2_3_fu_2078_p4;
wire   [15:0] p_Result_1164_2_4_fu_2108_p4;
wire   [15:0] p_Result_1163_2_4_fu_2098_p4;
wire   [5:0] p_Result_1166_2_4_fu_2124_p4;
wire   [8:0] tmp_119_fu_2144_p1;
wire   [8:0] p_Result_1167_2_4_fu_2134_p4;
wire   [5:0] p_Result_1169_2_4_fu_2154_p4;
wire   [8:0] tmp_120_fu_2174_p1;
wire   [8:0] p_Result_1170_2_4_fu_2164_p4;
wire   [15:0] p_Result_1164_2_5_fu_2194_p4;
wire   [15:0] p_Result_1163_2_5_fu_2184_p4;
wire   [5:0] p_Result_1166_2_5_fu_2210_p4;
wire   [8:0] tmp_121_fu_2230_p1;
wire   [8:0] p_Result_1167_2_5_fu_2220_p4;
wire   [5:0] p_Result_1169_2_5_fu_2240_p4;
wire   [8:0] tmp_122_fu_2260_p1;
wire   [8:0] p_Result_1170_2_5_fu_2250_p4;
wire   [15:0] p_Result_1164_2_6_fu_2280_p4;
wire   [15:0] p_Result_1163_2_6_fu_2270_p4;
wire   [6:0] tmp_2996_fu_2296_p4;
wire   [5:0] tmp_2997_fu_2310_p4;
wire   [7:0] tmp_123_cast_fu_2320_p1;
wire   [7:0] p_Result_1167_2_6_s_fu_2306_p1;
wire   [6:0] tmp_2999_fu_2330_p4;
wire   [5:0] tmp_3000_fu_2344_p4;
wire   [7:0] tmp_124_cast_fu_2354_p1;
wire   [7:0] p_Result_1170_2_6_s_fu_2340_p1;
wire   [5:0] p_Result_1162_2_fu_1750_p4;
wire   [7:0] tmp_1464_2_cast_fu_2364_p1;
wire   [7:0] lastSumRefZeroCntTmp_2_fu_1746_p1;
wire   [7:0] lastSumRefZeroCntTmp_3_fu_2368_p2;
wire   [61:0] tmp_2998_fu_2423_p8;
wire   [61:0] tmp_3001_fu_2438_p8;
wire   [62:0] p_Result_1171_2_6_fu_2449_p1;
wire   [62:0] p_01079_2_1_cast_fu_2406_p1;
wire   [62:0] p_Result_1168_2_6_fu_2434_p1;
wire   [62:0] p_01069_2_1_cast_fu_2409_p1;
wire   [111:0] p_Result_1165_2_6_fu_2412_p8;
wire   [15:0] tmp_3003_fu_2513_p1;
wire   [15:0] tmp_3002_fu_2509_p1;
wire   [8:0] tmp_3005_fu_2537_p1;
wire   [8:0] tmp_3004_fu_2533_p1;
wire   [8:0] tmp_3007_fu_2561_p1;
wire   [8:0] tmp_3006_fu_2557_p1;
wire   [15:0] grp_fu_486_p2;
wire   [15:0] grp_fu_414_p2;
wire   [15:0] loc_V_197_0_trunc_fu_2517_p2;
wire   [8:0] grp_fu_798_p2;
wire   [8:0] grp_fu_726_p2;
wire   [8:0] grp_fu_654_p2;
wire   [8:0] grp_fu_582_p2;
wire   [8:0] grp_fu_510_p2;
wire   [8:0] grp_fu_438_p2;
wire   [8:0] loc_V_198_0_trunc_fu_2541_p2;
wire   [8:0] grp_fu_822_p2;
wire   [8:0] grp_fu_750_p2;
wire   [8:0] grp_fu_678_p2;
wire   [8:0] grp_fu_606_p2;
wire   [8:0] grp_fu_534_p2;
wire   [8:0] grp_fu_462_p2;
wire   [8:0] loc_V_199_0_trunc_fu_2565_p2;
wire   [8:0] tmp10_fu_2653_p3;
wire   [15:0] tmp9_fu_2647_p2;
wire   [15:0] tmp10_cast_fu_2660_p1;
wire   [9:0] tmp11_fu_2670_p3;
wire   [15:0] tmp8_fu_2664_p2;
wire   [15:0] tmp11_cast_fu_2677_p1;
wire   [15:0] tmp_125_fu_2693_p2;
wire   [0:0] tagValidCond_V_fu_2705_p2;
wire   [0:0] refTagValidCond_V_fu_2711_p2;
wire   [0:0] tmp1_fu_2717_p2;
wire   [0:0] refValidCond_V_fu_2699_p2;
wire   [0:0] r_V_5_fu_2723_p2;
wire   [15:0] tmp_1461_1_fu_2737_p2;
wire   [0:0] tagValidCond_V_1_fu_2749_p2;
wire   [0:0] refTagValidCond_V_1_fu_2755_p2;
wire   [0:0] tmp2_fu_2761_p2;
wire   [0:0] refValidCond_V_1_fu_2743_p2;
wire   [0:0] r_V_173_1_fu_2767_p2;
wire   [15:0] tmp_1461_2_fu_2781_p2;
wire   [0:0] tagValidCond_V_2_fu_2793_p2;
wire   [0:0] refTagValidCond_V_2_fu_2799_p2;
wire   [0:0] tmp3_fu_2805_p2;
wire   [0:0] refValidCond_V_2_fu_2787_p2;
wire   [0:0] r_V_173_2_fu_2811_p2;
wire   [0:0] tmp4_fu_2908_p2;
wire   [0:0] refValidCond_V_3_fu_2903_p2;
wire   [0:0] r_V_173_3_fu_2912_p2;
wire   [15:0] tmp_1461_4_fu_2925_p2;
wire   [0:0] tmp5_fu_2935_p2;
wire   [0:0] refValidCond_V_4_fu_2929_p2;
wire   [0:0] r_V_173_4_fu_2939_p2;
wire   [15:0] tmp_1461_5_fu_2952_p2;
wire   [0:0] tmp6_fu_2963_p2;
wire   [0:0] refValidCond_V_5_fu_2957_p2;
wire   [0:0] r_V_173_5_fu_2967_p2;
wire   [15:0] tmp_1461_6_fu_2980_p2;
wire   [0:0] tmp7_fu_2991_p2;
wire   [0:0] refValidCond_V_6_fu_2985_p2;
wire   [0:0] r_V_173_6_fu_2995_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_269;
reg    ap_condition_206;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 lastSumDataWide_V = 112'd0;
#0 lastSumRefZeroCnt = 16'd0;
#0 lastTagColValidCntSu_1 = 63'd0;
#0 lastrefTagValidCntSu_1 = 63'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

minWide grp_minWide_fu_391(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .inData_V(grp_minWide_fu_391_inData_V),
    .ap_return_0(grp_minWide_fu_391_ap_return_0),
    .ap_return_1(grp_minWide_fu_391_ap_return_1),
    .ap_ce(grp_minWide_fu_391_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_3180 == 1'd0))) begin
        indvar_flatten2_reg_377 <= indvar_flatten_next_reg_3170;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3180 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        indvar_flatten2_reg_377 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_3180 == 1'd0))) begin
        k3_reg_363 <= k_reg_3164;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3180 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        k3_reg_363 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_206)) begin
        if ((tmp_s_fu_2494_p2 == 1'd1)) begin
            lastSumDataWide_V <= 112'd0;
        end else if ((tmp_s_fu_2494_p2 == 1'd0)) begin
            lastSumDataWide_V <= p_Result_1142_6_fu_2575_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_206)) begin
        if ((tmp_s_fu_2494_p2 == 1'd1)) begin
            lastSumRefZeroCnt <= 16'd0;
        end else if ((tmp_s_fu_2494_p2 == 1'd0)) begin
            lastSumRefZeroCnt <= tmp_1462_6_fu_2681_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_206)) begin
        if ((tmp_s_fu_2494_p2 == 1'd1)) begin
            lastTagColValidCntSu_1 <= 63'd0;
        end else if ((tmp_s_fu_2494_p2 == 1'd0)) begin
            lastTagColValidCntSu_1 <= p_Result_1145_6_fu_2599_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_206)) begin
        if ((tmp_s_fu_2494_p2 == 1'd1)) begin
            lastrefTagValidCntSu_1 <= 63'd0;
        end else if ((tmp_s_fu_2494_p2 == 1'd0)) begin
            lastrefTagValidCntSu_1 <= p_Result_1148_6_fu_2623_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_3180 == 1'd0))) begin
        tmp12_reg_349 <= tmp_reg_3175;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3180 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        tmp12_reg_349 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_3180 <= exitcond_flatten_fu_2400_p2;
        exitcond_flatten_reg_3180_pp0_iter1_reg <= exitcond_flatten_reg_3180;
        lastSumRefZeroCntTmp_4_reg_3157 <= lastSumRefZeroCntTmp_4_fu_2374_p3;
        lastSumRefZeroCntTmp_5_reg_3184[7 : 0] <= lastSumRefZeroCntTmp_5_fu_2491_p1[7 : 0];
        loc_V_195_2_0_trunc_reg_3057 <= loc_V_195_2_0_trunc_fu_1810_p2;
        loc_V_195_2_1_trunc_reg_3072 <= loc_V_195_2_1_trunc_fu_1890_p2;
        loc_V_195_2_2_trunc_reg_3087 <= loc_V_195_2_2_trunc_fu_1976_p2;
        loc_V_195_2_3_trunc_reg_3102 <= loc_V_195_2_3_trunc_fu_2062_p2;
        loc_V_195_2_4_trunc_reg_3117 <= loc_V_195_2_4_trunc_fu_2148_p2;
        loc_V_195_2_5_trunc_reg_3132 <= loc_V_195_2_5_trunc_fu_2234_p2;
        loc_V_195_2_6_trunc_reg_3147 <= loc_V_195_2_6_trunc_fu_2324_p2;
        loc_V_196_2_0_trunc_reg_3062 <= loc_V_196_2_0_trunc_fu_1834_p2;
        loc_V_196_2_1_trunc_reg_3077 <= loc_V_196_2_1_trunc_fu_1920_p2;
        loc_V_196_2_2_trunc_reg_3092 <= loc_V_196_2_2_trunc_fu_2006_p2;
        loc_V_196_2_3_trunc_reg_3107 <= loc_V_196_2_3_trunc_fu_2092_p2;
        loc_V_196_2_4_trunc_reg_3122 <= loc_V_196_2_4_trunc_fu_2178_p2;
        loc_V_196_2_5_trunc_reg_3137 <= loc_V_196_2_5_trunc_fu_2264_p2;
        loc_V_196_2_6_trunc_reg_3152 <= loc_V_196_2_6_trunc_fu_2358_p2;
        loc_V_2_0_trunc_reg_3052 <= loc_V_2_0_trunc_fu_1786_p2;
        loc_V_2_1_trunc_reg_3067 <= loc_V_2_1_trunc_fu_1860_p2;
        loc_V_2_2_trunc_reg_3082 <= loc_V_2_2_trunc_fu_1946_p2;
        loc_V_2_3_trunc_reg_3097 <= loc_V_2_3_trunc_fu_2032_p2;
        loc_V_2_4_trunc_reg_3112 <= loc_V_2_4_trunc_fu_2118_p2;
        loc_V_2_5_trunc_reg_3127 <= loc_V_2_5_trunc_fu_2204_p2;
        loc_V_2_6_trunc_reg_3142 <= loc_V_2_6_trunc_fu_2290_p2;
        p_01049_2_1_reg_3040 <= p_01049_2_1_fu_1730_p3;
        p_01069_2_1_reg_3035[6 : 0] <= p_01069_2_1_fu_1722_p3[6 : 0];
p_01069_2_1_reg_3035[15 : 9] <= p_01069_2_1_fu_1722_p3[15 : 9];
p_01069_2_1_reg_3035[24 : 18] <= p_01069_2_1_fu_1722_p3[24 : 18];
p_01069_2_1_reg_3035[33 : 27] <= p_01069_2_1_fu_1722_p3[33 : 27];
p_01069_2_1_reg_3035[42 : 36] <= p_01069_2_1_fu_1722_p3[42 : 36];
p_01069_2_1_reg_3035[51 : 45] <= p_01069_2_1_fu_1722_p3[51 : 45];
p_01069_2_1_reg_3035[60 : 54] <= p_01069_2_1_fu_1722_p3[60 : 54];
        p_01079_2_1_reg_3030[6 : 0] <= p_01079_2_1_fu_1714_p3[6 : 0];
p_01079_2_1_reg_3030[15 : 9] <= p_01079_2_1_fu_1714_p3[15 : 9];
p_01079_2_1_reg_3030[24 : 18] <= p_01079_2_1_fu_1714_p3[24 : 18];
p_01079_2_1_reg_3030[33 : 27] <= p_01079_2_1_fu_1714_p3[33 : 27];
p_01079_2_1_reg_3030[42 : 36] <= p_01079_2_1_fu_1714_p3[42 : 36];
p_01079_2_1_reg_3030[51 : 45] <= p_01079_2_1_fu_1714_p3[51 : 45];
p_01079_2_1_reg_3030[60 : 54] <= p_01079_2_1_fu_1714_p3[60 : 54];
        tmp_1460_2_reg_3045 <= tmp_1460_2_fu_1766_p2;
        tmp_s_reg_3191 <= tmp_s_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_3180_pp0_iter2_reg <= exitcond_flatten_reg_3180_pp0_iter1_reg;
        exitcond_flatten_reg_3180_pp0_iter3_reg <= exitcond_flatten_reg_3180_pp0_iter2_reg;
        exitcond_flatten_reg_3180_pp0_iter4_reg <= exitcond_flatten_reg_3180_pp0_iter3_reg;
        p_loc_V_197_1_trunc_reg_3200_pp0_iter2_reg <= p_loc_V_197_1_trunc_reg_3200;
        p_loc_V_197_2_trunc_reg_3205_pp0_iter2_reg <= p_loc_V_197_2_trunc_reg_3205;
        p_s_reg_3195_pp0_iter2_reg <= p_s_reg_3195;
        tmp_s_reg_3191_pp0_iter2_reg <= tmp_s_reg_3191;
        tmp_s_reg_3191_pp0_iter3_reg <= tmp_s_reg_3191_pp0_iter2_reg;
        tmp_s_reg_3191_pp0_iter4_reg <= tmp_s_reg_3191_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_3191_pp0_iter3_reg == 1'd1))) begin
        index_reg_3301 <= grp_minWide_fu_391_ap_return_1;
        outputMinData_V_reg_3296 <= grp_minWide_fu_391_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_3170 <= indvar_flatten_next_fu_2388_p2;
        k_reg_3164 <= k_fu_2382_p2;
        tmp_reg_3175 <= tmp_fu_2394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_2494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        loc_V_197_3_trunc_reg_3210 <= grp_fu_558_p2;
        loc_V_197_4_trunc_reg_3231 <= grp_fu_630_p2;
        loc_V_197_5_trunc_reg_3246 <= grp_fu_702_p2;
        loc_V_197_6_trunc_reg_3261 <= grp_fu_774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_2494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_loc_V_197_1_trunc_reg_3200 <= p_loc_V_197_1_trunc_fu_2773_p3;
        p_loc_V_197_2_trunc_reg_3205 <= p_loc_V_197_2_trunc_fu_2817_p3;
        p_s_reg_3195 <= p_s_fu_2729_p3;
        refTagValidCond_V_3_reg_3226 <= refTagValidCond_V_3_fu_2837_p2;
        refTagValidCond_V_4_reg_3241 <= refTagValidCond_V_4_fu_2849_p2;
        refTagValidCond_V_5_reg_3256 <= refTagValidCond_V_5_fu_2861_p2;
        refTagValidCond_V_6_reg_3271 <= refTagValidCond_V_6_fu_2873_p2;
        tagValidCond_V_3_reg_3221 <= tagValidCond_V_3_fu_2831_p2;
        tagValidCond_V_4_reg_3236 <= tagValidCond_V_4_fu_2843_p2;
        tagValidCond_V_5_reg_3251 <= tagValidCond_V_5_fu_2855_p2;
        tagValidCond_V_6_reg_3266 <= tagValidCond_V_6_fu_2867_p2;
        tmp_1461_3_reg_3215 <= tmp_1461_3_fu_2825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_3191 == 1'd1))) begin
        p_loc_V_197_3_trunc_reg_3276 <= p_loc_V_197_3_trunc_fu_2918_p3;
        p_loc_V_197_4_trunc_reg_3281 <= p_loc_V_197_4_trunc_fu_2945_p3;
        p_loc_V_197_5_trunc_reg_3286 <= p_loc_V_197_5_trunc_fu_2973_p3;
        p_loc_V_197_6_trunc_reg_3291 <= p_loc_V_197_6_trunc_fu_3001_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        OF_yStream_V_blk_n = OF_yStream_V_full_n;
    end else begin
        OF_yStream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        OF_yStream_V_write = 1'b1;
    end else begin
        OF_yStream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_3180_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_269)) begin
        if ((exitcond_flatten_reg_3180 == 1'd1)) begin
            ap_phi_mux_indvar_flatten2_phi_fu_381_p6 = 6'd0;
        end else if ((exitcond_flatten_reg_3180 == 1'd0)) begin
            ap_phi_mux_indvar_flatten2_phi_fu_381_p6 = indvar_flatten_next_reg_3170;
        end else begin
            ap_phi_mux_indvar_flatten2_phi_fu_381_p6 = indvar_flatten2_reg_377;
        end
    end else begin
        ap_phi_mux_indvar_flatten2_phi_fu_381_p6 = indvar_flatten2_reg_377;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_269)) begin
        if ((exitcond_flatten_reg_3180 == 1'd1)) begin
            ap_phi_mux_k3_phi_fu_367_p6 = 5'd0;
        end else if ((exitcond_flatten_reg_3180 == 1'd0)) begin
            ap_phi_mux_k3_phi_fu_367_p6 = k_reg_3164;
        end else begin
            ap_phi_mux_k3_phi_fu_367_p6 = k3_reg_363;
        end
    end else begin
        ap_phi_mux_k3_phi_fu_367_p6 = k3_reg_363;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_269)) begin
        if ((exitcond_flatten_reg_3180 == 1'd1)) begin
            ap_phi_mux_tmp12_phi_fu_353_p6 = 1'd1;
        end else if ((exitcond_flatten_reg_3180 == 1'd0)) begin
            ap_phi_mux_tmp12_phi_fu_353_p6 = tmp_reg_3175;
        end else begin
            ap_phi_mux_tmp12_phi_fu_353_p6 = tmp12_reg_349;
        end
    end else begin
        ap_phi_mux_tmp12_phi_fu_353_p6 = tmp12_reg_349;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_2400_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_minWide_fu_391_ap_ce = 1'b1;
    end else begin
        grp_minWide_fu_391_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_V_V_blk_n = inStream_V_V_empty_n;
    end else begin
        inStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream_V_V_read = 1'b1;
    end else begin
        inStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        outStream_V_blk_n = outStream_V_full_n;
    end else begin
        outStream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        outStream_V_write = 1'b1;
    end else begin
        outStream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refTagValidCntStream_V_V_blk_n = refTagValidCntStream_V_V_empty_n;
    end else begin
        refTagValidCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refTagValidCntStream_V_V_read = 1'b1;
    end else begin
        refTagValidCntStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refZeroCntStream_V_V_blk_n = refZeroCntStream_V_V_empty_n;
    end else begin
        refZeroCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        refZeroCntStream_V_V_read = 1'b1;
    end else begin
        refZeroCntStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tagColValidCntStream_V_V_blk_n = tagColValidCntStream_V_V_empty_n;
    end else begin
        tagColValidCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tagColValidCntStream_V_V_read = 1'b1;
    end else begin
        tagColValidCntStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OF_yStream_V_din = index_reg_3301;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((1'b0 == OF_yStream_V_full_n) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1)) | ((outStream_V_full_n == 1'b0) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1)))) | ((ap_start == 1'b1) & ((refZeroCntStream_V_V_empty_n == 1'b0) | (refTagValidCntStream_V_V_empty_n == 1'b0) | (tagColValidCntStream_V_V_empty_n == 1'b0) | (inStream_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((1'b0 == OF_yStream_V_full_n) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1)) | ((outStream_V_full_n == 1'b0) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1)))) | ((ap_start == 1'b1) & ((refZeroCntStream_V_V_empty_n == 1'b0) | (refTagValidCntStream_V_V_empty_n == 1'b0) | (tagColValidCntStream_V_V_empty_n == 1'b0) | (inStream_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((1'b0 == OF_yStream_V_full_n) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1)) | ((outStream_V_full_n == 1'b0) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1)))) | ((ap_start == 1'b1) & ((refZeroCntStream_V_V_empty_n == 1'b0) | (refTagValidCntStream_V_V_empty_n == 1'b0) | (tagColValidCntStream_V_V_empty_n == 1'b0) | (inStream_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((refZeroCntStream_V_V_empty_n == 1'b0) | (refTagValidCntStream_V_V_empty_n == 1'b0) | (tagColValidCntStream_V_V_empty_n == 1'b0) | (inStream_V_V_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (((1'b0 == OF_yStream_V_full_n) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1)) | ((outStream_V_full_n == 1'b0) & (tmp_s_reg_3191_pp0_iter4_reg == 1'd1)));
end

always @ (*) begin
    ap_condition_206 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_269 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign exitcond_flatten_fu_2400_p2 = ((ap_phi_mux_indvar_flatten2_phi_fu_381_p6 == 6'd62) ? 1'b1 : 1'b0);

assign grp_fu_396_p4 = {{lastSumDataWide_V[31:16]}};

assign grp_fu_405_p4 = {{p_01049_2_2_fu_2479_p3[31:16]}};

assign grp_fu_414_p2 = (grp_fu_405_p4 + grp_fu_396_p4);

assign grp_fu_420_p4 = {{lastTagColValidCntSu_1[17:9]}};

assign grp_fu_429_p4 = {{p_01069_2_2_fu_2466_p3[17:9]}};

assign grp_fu_438_p2 = (grp_fu_429_p4 + grp_fu_420_p4);

assign grp_fu_444_p4 = {{lastrefTagValidCntSu_1[17:9]}};

assign grp_fu_453_p4 = {{p_01079_2_2_fu_2453_p3[17:9]}};

assign grp_fu_462_p2 = (grp_fu_453_p4 + grp_fu_444_p4);

assign grp_fu_468_p4 = {{lastSumDataWide_V[47:32]}};

assign grp_fu_477_p4 = {{p_01049_2_2_fu_2479_p3[47:32]}};

assign grp_fu_486_p2 = (grp_fu_477_p4 + grp_fu_468_p4);

assign grp_fu_492_p4 = {{lastTagColValidCntSu_1[26:18]}};

assign grp_fu_501_p4 = {{p_01069_2_2_fu_2466_p3[26:18]}};

assign grp_fu_510_p2 = (grp_fu_501_p4 + grp_fu_492_p4);

assign grp_fu_516_p4 = {{lastrefTagValidCntSu_1[26:18]}};

assign grp_fu_525_p4 = {{p_01079_2_2_fu_2453_p3[26:18]}};

assign grp_fu_534_p2 = (grp_fu_525_p4 + grp_fu_516_p4);

assign grp_fu_540_p4 = {{lastSumDataWide_V[63:48]}};

assign grp_fu_549_p4 = {{p_01049_2_2_fu_2479_p3[63:48]}};

assign grp_fu_558_p2 = (grp_fu_549_p4 + grp_fu_540_p4);

assign grp_fu_564_p4 = {{lastTagColValidCntSu_1[35:27]}};

assign grp_fu_573_p4 = {{p_01069_2_2_fu_2466_p3[35:27]}};

assign grp_fu_582_p2 = (grp_fu_573_p4 + grp_fu_564_p4);

assign grp_fu_588_p4 = {{lastrefTagValidCntSu_1[35:27]}};

assign grp_fu_597_p4 = {{p_01079_2_2_fu_2453_p3[35:27]}};

assign grp_fu_606_p2 = (grp_fu_597_p4 + grp_fu_588_p4);

assign grp_fu_612_p4 = {{lastSumDataWide_V[79:64]}};

assign grp_fu_621_p4 = {{p_01049_2_2_fu_2479_p3[79:64]}};

assign grp_fu_630_p2 = (grp_fu_621_p4 + grp_fu_612_p4);

assign grp_fu_636_p4 = {{lastTagColValidCntSu_1[44:36]}};

assign grp_fu_645_p4 = {{p_01069_2_2_fu_2466_p3[44:36]}};

assign grp_fu_654_p2 = (grp_fu_645_p4 + grp_fu_636_p4);

assign grp_fu_660_p4 = {{lastrefTagValidCntSu_1[44:36]}};

assign grp_fu_669_p4 = {{p_01079_2_2_fu_2453_p3[44:36]}};

assign grp_fu_678_p2 = (grp_fu_669_p4 + grp_fu_660_p4);

assign grp_fu_684_p4 = {{lastSumDataWide_V[95:80]}};

assign grp_fu_693_p4 = {{p_01049_2_2_fu_2479_p3[95:80]}};

assign grp_fu_702_p2 = (grp_fu_693_p4 + grp_fu_684_p4);

assign grp_fu_708_p4 = {{lastTagColValidCntSu_1[53:45]}};

assign grp_fu_717_p4 = {{p_01069_2_2_fu_2466_p3[53:45]}};

assign grp_fu_726_p2 = (grp_fu_717_p4 + grp_fu_708_p4);

assign grp_fu_732_p4 = {{lastrefTagValidCntSu_1[53:45]}};

assign grp_fu_741_p4 = {{p_01079_2_2_fu_2453_p3[53:45]}};

assign grp_fu_750_p2 = (grp_fu_741_p4 + grp_fu_732_p4);

assign grp_fu_756_p4 = {{lastSumDataWide_V[111:96]}};

assign grp_fu_765_p4 = {{p_01049_2_2_fu_2479_p3[111:96]}};

assign grp_fu_774_p2 = (grp_fu_765_p4 + grp_fu_756_p4);

assign grp_fu_780_p4 = {{lastTagColValidCntSu_1[62:54]}};

assign grp_fu_789_p4 = {{p_01069_2_2_fu_2466_p3[62:54]}};

assign grp_fu_798_p2 = (grp_fu_789_p4 + grp_fu_780_p4);

assign grp_fu_804_p4 = {{lastrefTagValidCntSu_1[62:54]}};

assign grp_fu_813_p4 = {{p_01079_2_2_fu_2453_p3[62:54]}};

assign grp_fu_822_p2 = (grp_fu_813_p4 + grp_fu_804_p4);

assign grp_minWide_fu_391_inData_V = {{{{{{{p_loc_V_197_6_trunc_reg_3291}, {p_loc_V_197_5_trunc_reg_3286}}, {p_loc_V_197_4_trunc_reg_3281}}, {p_loc_V_197_3_trunc_reg_3276}}, {p_loc_V_197_2_trunc_reg_3205_pp0_iter2_reg}}, {p_loc_V_197_1_trunc_reg_3200_pp0_iter2_reg}}, {p_s_reg_3195_pp0_iter2_reg}};

assign indvar_flatten_next_fu_2388_p2 = (6'd1 + ap_phi_mux_indvar_flatten2_phi_fu_381_p6);

assign k_fu_2382_p2 = (5'd3 + k_mid2_fu_828_p3);

assign k_mid2_fu_828_p3 = ((ap_phi_mux_tmp12_phi_fu_353_p6[0:0] === 1'b1) ? ap_phi_mux_k3_phi_fu_367_p6 : 5'd0);

assign lastSumRefZeroCntTmp_1_fu_1738_p3 = ((tmp_1460_1_fu_1132_p2[0:0] === 1'b1) ? lastSumRefZeroCntTmp_fu_1708_p2 : tmp_1464_cast_fu_1112_p1);

assign lastSumRefZeroCntTmp_2_fu_1746_p1 = lastSumRefZeroCntTmp_1_fu_1738_p3;

assign lastSumRefZeroCntTmp_3_fu_2368_p2 = (tmp_1464_2_cast_fu_2364_p1 + lastSumRefZeroCntTmp_2_fu_1746_p1);

assign lastSumRefZeroCntTmp_4_fu_2374_p3 = ((tmp_1460_2_fu_1766_p2[0:0] === 1'b1) ? lastSumRefZeroCntTmp_3_fu_2368_p2 : lastSumRefZeroCntTmp_2_fu_1746_p1);

assign lastSumRefZeroCntTmp_5_fu_2491_p1 = lastSumRefZeroCntTmp_4_reg_3157;

assign lastSumRefZeroCntTmp_fu_1708_p2 = (tmp_1464_cast_fu_1112_p1 + tmp_1464_1_cast_fu_1704_p1);

assign loc_V_195_1_0_trunc_fu_1172_p2 = (tmp_4317_cast_fu_848_p1 + tmp_4331_cast_fu_1168_p1);

assign loc_V_195_1_0_trunc_s_fu_1178_p1 = loc_V_195_1_0_trunc_fu_1172_p2;

assign loc_V_195_1_1_trunc_fu_1246_p2 = (tmp_4319_cast_fu_878_p1 + tmp_4333_cast_fu_1242_p1);

assign loc_V_195_1_1_trunc_s_fu_1252_p1 = loc_V_195_1_1_trunc_fu_1246_p2;

assign loc_V_195_1_2_trunc_fu_1320_p2 = (tmp_4321_cast_fu_914_p1 + tmp_4335_cast_fu_1316_p1);

assign loc_V_195_1_2_trunc_s_fu_1326_p1 = loc_V_195_1_2_trunc_fu_1320_p2;

assign loc_V_195_1_3_trunc_fu_1394_p2 = (tmp_4323_cast_fu_950_p1 + tmp_4337_cast_fu_1390_p1);

assign loc_V_195_1_3_trunc_s_fu_1400_p1 = loc_V_195_1_3_trunc_fu_1394_p2;

assign loc_V_195_1_4_trunc_fu_1468_p2 = (tmp_4325_cast_fu_986_p1 + tmp_4339_cast_fu_1464_p1);

assign loc_V_195_1_4_trunc_s_fu_1474_p1 = loc_V_195_1_4_trunc_fu_1468_p2;

assign loc_V_195_1_5_trunc_fu_1542_p2 = (tmp_4327_cast_fu_1022_p1 + tmp_4341_cast_fu_1538_p1);

assign loc_V_195_1_5_trunc_s_fu_1548_p1 = loc_V_195_1_5_trunc_fu_1542_p2;

assign loc_V_195_1_6_trunc_fu_1638_p2 = (p_Result_1167_1_6_s_fu_1630_p1 + tmp_4343_cast_fu_1634_p1);

assign loc_V_195_2_0_trunc_fu_1810_p2 = (tmp_111_fu_1806_p1 + tmp_2994_fu_1802_p1);

assign loc_V_195_2_1_trunc_fu_1890_p2 = (tmp_113_fu_1886_p1 + p_Result_1167_2_1_fu_1876_p4);

assign loc_V_195_2_2_trunc_fu_1976_p2 = (tmp_115_fu_1972_p1 + p_Result_1167_2_2_fu_1962_p4);

assign loc_V_195_2_3_trunc_fu_2062_p2 = (tmp_117_fu_2058_p1 + p_Result_1167_2_3_fu_2048_p4);

assign loc_V_195_2_4_trunc_fu_2148_p2 = (tmp_119_fu_2144_p1 + p_Result_1167_2_4_fu_2134_p4);

assign loc_V_195_2_5_trunc_fu_2234_p2 = (tmp_121_fu_2230_p1 + p_Result_1167_2_5_fu_2220_p4);

assign loc_V_195_2_6_trunc_fu_2324_p2 = (tmp_123_cast_fu_2320_p1 + p_Result_1167_2_6_s_fu_2306_p1);

assign loc_V_196_1_0_trunc_fu_1196_p2 = (tmp_4318_cast_fu_860_p1 + tmp_4332_cast_fu_1192_p1);

assign loc_V_196_1_0_trunc_s_fu_1202_p1 = loc_V_196_1_0_trunc_fu_1196_p2;

assign loc_V_196_1_1_trunc_fu_1270_p2 = (tmp_4320_cast_fu_896_p1 + tmp_4334_cast_fu_1266_p1);

assign loc_V_196_1_1_trunc_s_fu_1276_p1 = loc_V_196_1_1_trunc_fu_1270_p2;

assign loc_V_196_1_2_trunc_fu_1344_p2 = (tmp_4322_cast_fu_932_p1 + tmp_4336_cast_fu_1340_p1);

assign loc_V_196_1_2_trunc_s_fu_1350_p1 = loc_V_196_1_2_trunc_fu_1344_p2;

assign loc_V_196_1_3_trunc_fu_1418_p2 = (tmp_4324_cast_fu_968_p1 + tmp_4338_cast_fu_1414_p1);

assign loc_V_196_1_3_trunc_s_fu_1424_p1 = loc_V_196_1_3_trunc_fu_1418_p2;

assign loc_V_196_1_4_trunc_fu_1492_p2 = (tmp_4326_cast_fu_1004_p1 + tmp_4340_cast_fu_1488_p1);

assign loc_V_196_1_4_trunc_s_fu_1498_p1 = loc_V_196_1_4_trunc_fu_1492_p2;

assign loc_V_196_1_5_trunc_fu_1566_p2 = (tmp_4328_cast_fu_1040_p1 + tmp_4342_cast_fu_1562_p1);

assign loc_V_196_1_5_trunc_s_fu_1572_p1 = loc_V_196_1_5_trunc_fu_1566_p2;

assign loc_V_196_1_6_trunc_fu_1680_p2 = (p_Result_1170_1_6_s_fu_1672_p1 + tmp_4344_cast_fu_1676_p1);

assign loc_V_196_2_0_trunc_fu_1834_p2 = (tmp_112_fu_1830_p1 + tmp_2995_fu_1826_p1);

assign loc_V_196_2_1_trunc_fu_1920_p2 = (tmp_114_fu_1916_p1 + p_Result_1170_2_1_fu_1906_p4);

assign loc_V_196_2_2_trunc_fu_2006_p2 = (tmp_116_fu_2002_p1 + p_Result_1170_2_2_fu_1992_p4);

assign loc_V_196_2_3_trunc_fu_2092_p2 = (tmp_118_fu_2088_p1 + p_Result_1170_2_3_fu_2078_p4);

assign loc_V_196_2_4_trunc_fu_2178_p2 = (tmp_120_fu_2174_p1 + p_Result_1170_2_4_fu_2164_p4);

assign loc_V_196_2_5_trunc_fu_2264_p2 = (tmp_122_fu_2260_p1 + p_Result_1170_2_5_fu_2250_p4);

assign loc_V_196_2_6_trunc_fu_2358_p2 = (tmp_124_cast_fu_2354_p1 + p_Result_1170_2_6_s_fu_2340_p1);

assign loc_V_197_0_trunc_fu_2517_p2 = (tmp_3003_fu_2513_p1 + tmp_3002_fu_2509_p1);

assign loc_V_198_0_trunc_fu_2541_p2 = (tmp_3005_fu_2537_p1 + tmp_3004_fu_2533_p1);

assign loc_V_199_0_trunc_fu_2565_p2 = (tmp_3007_fu_2561_p1 + tmp_3006_fu_2557_p1);

assign loc_V_1_0_trunc_fu_1152_p2 = (tmp_2992_fu_1138_p1 + p_Result_1164_1_fu_1142_p4);

assign loc_V_1_1_trunc_fu_1226_p2 = (p_Result_1163_1_1_fu_1206_p4 + p_Result_1164_1_1_fu_1216_p4);

assign loc_V_1_2_trunc_fu_1300_p2 = (p_Result_1163_1_2_fu_1280_p4 + p_Result_1164_1_2_fu_1290_p4);

assign loc_V_1_3_trunc_fu_1374_p2 = (p_Result_1163_1_3_fu_1354_p4 + p_Result_1164_1_3_fu_1364_p4);

assign loc_V_1_4_trunc_fu_1448_p2 = (p_Result_1163_1_4_fu_1428_p4 + p_Result_1164_1_4_fu_1438_p4);

assign loc_V_1_5_trunc_fu_1522_p2 = (p_Result_1163_1_5_fu_1502_p4 + p_Result_1164_1_5_fu_1512_p4);

assign loc_V_1_6_trunc_fu_1596_p2 = (p_Result_1163_1_6_fu_1576_p4 + p_Result_1164_1_6_fu_1586_p4);

assign loc_V_2_0_trunc_fu_1786_p2 = (p_Result_1164_2_fu_1776_p4 + tmp_2993_fu_1772_p1);

assign loc_V_2_1_trunc_fu_1860_p2 = (p_Result_1164_2_1_fu_1850_p4 + p_Result_1163_2_1_fu_1840_p4);

assign loc_V_2_2_trunc_fu_1946_p2 = (p_Result_1164_2_2_fu_1936_p4 + p_Result_1163_2_2_fu_1926_p4);

assign loc_V_2_3_trunc_fu_2032_p2 = (p_Result_1164_2_3_fu_2022_p4 + p_Result_1163_2_3_fu_2012_p4);

assign loc_V_2_4_trunc_fu_2118_p2 = (p_Result_1164_2_4_fu_2108_p4 + p_Result_1163_2_4_fu_2098_p4);

assign loc_V_2_5_trunc_fu_2204_p2 = (p_Result_1164_2_5_fu_2194_p4 + p_Result_1163_2_5_fu_2184_p4);

assign loc_V_2_6_trunc_fu_2290_p2 = (p_Result_1164_2_6_fu_2280_p4 + p_Result_1163_2_6_fu_2270_p4);

assign outStream_V_din = outputMinData_V_reg_3296;

assign p_01049_2_1_fu_1730_p3 = ((tmp_1460_1_fu_1132_p2[0:0] === 1'b1) ? p_Result_1165_1_6_fu_1602_p8 : tmp_2991_fu_1044_p1);

assign p_01049_2_2_fu_2479_p3 = ((tmp_1460_2_reg_3045[0:0] === 1'b1) ? p_Result_1165_2_6_fu_2412_p8 : p_01049_2_1_reg_3040);

assign p_01069_2_1_cast_fu_2409_p1 = p_01069_2_1_reg_3035;

assign p_01069_2_1_fu_1722_p3 = ((tmp_1460_1_fu_1132_p2[0:0] === 1'b1) ? tmp_165_fu_1644_p8 : p_Result_1168_0_6_s_fu_1076_p1);

assign p_01069_2_2_fu_2466_p3 = ((tmp_1460_2_reg_3045[0:0] === 1'b1) ? p_Result_1168_2_6_fu_2434_p1 : p_01069_2_1_cast_fu_2409_p1);

assign p_01079_2_1_cast_fu_2406_p1 = p_01079_2_1_reg_3030;

assign p_01079_2_1_fu_1714_p3 = ((tmp_1460_1_fu_1132_p2[0:0] === 1'b1) ? tmp_166_fu_1686_p8 : p_Result_1171_0_6_s_fu_1108_p1);

assign p_01079_2_2_fu_2453_p3 = ((tmp_1460_2_reg_3045[0:0] === 1'b1) ? p_Result_1171_2_6_fu_2449_p1 : p_01079_2_1_cast_fu_2406_p1);

assign p_Result_1142_6_fu_2575_p8 = {{{{{{{grp_fu_774_p2}, {grp_fu_702_p2}}, {grp_fu_630_p2}}, {grp_fu_558_p2}}, {grp_fu_486_p2}}, {grp_fu_414_p2}}, {loc_V_197_0_trunc_fu_2517_p2}};

assign p_Result_1145_6_fu_2599_p8 = {{{{{{{grp_fu_798_p2}, {grp_fu_726_p2}}, {grp_fu_654_p2}}, {grp_fu_582_p2}}, {grp_fu_510_p2}}, {grp_fu_438_p2}}, {loc_V_198_0_trunc_fu_2541_p2}};

assign p_Result_1148_6_fu_2623_p8 = {{{{{{{grp_fu_822_p2}, {grp_fu_750_p2}}, {grp_fu_678_p2}}, {grp_fu_606_p2}}, {grp_fu_534_p2}}, {grp_fu_462_p2}}, {loc_V_199_0_trunc_fu_2565_p2}};

assign p_Result_1162_1_fu_1116_p4 = {{refZeroCntStream_V_V_dout[11:6]}};

assign p_Result_1162_2_fu_1750_p4 = {{refZeroCntStream_V_V_dout[17:12]}};

assign p_Result_1163_1_1_fu_1206_p4 = {{inStream_V_V_dout[31:16]}};

assign p_Result_1163_1_2_fu_1280_p4 = {{inStream_V_V_dout[47:32]}};

assign p_Result_1163_1_3_fu_1354_p4 = {{inStream_V_V_dout[63:48]}};

assign p_Result_1163_1_4_fu_1428_p4 = {{inStream_V_V_dout[79:64]}};

assign p_Result_1163_1_5_fu_1502_p4 = {{inStream_V_V_dout[95:80]}};

assign p_Result_1163_1_6_fu_1576_p4 = {{inStream_V_V_dout[111:96]}};

assign p_Result_1163_2_1_fu_1840_p4 = {{p_01049_2_1_fu_1730_p3[31:16]}};

assign p_Result_1163_2_2_fu_1926_p4 = {{p_01049_2_1_fu_1730_p3[47:32]}};

assign p_Result_1163_2_3_fu_2012_p4 = {{p_01049_2_1_fu_1730_p3[63:48]}};

assign p_Result_1163_2_4_fu_2098_p4 = {{p_01049_2_1_fu_1730_p3[79:64]}};

assign p_Result_1163_2_5_fu_2184_p4 = {{p_01049_2_1_fu_1730_p3[95:80]}};

assign p_Result_1163_2_6_fu_2270_p4 = {{p_01049_2_1_fu_1730_p3[111:96]}};

assign p_Result_1164_1_1_fu_1216_p4 = {{inStream_V_V_dout[143:128]}};

assign p_Result_1164_1_2_fu_1290_p4 = {{inStream_V_V_dout[159:144]}};

assign p_Result_1164_1_3_fu_1364_p4 = {{inStream_V_V_dout[175:160]}};

assign p_Result_1164_1_4_fu_1438_p4 = {{inStream_V_V_dout[191:176]}};

assign p_Result_1164_1_5_fu_1512_p4 = {{inStream_V_V_dout[207:192]}};

assign p_Result_1164_1_6_fu_1586_p4 = {{inStream_V_V_dout[223:208]}};

assign p_Result_1164_1_fu_1142_p4 = {{inStream_V_V_dout[127:112]}};

assign p_Result_1164_2_1_fu_1850_p4 = {{inStream_V_V_dout[255:240]}};

assign p_Result_1164_2_2_fu_1936_p4 = {{inStream_V_V_dout[271:256]}};

assign p_Result_1164_2_3_fu_2022_p4 = {{inStream_V_V_dout[287:272]}};

assign p_Result_1164_2_4_fu_2108_p4 = {{inStream_V_V_dout[303:288]}};

assign p_Result_1164_2_5_fu_2194_p4 = {{inStream_V_V_dout[319:304]}};

assign p_Result_1164_2_6_fu_2280_p4 = {{inStream_V_V_dout[335:320]}};

assign p_Result_1164_2_fu_1776_p4 = {{inStream_V_V_dout[239:224]}};

assign p_Result_1165_1_6_fu_1602_p8 = {{{{{{{loc_V_1_6_trunc_fu_1596_p2}, {loc_V_1_5_trunc_fu_1522_p2}}, {loc_V_1_4_trunc_fu_1448_p2}}, {loc_V_1_3_trunc_fu_1374_p2}}, {loc_V_1_2_trunc_fu_1300_p2}}, {loc_V_1_1_trunc_fu_1226_p2}}, {loc_V_1_0_trunc_fu_1152_p2}};

assign p_Result_1165_2_6_fu_2412_p8 = {{{{{{{loc_V_2_6_trunc_reg_3142}, {loc_V_2_5_trunc_reg_3127}}, {loc_V_2_4_trunc_reg_3112}}, {loc_V_2_3_trunc_reg_3097}}, {loc_V_2_2_trunc_reg_3082}}, {loc_V_2_1_trunc_reg_3067}}, {loc_V_2_0_trunc_reg_3052}};

assign p_Result_1166_0_1_fu_864_p4 = {{tagColValidCntStream_V_V_dout[11:6]}};

assign p_Result_1166_0_2_fu_900_p4 = {{tagColValidCntStream_V_V_dout[17:12]}};

assign p_Result_1166_0_3_fu_936_p4 = {{tagColValidCntStream_V_V_dout[23:18]}};

assign p_Result_1166_0_4_fu_972_p4 = {{tagColValidCntStream_V_V_dout[29:24]}};

assign p_Result_1166_0_5_fu_1008_p4 = {{tagColValidCntStream_V_V_dout[35:30]}};

assign p_Result_1166_0_6_fu_1048_p4 = {{tagColValidCntStream_V_V_dout[41:36]}};

assign p_Result_1166_1_1_fu_1232_p4 = {{tagColValidCntStream_V_V_dout[53:48]}};

assign p_Result_1166_1_2_fu_1306_p4 = {{tagColValidCntStream_V_V_dout[59:54]}};

assign p_Result_1166_1_3_fu_1380_p4 = {{tagColValidCntStream_V_V_dout[65:60]}};

assign p_Result_1166_1_4_fu_1454_p4 = {{tagColValidCntStream_V_V_dout[71:66]}};

assign p_Result_1166_1_5_fu_1528_p4 = {{tagColValidCntStream_V_V_dout[77:72]}};

assign p_Result_1166_1_6_fu_1620_p4 = {{tagColValidCntStream_V_V_dout[83:78]}};

assign p_Result_1166_1_fu_1158_p4 = {{tagColValidCntStream_V_V_dout[47:42]}};

assign p_Result_1166_2_1_fu_1866_p4 = {{tagColValidCntStream_V_V_dout[95:90]}};

assign p_Result_1166_2_2_fu_1952_p4 = {{tagColValidCntStream_V_V_dout[101:96]}};

assign p_Result_1166_2_3_fu_2038_p4 = {{tagColValidCntStream_V_V_dout[107:102]}};

assign p_Result_1166_2_4_fu_2124_p4 = {{tagColValidCntStream_V_V_dout[113:108]}};

assign p_Result_1166_2_5_fu_2210_p4 = {{tagColValidCntStream_V_V_dout[119:114]}};

assign p_Result_1166_2_fu_1792_p4 = {{tagColValidCntStream_V_V_dout[89:84]}};

assign p_Result_1167_1_6_s_fu_1630_p1 = p_Result_1166_0_6_fu_1048_p4;

assign p_Result_1167_2_1_fu_1876_p4 = {{p_01069_2_1_fu_1722_p3[17:9]}};

assign p_Result_1167_2_2_fu_1962_p4 = {{p_01069_2_1_fu_1722_p3[26:18]}};

assign p_Result_1167_2_3_fu_2048_p4 = {{p_01069_2_1_fu_1722_p3[35:27]}};

assign p_Result_1167_2_4_fu_2134_p4 = {{p_01069_2_1_fu_1722_p3[44:36]}};

assign p_Result_1167_2_5_fu_2220_p4 = {{p_01069_2_1_fu_1722_p3[53:45]}};

assign p_Result_1167_2_6_s_fu_2306_p1 = tmp_2996_fu_2296_p4;

assign p_Result_1168_0_6_s_fu_1076_p1 = tmp_109_fu_1058_p8;

assign p_Result_1168_2_6_fu_2434_p1 = tmp_2998_fu_2423_p8;

assign p_Result_1169_0_1_fu_882_p4 = {{refTagValidCntStream_V_V_dout[11:6]}};

assign p_Result_1169_0_2_fu_918_p4 = {{refTagValidCntStream_V_V_dout[17:12]}};

assign p_Result_1169_0_3_fu_954_p4 = {{refTagValidCntStream_V_V_dout[23:18]}};

assign p_Result_1169_0_4_fu_990_p4 = {{refTagValidCntStream_V_V_dout[29:24]}};

assign p_Result_1169_0_5_fu_1026_p4 = {{refTagValidCntStream_V_V_dout[35:30]}};

assign p_Result_1169_0_6_fu_1080_p4 = {{refTagValidCntStream_V_V_dout[41:36]}};

assign p_Result_1169_1_1_fu_1256_p4 = {{refTagValidCntStream_V_V_dout[53:48]}};

assign p_Result_1169_1_2_fu_1330_p4 = {{refTagValidCntStream_V_V_dout[59:54]}};

assign p_Result_1169_1_3_fu_1404_p4 = {{refTagValidCntStream_V_V_dout[65:60]}};

assign p_Result_1169_1_4_fu_1478_p4 = {{refTagValidCntStream_V_V_dout[71:66]}};

assign p_Result_1169_1_5_fu_1552_p4 = {{refTagValidCntStream_V_V_dout[77:72]}};

assign p_Result_1169_1_6_fu_1662_p4 = {{refTagValidCntStream_V_V_dout[83:78]}};

assign p_Result_1169_1_fu_1182_p4 = {{refTagValidCntStream_V_V_dout[47:42]}};

assign p_Result_1169_2_1_fu_1896_p4 = {{refTagValidCntStream_V_V_dout[95:90]}};

assign p_Result_1169_2_2_fu_1982_p4 = {{refTagValidCntStream_V_V_dout[101:96]}};

assign p_Result_1169_2_3_fu_2068_p4 = {{refTagValidCntStream_V_V_dout[107:102]}};

assign p_Result_1169_2_4_fu_2154_p4 = {{refTagValidCntStream_V_V_dout[113:108]}};

assign p_Result_1169_2_5_fu_2240_p4 = {{refTagValidCntStream_V_V_dout[119:114]}};

assign p_Result_1169_2_fu_1816_p4 = {{refTagValidCntStream_V_V_dout[89:84]}};

assign p_Result_1170_1_6_s_fu_1672_p1 = p_Result_1169_0_6_fu_1080_p4;

assign p_Result_1170_2_1_fu_1906_p4 = {{p_01079_2_1_fu_1714_p3[17:9]}};

assign p_Result_1170_2_2_fu_1992_p4 = {{p_01079_2_1_fu_1714_p3[26:18]}};

assign p_Result_1170_2_3_fu_2078_p4 = {{p_01079_2_1_fu_1714_p3[35:27]}};

assign p_Result_1170_2_4_fu_2164_p4 = {{p_01079_2_1_fu_1714_p3[44:36]}};

assign p_Result_1170_2_5_fu_2250_p4 = {{p_01079_2_1_fu_1714_p3[53:45]}};

assign p_Result_1170_2_6_s_fu_2340_p1 = tmp_2999_fu_2330_p4;

assign p_Result_1171_0_6_s_fu_1108_p1 = tmp_110_fu_1090_p8;

assign p_Result_1171_2_6_fu_2449_p1 = tmp_3001_fu_2438_p8;

assign p_loc_V_197_1_trunc_fu_2773_p3 = ((r_V_173_1_fu_2767_p2[0:0] === 1'b1) ? 16'd32767 : grp_fu_414_p2);

assign p_loc_V_197_2_trunc_fu_2817_p3 = ((r_V_173_2_fu_2811_p2[0:0] === 1'b1) ? 16'd32767 : grp_fu_486_p2);

assign p_loc_V_197_3_trunc_fu_2918_p3 = ((r_V_173_3_fu_2912_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_197_3_trunc_reg_3210);

assign p_loc_V_197_4_trunc_fu_2945_p3 = ((r_V_173_4_fu_2939_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_197_4_trunc_reg_3231);

assign p_loc_V_197_5_trunc_fu_2973_p3 = ((r_V_173_5_fu_2967_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_197_5_trunc_reg_3246);

assign p_loc_V_197_6_trunc_fu_3001_p3 = ((r_V_173_6_fu_2995_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_197_6_trunc_reg_3261);

assign p_s_fu_2729_p3 = ((r_V_5_fu_2723_p2[0:0] === 1'b1) ? 16'd32767 : loc_V_197_0_trunc_fu_2517_p2);

assign r_V_173_1_fu_2767_p2 = (tmp2_fu_2761_p2 | refValidCond_V_1_fu_2743_p2);

assign r_V_173_2_fu_2811_p2 = (tmp3_fu_2805_p2 | refValidCond_V_2_fu_2787_p2);

assign r_V_173_3_fu_2912_p2 = (tmp4_fu_2908_p2 | refValidCond_V_3_fu_2903_p2);

assign r_V_173_4_fu_2939_p2 = (tmp5_fu_2935_p2 | refValidCond_V_4_fu_2929_p2);

assign r_V_173_5_fu_2967_p2 = (tmp6_fu_2963_p2 | refValidCond_V_5_fu_2957_p2);

assign r_V_173_6_fu_2995_p2 = (tmp7_fu_2991_p2 | refValidCond_V_6_fu_2985_p2);

assign r_V_5_fu_2723_p2 = (tmp1_fu_2717_p2 | refValidCond_V_fu_2699_p2);

assign refTagValidCond_V_1_fu_2755_p2 = ((grp_fu_462_p2 < 9'd6) ? 1'b1 : 1'b0);

assign refTagValidCond_V_2_fu_2799_p2 = ((grp_fu_534_p2 < 9'd6) ? 1'b1 : 1'b0);

assign refTagValidCond_V_3_fu_2837_p2 = ((grp_fu_606_p2 < 9'd6) ? 1'b1 : 1'b0);

assign refTagValidCond_V_4_fu_2849_p2 = ((grp_fu_678_p2 < 9'd6) ? 1'b1 : 1'b0);

assign refTagValidCond_V_5_fu_2861_p2 = ((grp_fu_750_p2 < 9'd6) ? 1'b1 : 1'b0);

assign refTagValidCond_V_6_fu_2873_p2 = ((grp_fu_822_p2 < 9'd6) ? 1'b1 : 1'b0);

assign refTagValidCond_V_fu_2711_p2 = ((loc_V_199_0_trunc_fu_2565_p2 < 9'd6) ? 1'b1 : 1'b0);

assign refValidCond_V_1_fu_2743_p2 = ((tmp_1461_1_fu_2737_p2 < 16'd6) ? 1'b1 : 1'b0);

assign refValidCond_V_2_fu_2787_p2 = ((tmp_1461_2_fu_2781_p2 < 16'd6) ? 1'b1 : 1'b0);

assign refValidCond_V_3_fu_2903_p2 = ((tmp_1461_3_reg_3215 < 16'd6) ? 1'b1 : 1'b0);

assign refValidCond_V_4_fu_2929_p2 = ((tmp_1461_4_fu_2925_p2 < 16'd6) ? 1'b1 : 1'b0);

assign refValidCond_V_5_fu_2957_p2 = ((tmp_1461_5_fu_2952_p2 < 16'd6) ? 1'b1 : 1'b0);

assign refValidCond_V_6_fu_2985_p2 = ((tmp_1461_6_fu_2980_p2 < 16'd6) ? 1'b1 : 1'b0);

assign refValidCond_V_fu_2699_p2 = ((tmp_125_fu_2693_p2 < 16'd6) ? 1'b1 : 1'b0);

assign tagValidCond_V_1_fu_2749_p2 = ((grp_fu_438_p2 < 9'd6) ? 1'b1 : 1'b0);

assign tagValidCond_V_2_fu_2793_p2 = ((grp_fu_510_p2 < 9'd6) ? 1'b1 : 1'b0);

assign tagValidCond_V_3_fu_2831_p2 = ((grp_fu_582_p2 < 9'd6) ? 1'b1 : 1'b0);

assign tagValidCond_V_4_fu_2843_p2 = ((grp_fu_654_p2 < 9'd6) ? 1'b1 : 1'b0);

assign tagValidCond_V_5_fu_2855_p2 = ((grp_fu_726_p2 < 9'd6) ? 1'b1 : 1'b0);

assign tagValidCond_V_6_fu_2867_p2 = ((grp_fu_798_p2 < 9'd6) ? 1'b1 : 1'b0);

assign tagValidCond_V_fu_2705_p2 = ((loc_V_198_0_trunc_fu_2541_p2 < 9'd6) ? 1'b1 : 1'b0);

assign tmp10_cast_fu_2660_p1 = tmp10_fu_2653_p3;

assign tmp10_fu_2653_p3 = {{lastSumRefZeroCntTmp_4_reg_3157}, {1'd0}};

assign tmp11_cast_fu_2677_p1 = tmp11_fu_2670_p3;

assign tmp11_fu_2670_p3 = {{lastSumRefZeroCntTmp_4_reg_3157}, {2'd0}};

assign tmp1_fu_2717_p2 = (tagValidCond_V_fu_2705_p2 | refTagValidCond_V_fu_2711_p2);

assign tmp2_fu_2761_p2 = (tagValidCond_V_1_fu_2749_p2 | refTagValidCond_V_1_fu_2755_p2);

assign tmp3_fu_2805_p2 = (tagValidCond_V_2_fu_2793_p2 | refTagValidCond_V_2_fu_2799_p2);

assign tmp4_fu_2908_p2 = (tagValidCond_V_3_reg_3221 | refTagValidCond_V_3_reg_3226);

assign tmp5_fu_2935_p2 = (tagValidCond_V_4_reg_3236 | refTagValidCond_V_4_reg_3241);

assign tmp6_fu_2963_p2 = (tagValidCond_V_5_reg_3251 | refTagValidCond_V_5_reg_3256);

assign tmp7_fu_2991_p2 = (tagValidCond_V_6_reg_3266 | refTagValidCond_V_6_reg_3271);

assign tmp8_fu_2664_p2 = (tmp9_fu_2647_p2 + tmp10_cast_fu_2660_p1);

assign tmp9_fu_2647_p2 = (lastSumRefZeroCntTmp_5_fu_2491_p1 + lastSumRefZeroCnt);

assign tmp_100_fu_892_p1 = p_Result_1169_0_1_fu_882_p4;

assign tmp_101_fu_910_p1 = p_Result_1166_0_2_fu_900_p4;

assign tmp_102_fu_928_p1 = p_Result_1169_0_2_fu_918_p4;

assign tmp_103_fu_946_p1 = p_Result_1166_0_3_fu_936_p4;

assign tmp_104_fu_964_p1 = p_Result_1169_0_3_fu_954_p4;

assign tmp_105_fu_982_p1 = p_Result_1166_0_4_fu_972_p4;

assign tmp_106_fu_1000_p1 = p_Result_1169_0_4_fu_990_p4;

assign tmp_107_fu_1018_p1 = p_Result_1166_0_5_fu_1008_p4;

assign tmp_108_fu_1036_p1 = p_Result_1169_0_5_fu_1026_p4;

assign tmp_109_fu_1058_p8 = {{{{{{{p_Result_1166_0_6_fu_1048_p4}, {tmp_107_fu_1018_p1}}, {tmp_105_fu_982_p1}}, {tmp_103_fu_946_p1}}, {tmp_101_fu_910_p1}}, {tmp_99_fu_874_p1}}, {tmp_97_fu_844_p1}};

assign tmp_110_fu_1090_p8 = {{{{{{{p_Result_1169_0_6_fu_1080_p4}, {tmp_108_fu_1036_p1}}, {tmp_106_fu_1000_p1}}, {tmp_104_fu_964_p1}}, {tmp_102_fu_928_p1}}, {tmp_100_fu_892_p1}}, {tmp_98_fu_856_p1}};

assign tmp_111_fu_1806_p1 = p_Result_1166_2_fu_1792_p4;

assign tmp_112_fu_1830_p1 = p_Result_1169_2_fu_1816_p4;

assign tmp_113_fu_1886_p1 = p_Result_1166_2_1_fu_1866_p4;

assign tmp_114_fu_1916_p1 = p_Result_1169_2_1_fu_1896_p4;

assign tmp_115_fu_1972_p1 = p_Result_1166_2_2_fu_1952_p4;

assign tmp_116_fu_2002_p1 = p_Result_1169_2_2_fu_1982_p4;

assign tmp_117_fu_2058_p1 = p_Result_1166_2_3_fu_2038_p4;

assign tmp_118_fu_2088_p1 = p_Result_1169_2_3_fu_2068_p4;

assign tmp_119_fu_2144_p1 = p_Result_1166_2_4_fu_2124_p4;

assign tmp_120_fu_2174_p1 = p_Result_1169_2_4_fu_2154_p4;

assign tmp_121_fu_2230_p1 = p_Result_1166_2_5_fu_2210_p4;

assign tmp_122_fu_2260_p1 = p_Result_1169_2_5_fu_2240_p4;

assign tmp_123_cast_fu_2320_p1 = tmp_2997_fu_2310_p4;

assign tmp_124_cast_fu_2354_p1 = tmp_3000_fu_2344_p4;

assign tmp_125_fu_2693_p2 = (lastSumRefZeroCnt + lastSumRefZeroCntTmp_5_fu_2491_p1);

assign tmp_1459_1_fu_1126_p2 = (5'd1 + k_mid2_fu_828_p3);

assign tmp_1459_2_fu_1760_p2 = (5'd2 + k_mid2_fu_828_p3);

assign tmp_1460_1_fu_1132_p2 = ((tmp_1459_1_fu_1126_p2 < 5'd25) ? 1'b1 : 1'b0);

assign tmp_1460_2_fu_1766_p2 = ((tmp_1459_2_fu_1760_p2 < 5'd25) ? 1'b1 : 1'b0);

assign tmp_1461_1_fu_2737_p2 = (tmp_125_fu_2693_p2 + lastSumRefZeroCntTmp_5_fu_2491_p1);

assign tmp_1461_2_fu_2781_p2 = (tmp_1461_1_fu_2737_p2 + lastSumRefZeroCntTmp_5_fu_2491_p1);

assign tmp_1461_3_fu_2825_p2 = (tmp_1461_2_fu_2781_p2 + lastSumRefZeroCntTmp_5_fu_2491_p1);

assign tmp_1461_4_fu_2925_p2 = (tmp_1461_3_reg_3215 + lastSumRefZeroCntTmp_5_reg_3184);

assign tmp_1461_5_fu_2952_p2 = (tmp_1461_4_fu_2925_p2 + lastSumRefZeroCntTmp_5_reg_3184);

assign tmp_1461_6_fu_2980_p2 = (tmp_1461_5_fu_2952_p2 + lastSumRefZeroCntTmp_5_reg_3184);

assign tmp_1462_6_fu_2681_p2 = (tmp8_fu_2664_p2 + tmp11_cast_fu_2677_p1);

assign tmp_1464_1_cast_fu_1704_p1 = p_Result_1162_1_fu_1116_p4;

assign tmp_1464_2_cast_fu_2364_p1 = p_Result_1162_2_fu_1750_p4;

assign tmp_1464_cast_fu_1112_p1 = tmp_2988_fu_836_p1;

assign tmp_165_fu_1644_p8 = {{{{{{{loc_V_195_1_6_trunc_fu_1638_p2}, {loc_V_195_1_5_trunc_s_fu_1548_p1}}, {loc_V_195_1_4_trunc_s_fu_1474_p1}}, {loc_V_195_1_3_trunc_s_fu_1400_p1}}, {loc_V_195_1_2_trunc_s_fu_1326_p1}}, {loc_V_195_1_1_trunc_s_fu_1252_p1}}, {loc_V_195_1_0_trunc_s_fu_1178_p1}};

assign tmp_166_fu_1686_p8 = {{{{{{{loc_V_196_1_6_trunc_fu_1680_p2}, {loc_V_196_1_5_trunc_s_fu_1572_p1}}, {loc_V_196_1_4_trunc_s_fu_1498_p1}}, {loc_V_196_1_3_trunc_s_fu_1424_p1}}, {loc_V_196_1_2_trunc_s_fu_1350_p1}}, {loc_V_196_1_1_trunc_s_fu_1276_p1}}, {loc_V_196_1_0_trunc_s_fu_1202_p1}};

assign tmp_2988_fu_836_p1 = refZeroCntStream_V_V_dout[5:0];

assign tmp_2989_fu_840_p1 = tagColValidCntStream_V_V_dout[5:0];

assign tmp_2990_fu_852_p1 = refTagValidCntStream_V_V_dout[5:0];

assign tmp_2991_fu_1044_p1 = inStream_V_V_dout[111:0];

assign tmp_2992_fu_1138_p1 = inStream_V_V_dout[15:0];

assign tmp_2993_fu_1772_p1 = p_01049_2_1_fu_1730_p3[15:0];

assign tmp_2994_fu_1802_p1 = p_01069_2_1_fu_1722_p3[8:0];

assign tmp_2995_fu_1826_p1 = p_01079_2_1_fu_1714_p3[8:0];

assign tmp_2996_fu_2296_p4 = {{p_01069_2_1_fu_1722_p3[60:54]}};

assign tmp_2997_fu_2310_p4 = {{tagColValidCntStream_V_V_dout[125:120]}};

assign tmp_2998_fu_2423_p8 = {{{{{{{loc_V_195_2_6_trunc_reg_3147}, {loc_V_195_2_5_trunc_reg_3132}}, {loc_V_195_2_4_trunc_reg_3117}}, {loc_V_195_2_3_trunc_reg_3102}}, {loc_V_195_2_2_trunc_reg_3087}}, {loc_V_195_2_1_trunc_reg_3072}}, {loc_V_195_2_0_trunc_reg_3057}};

assign tmp_2999_fu_2330_p4 = {{p_01079_2_1_fu_1714_p3[60:54]}};

assign tmp_3000_fu_2344_p4 = {{refTagValidCntStream_V_V_dout[125:120]}};

assign tmp_3001_fu_2438_p8 = {{{{{{{loc_V_196_2_6_trunc_reg_3152}, {loc_V_196_2_5_trunc_reg_3137}}, {loc_V_196_2_4_trunc_reg_3122}}, {loc_V_196_2_3_trunc_reg_3107}}, {loc_V_196_2_2_trunc_reg_3092}}, {loc_V_196_2_1_trunc_reg_3077}}, {loc_V_196_2_0_trunc_reg_3062}};

assign tmp_3002_fu_2509_p1 = lastSumDataWide_V[15:0];

assign tmp_3003_fu_2513_p1 = p_01049_2_2_fu_2479_p3[15:0];

assign tmp_3004_fu_2533_p1 = lastTagColValidCntSu_1[8:0];

assign tmp_3005_fu_2537_p1 = p_01069_2_2_fu_2466_p3[8:0];

assign tmp_3006_fu_2557_p1 = lastrefTagValidCntSu_1[8:0];

assign tmp_3007_fu_2561_p1 = p_01079_2_2_fu_2453_p3[8:0];

assign tmp_4317_cast_fu_848_p1 = tmp_2989_fu_840_p1;

assign tmp_4318_cast_fu_860_p1 = tmp_2990_fu_852_p1;

assign tmp_4319_cast_fu_878_p1 = p_Result_1166_0_1_fu_864_p4;

assign tmp_4320_cast_fu_896_p1 = p_Result_1169_0_1_fu_882_p4;

assign tmp_4321_cast_fu_914_p1 = p_Result_1166_0_2_fu_900_p4;

assign tmp_4322_cast_fu_932_p1 = p_Result_1169_0_2_fu_918_p4;

assign tmp_4323_cast_fu_950_p1 = p_Result_1166_0_3_fu_936_p4;

assign tmp_4324_cast_fu_968_p1 = p_Result_1169_0_3_fu_954_p4;

assign tmp_4325_cast_fu_986_p1 = p_Result_1166_0_4_fu_972_p4;

assign tmp_4326_cast_fu_1004_p1 = p_Result_1169_0_4_fu_990_p4;

assign tmp_4327_cast_fu_1022_p1 = p_Result_1166_0_5_fu_1008_p4;

assign tmp_4328_cast_fu_1040_p1 = p_Result_1169_0_5_fu_1026_p4;

assign tmp_4331_cast_fu_1168_p1 = p_Result_1166_1_fu_1158_p4;

assign tmp_4332_cast_fu_1192_p1 = p_Result_1169_1_fu_1182_p4;

assign tmp_4333_cast_fu_1242_p1 = p_Result_1166_1_1_fu_1232_p4;

assign tmp_4334_cast_fu_1266_p1 = p_Result_1169_1_1_fu_1256_p4;

assign tmp_4335_cast_fu_1316_p1 = p_Result_1166_1_2_fu_1306_p4;

assign tmp_4336_cast_fu_1340_p1 = p_Result_1169_1_2_fu_1330_p4;

assign tmp_4337_cast_fu_1390_p1 = p_Result_1166_1_3_fu_1380_p4;

assign tmp_4338_cast_fu_1414_p1 = p_Result_1169_1_3_fu_1404_p4;

assign tmp_4339_cast_fu_1464_p1 = p_Result_1166_1_4_fu_1454_p4;

assign tmp_4340_cast_fu_1488_p1 = p_Result_1169_1_4_fu_1478_p4;

assign tmp_4341_cast_fu_1538_p1 = p_Result_1166_1_5_fu_1528_p4;

assign tmp_4342_cast_fu_1562_p1 = p_Result_1169_1_5_fu_1552_p4;

assign tmp_4343_cast_fu_1634_p1 = p_Result_1166_1_6_fu_1620_p4;

assign tmp_4344_cast_fu_1676_p1 = p_Result_1169_1_6_fu_1662_p4;

assign tmp_97_fu_844_p1 = tmp_2989_fu_840_p1;

assign tmp_98_fu_856_p1 = tmp_2990_fu_852_p1;

assign tmp_99_fu_874_p1 = p_Result_1166_0_1_fu_864_p4;

assign tmp_fu_2394_p2 = ((k_fu_2382_p2 < 5'd25) ? 1'b1 : 1'b0);

assign tmp_s_fu_2494_p2 = ((k_reg_3164 > 5'd24) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    p_01079_2_1_reg_3030[8:7] <= 2'b00;
    p_01079_2_1_reg_3030[17:16] <= 2'b00;
    p_01079_2_1_reg_3030[26:25] <= 2'b00;
    p_01079_2_1_reg_3030[35:34] <= 2'b00;
    p_01079_2_1_reg_3030[44:43] <= 2'b00;
    p_01079_2_1_reg_3030[53:52] <= 2'b00;
    p_01069_2_1_reg_3035[8:7] <= 2'b00;
    p_01069_2_1_reg_3035[17:16] <= 2'b00;
    p_01069_2_1_reg_3035[26:25] <= 2'b00;
    p_01069_2_1_reg_3035[35:34] <= 2'b00;
    p_01069_2_1_reg_3035[44:43] <= 2'b00;
    p_01069_2_1_reg_3035[53:52] <= 2'b00;
    lastSumRefZeroCntTmp_5_reg_3184[15:8] <= 8'b00000000;
end

endmodule //accumulateStreamScal_5
