<module HW_revision="n/a" XML_version="1.0" acronym="" description=""
	name="ECC_AGG_R5SS0_CORE1_ECC_AGG_R5SS0_CORE1">
	<register acronym="ECC_AGG_R5SS0_CORE1_REV" description="" id="ECC_AGG_R5SS0_CORE1_REV"
		offset="0x0" width="32">
		<bitfield begin="31" description="Scheme" end="30" id="SCHEME" range="31 - 30"
			resetval="0x1" rwaccess="RO" width="2"></bitfield>
		<bitfield begin="29" description="bu" end="28" id="BU" range="29 - 28" resetval="0x2"
			rwaccess="RO" width="2"></bitfield>
		<bitfield begin="27" description="Module ID" end="16" id="MODULE_ID" range="27 - 16"
			resetval="0x1696" rwaccess="RO" width="12"></bitfield>
		<bitfield begin="15" description="RTL version" end="11" id="REVRTL" range="15 - 11"
			resetval="0x24" rwaccess="RO" width="5"></bitfield>
		<bitfield begin="10" description="Major version" end="8" id="REVMAJ" range="10 - 8"
			resetval="0x2" rwaccess="RO" width="3"></bitfield>
		<bitfield begin="7" description="Custom version" end="6" id="CUSTOM" range="7 - 6"
			resetval="0x0" rwaccess="RO" width="2"></bitfield>
		<bitfield begin="5" description="Minor version" end="0" id="REVMIN" range="5 - 0"
			resetval="0x0" rwaccess="RO" width="6"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_VECTOR" description="" id="ECC_AGG_R5SS0_CORE1_VECTOR"
		offset="0x8" width="32">
		<bitfield begin="24" description="Status to indicate if read on serial VBUS is complete"
			end="24" id="RD_SVBUS_DONE" range="24" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="23" description="Read address" end="16" id="RD_SVBUS_ADDRESS"
			range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15" description="Write 1 to trigger a read on the serial VBUS" end="15"
			id="RD_SVBUS" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Value written to select the corresponding ECC RAM for control or status"
			end="0" id="ECC_VECTOR" range="10 - 0" resetval="0x0" rwaccess="RW" width="11"
		></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_STAT" description="" id="ECC_AGG_R5SS0_CORE1_STAT"
		offset="0xC" width="16">
		<bitfield begin="10"
			description="Indicates the number of RAMS serviced by the ECC aggregator" end="0"
			id="NUM_RAMS" range="10 - 0" resetval="0x28" rwaccess="RO" width="11"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_WRAP_REV" description=""
		id="ECC_AGG_R5SS0_CORE1_WRAP_REV" offset="0x10" width="32">
		<bitfield begin="31" description="Scheme" end="30" id="SCHEME" range="31 - 30"
			resetval="0x1" rwaccess="RO" width="2"></bitfield>
		<bitfield begin="29" description="bu" end="28" id="BU" range="29 - 28" resetval="0x2"
			rwaccess="RO" width="2"></bitfield>
		<bitfield begin="27" description="Module ID" end="16" id="MODULE_ID" range="27 - 16"
			resetval="0x1700" rwaccess="RO" width="12"></bitfield>
		<bitfield begin="15" description="RTL version" end="11" id="REVRTL" range="15 - 11"
			resetval="0x0" rwaccess="RO" width="5"></bitfield>
		<bitfield begin="10" description="Major version" end="8" id="REVMAJ" range="10 - 8"
			resetval="0x2" rwaccess="RO" width="3"></bitfield>
		<bitfield begin="7" description="Custom version" end="6" id="CUSTOM" range="7 - 6"
			resetval="0x0" rwaccess="RO" width="2"></bitfield>
		<bitfield begin="5" description="Minor version" end="0" id="REVMIN" range="5 - 0"
			resetval="0x2" rwaccess="RO" width="6"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_CTRL" description="" id="ECC_AGG_R5SS0_CORE1_CTRL"
		offset="0x14" width="16">
		<bitfield begin="8" description="check for svbus timeout errors" end="8"
			id="CHECK_SVBUS_TIMEOUT" range="8" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="check for parity errors" end="7" id="CHECK_PARITY"
			range="7" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Force Error only once" end="6" id="ERROR_ONCE" range="6"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Force Error on any RAM read" end="5" id="FORCE_N_ROW"
			range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Force Double Bit Error" end="4" id="FORCE_DED" range="4"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Force Single Bit Error" end="3" id="FORCE_SEC" range="3"
			resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Enable rmw" end="2" id="ENABLE_RMW" range="2"
			resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Enable ECC check" end="1" id="ECC_CHECK" range="1"
			resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Enable ECC" end="0" id="ECC_ENABLE" range="0"
			resetval="0x1" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_ERR_CTRL1" description=""
		id="ECC_AGG_R5SS0_CORE1_ERR_CTRL1" offset="0x18" width="32">
		<bitfield begin="31"
			description="Row address where single or double-bit error needs to be applied. This is ignored if force_n_row is set"
			end="0" id="ECC_ROW" range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_ERR_CTRL2" description=""
		id="ECC_AGG_R5SS0_CORE1_ERR_CTRL2" offset="0x1C" width="32">
		<bitfield begin="31"
			description="Data bit that needs to be flipped if double bit error needs to be forced"
			end="16" id="ECC_BIT2" range="31 - 16" resetval="0x0" rwaccess="RW" width="16"></bitfield>
		<bitfield begin="15" description="Data bit that needs to be flipped when force_sec is set"
			end="0" id="ECC_BIT1" range="15 - 0" resetval="0x0" rwaccess="RW" width="16"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_ERR_STAT1" description=""
		id="ECC_AGG_R5SS0_CORE1_ERR_STAT1" offset="0x20" width="32">
		<bitfield begin="31" description="Data bit that corresponds to the single-bit error"
			end="16" id="ECC_BIT1" range="31 - 16" resetval="0x0" rwaccess="RO" width="16"></bitfield>
		<bitfield begin="15"
			description="Clear control reg error Error Status, you must also re write the contorl ergister itself to clear this"
			end="15" id="CLR_CTRL_REG_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="Clear parity Error Status" end="13" id="CLR_PARITY_ERR"
			range="14 - 13" resetval="0x0" rwaccess="RW
	  			 DECR" width="2"></bitfield>
		<bitfield begin="12" description="Clear other Error Status" end="12" id="CLR_ECC_OTHER"
			range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="Clear Double Bit Error Status" end="10" id="CLR_ECC_DED"
			range="11 - 10" resetval="0x0" rwaccess="RW
	  			 DECR" width="2"></bitfield>
		<bitfield begin="9" description="Clear Single Bit Error Status" end="8" id="CLR_ECC_SEC"
			range="9 - 8" resetval="0x0" rwaccess="RW
	  			 DECR" width="2"></bitfield>
		<bitfield begin="7" description="control register error pending, Level interrupt" end="7"
			id="CTR_REG_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Level parity error Error Status" end="5" id="PARITY_ERR"
			range="6 - 5" resetval="0x0" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="4"
			description="successive single-bit errors have occurred while a writeback is still pending, Level interrupt"
			end="4" id="ECC_OTHER" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Level Double Bit Error Status" end="2" id="ECC_DED"
			range="3 - 2" resetval="0x0" rwaccess="RW
	  			 INCR" width="2"></bitfield>
		<bitfield begin="1" description="Level Single Bit Error Status" end="0" id="ECC_SEC"
			range="1 - 0" resetval="0x0" rwaccess="RW
	  			 INCR" width="2"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_ERR_STAT2" description=""
		id="ECC_AGG_R5SS0_CORE1_ERR_STAT2" offset="0x24" width="32">
		<bitfield begin="31"
			description="Row address where the single or double-bit error has occurred" end="0"
			id="ECC_ROW" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_ERR_STAT3" description=""
		id="ECC_AGG_R5SS0_CORE1_ERR_STAT3" offset="0x28" width="16">
		<bitfield begin="9" description="Clear svbus timeout Error Status" end="9"
			id="CLR_SVBUS_TIMEOUT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Level svbus timeout error Error Status" end="1"
			id="SVBUS_TIMEOUT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="delayed write back pending  Status" end="0" id="WB_PEND"
			range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_SEC_EOI_REG" description=""
		id="ECC_AGG_R5SS0_CORE1_SEC_EOI_REG" offset="0x3C" width="32">
		<bitfield begin="0" description="EOI Register" end="0" id="EOI_WR" range="0" resetval="0x0"
			rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_SEC_STATUS_REG0" description=""
		id="ECC_AGG_R5SS0_CORE1_SEC_STATUS_REG0" offset="0x40" width="32">
		<bitfield begin="27" description="Interrupt Pending Status for cpu1_ks_vim_ramecc_pend"
			end="27" id="CPU1_KS_VIM_RAMECC_PEND" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26" description="Interrupt Pending Status for b1tcm1_bank1_pend" end="26"
			id="B1TCM1_BANK1_PEND" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25" description="Interrupt Pending Status for b1tcm1_bank0_pend" end="25"
			id="B1TCM1_BANK0_PEND" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Interrupt Pending Status for b0tcm1_bank1_pend" end="24"
			id="B0TCM1_BANK1_PEND" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Interrupt Pending Status for b0tcm1_bank0_pend" end="23"
			id="B0TCM1_BANK0_PEND" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Interrupt Pending Status for atcm1_bank1_pend" end="22"
			id="ATCM1_BANK1_PEND" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Interrupt Pending Status for atcm1_bank0_pend" end="21"
			id="ATCM1_BANK0_PEND" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Interrupt Pending Status for cpu1_ddata_ram7_pend"
			end="20" id="CPU1_DDATA_RAM7_PEND" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19" description="Interrupt Pending Status for cpu1_ddata_ram6_pend"
			end="19" id="CPU1_DDATA_RAM6_PEND" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18" description="Interrupt Pending Status for cpu1_ddata_ram5_pend"
			end="18" id="CPU1_DDATA_RAM5_PEND" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17" description="Interrupt Pending Status for cpu1_ddata_ram4_pend"
			end="17" id="CPU1_DDATA_RAM4_PEND" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Interrupt Pending Status for cpu1_ddata_ram3_pend"
			end="16" id="CPU1_DDATA_RAM3_PEND" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="Interrupt Pending Status for cpu1_ddata_ram2_pend"
			end="15" id="CPU1_DDATA_RAM2_PEND" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="Interrupt Pending Status for cpu1_ddata_ram1_pend"
			end="14" id="CPU1_DDATA_RAM1_PEND" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="Interrupt Pending Status for cpu1_ddata_ram0_pend"
			end="13" id="CPU1_DDATA_RAM0_PEND" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="Interrupt Pending Status for cpu1_ddirty_ram_pend"
			end="12" id="CPU1_DDIRTY_RAM_PEND" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="Interrupt Pending Status for cpu1_dtag_ram3_pend" end="11"
			id="CPU1_DTAG_RAM3_PEND" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="Interrupt Pending Status for cpu1_dtag_ram2_pend" end="10"
			id="CPU1_DTAG_RAM2_PEND" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="Interrupt Pending Status for cpu1_dtag_ram1_pend" end="9"
			id="CPU1_DTAG_RAM1_PEND" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Interrupt Pending Status for cpu1_dtag_ram0_pend" end="8"
			id="CPU1_DTAG_RAM0_PEND" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Interrupt Pending Status for cpu1_idata_bank3_pend" end="7"
			id="CPU1_IDATA_BANK3_PEND" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Interrupt Pending Status for cpu1_idata_bank2_pend" end="6"
			id="CPU1_IDATA_BANK2_PEND" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Interrupt Pending Status for cpu1_idata_bank1_pend" end="5"
			id="CPU1_IDATA_BANK1_PEND" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Interrupt Pending Status for cpu1_idata_bank0_pend" end="4"
			id="CPU1_IDATA_BANK0_PEND" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Interrupt Pending Status for cpu1_itag_ram3_pend" end="3"
			id="CPU1_ITAG_RAM3_PEND" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Interrupt Pending Status for cpu1_itag_ram2_pend" end="2"
			id="CPU1_ITAG_RAM2_PEND" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Interrupt Pending Status for cpu1_itag_ram1_pend" end="1"
			id="CPU1_ITAG_RAM1_PEND" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Interrupt Pending Status for cpu1_itag_ram0_pend" end="0"
			id="CPU1_ITAG_RAM0_PEND" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_SEC_ENABLE_SET_REG0" description=""
		id="ECC_AGG_R5SS0_CORE1_SEC_ENABLE_SET_REG0" offset="0x80" width="32">
		<bitfield begin="27" description="Interrupt Enable Set Register for cpu1_ks_vim_ramecc_pend"
			end="27" id="CPU1_KS_VIM_RAMECC_ENABLE_SET" range="27" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="26" description="Interrupt Enable Set Register for b1tcm1_bank1_pend"
			end="26" id="B1TCM1_BANK1_ENABLE_SET" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25" description="Interrupt Enable Set Register for b1tcm1_bank0_pend"
			end="25" id="B1TCM1_BANK0_ENABLE_SET" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Interrupt Enable Set Register for b0tcm1_bank1_pend"
			end="24" id="B0TCM1_BANK1_ENABLE_SET" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Interrupt Enable Set Register for b0tcm1_bank0_pend"
			end="23" id="B0TCM1_BANK0_ENABLE_SET" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Interrupt Enable Set Register for atcm1_bank1_pend"
			end="22" id="ATCM1_BANK1_ENABLE_SET" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Interrupt Enable Set Register for atcm1_bank0_pend"
			end="21" id="ATCM1_BANK0_ENABLE_SET" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Interrupt Enable Set Register for cpu1_ddata_ram7_pend"
			end="20" id="CPU1_DDATA_RAM7_ENABLE_SET" range="20" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="19" description="Interrupt Enable Set Register for cpu1_ddata_ram6_pend"
			end="19" id="CPU1_DDATA_RAM6_ENABLE_SET" range="19" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="18" description="Interrupt Enable Set Register for cpu1_ddata_ram5_pend"
			end="18" id="CPU1_DDATA_RAM5_ENABLE_SET" range="18" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="17" description="Interrupt Enable Set Register for cpu1_ddata_ram4_pend"
			end="17" id="CPU1_DDATA_RAM4_ENABLE_SET" range="17" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="16" description="Interrupt Enable Set Register for cpu1_ddata_ram3_pend"
			end="16" id="CPU1_DDATA_RAM3_ENABLE_SET" range="16" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="15" description="Interrupt Enable Set Register for cpu1_ddata_ram2_pend"
			end="15" id="CPU1_DDATA_RAM2_ENABLE_SET" range="15" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="14" description="Interrupt Enable Set Register for cpu1_ddata_ram1_pend"
			end="14" id="CPU1_DDATA_RAM1_ENABLE_SET" range="14" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="13" description="Interrupt Enable Set Register for cpu1_ddata_ram0_pend"
			end="13" id="CPU1_DDATA_RAM0_ENABLE_SET" range="13" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="12" description="Interrupt Enable Set Register for cpu1_ddirty_ram_pend"
			end="12" id="CPU1_DDIRTY_RAM_ENABLE_SET" range="12" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="11" description="Interrupt Enable Set Register for cpu1_dtag_ram3_pend"
			end="11" id="CPU1_DTAG_RAM3_ENABLE_SET" range="11" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="10" description="Interrupt Enable Set Register for cpu1_dtag_ram2_pend"
			end="10" id="CPU1_DTAG_RAM2_ENABLE_SET" range="10" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="9" description="Interrupt Enable Set Register for cpu1_dtag_ram1_pend"
			end="9" id="CPU1_DTAG_RAM1_ENABLE_SET" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Interrupt Enable Set Register for cpu1_dtag_ram0_pend"
			end="8" id="CPU1_DTAG_RAM0_ENABLE_SET" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Interrupt Enable Set Register for cpu1_idata_bank3_pend"
			end="7" id="CPU1_IDATA_BANK3_ENABLE_SET" range="7" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="6" description="Interrupt Enable Set Register for cpu1_idata_bank2_pend"
			end="6" id="CPU1_IDATA_BANK2_ENABLE_SET" range="6" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="5" description="Interrupt Enable Set Register for cpu1_idata_bank1_pend"
			end="5" id="CPU1_IDATA_BANK1_ENABLE_SET" range="5" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="4" description="Interrupt Enable Set Register for cpu1_idata_bank0_pend"
			end="4" id="CPU1_IDATA_BANK0_ENABLE_SET" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3" description="Interrupt Enable Set Register for cpu1_itag_ram3_pend"
			end="3" id="CPU1_ITAG_RAM3_ENABLE_SET" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Interrupt Enable Set Register for cpu1_itag_ram2_pend"
			end="2" id="CPU1_ITAG_RAM2_ENABLE_SET" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Interrupt Enable Set Register for cpu1_itag_ram1_pend"
			end="1" id="CPU1_ITAG_RAM1_ENABLE_SET" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Interrupt Enable Set Register for cpu1_itag_ram0_pend"
			end="0" id="CPU1_ITAG_RAM0_ENABLE_SET" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_SEC_ENABLE_CLR_REG0" description=""
		id="ECC_AGG_R5SS0_CORE1_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32">
		<bitfield begin="27"
			description="Interrupt Enable Clear Register for cpu1_ks_vim_ramecc_pend" end="27"
			id="CPU1_KS_VIM_RAMECC_ENABLE_CLR" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26" description="Interrupt Enable Clear Register for b1tcm1_bank1_pend"
			end="26" id="B1TCM1_BANK1_ENABLE_CLR" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25" description="Interrupt Enable Clear Register for b1tcm1_bank0_pend"
			end="25" id="B1TCM1_BANK0_ENABLE_CLR" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Interrupt Enable Clear Register for b0tcm1_bank1_pend"
			end="24" id="B0TCM1_BANK1_ENABLE_CLR" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Interrupt Enable Clear Register for b0tcm1_bank0_pend"
			end="23" id="B0TCM1_BANK0_ENABLE_CLR" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Interrupt Enable Clear Register for atcm1_bank1_pend"
			end="22" id="ATCM1_BANK1_ENABLE_CLR" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Interrupt Enable Clear Register for atcm1_bank0_pend"
			end="21" id="ATCM1_BANK0_ENABLE_CLR" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Interrupt Enable Clear Register for cpu1_ddata_ram7_pend"
			end="20" id="CPU1_DDATA_RAM7_ENABLE_CLR" range="20" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="19" description="Interrupt Enable Clear Register for cpu1_ddata_ram6_pend"
			end="19" id="CPU1_DDATA_RAM6_ENABLE_CLR" range="19" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="18" description="Interrupt Enable Clear Register for cpu1_ddata_ram5_pend"
			end="18" id="CPU1_DDATA_RAM5_ENABLE_CLR" range="18" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="17" description="Interrupt Enable Clear Register for cpu1_ddata_ram4_pend"
			end="17" id="CPU1_DDATA_RAM4_ENABLE_CLR" range="17" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="16" description="Interrupt Enable Clear Register for cpu1_ddata_ram3_pend"
			end="16" id="CPU1_DDATA_RAM3_ENABLE_CLR" range="16" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="15" description="Interrupt Enable Clear Register for cpu1_ddata_ram2_pend"
			end="15" id="CPU1_DDATA_RAM2_ENABLE_CLR" range="15" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="14" description="Interrupt Enable Clear Register for cpu1_ddata_ram1_pend"
			end="14" id="CPU1_DDATA_RAM1_ENABLE_CLR" range="14" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="13" description="Interrupt Enable Clear Register for cpu1_ddata_ram0_pend"
			end="13" id="CPU1_DDATA_RAM0_ENABLE_CLR" range="13" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="12" description="Interrupt Enable Clear Register for cpu1_ddirty_ram_pend"
			end="12" id="CPU1_DDIRTY_RAM_ENABLE_CLR" range="12" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="11" description="Interrupt Enable Clear Register for cpu1_dtag_ram3_pend"
			end="11" id="CPU1_DTAG_RAM3_ENABLE_CLR" range="11" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="10" description="Interrupt Enable Clear Register for cpu1_dtag_ram2_pend"
			end="10" id="CPU1_DTAG_RAM2_ENABLE_CLR" range="10" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="9" description="Interrupt Enable Clear Register for cpu1_dtag_ram1_pend"
			end="9" id="CPU1_DTAG_RAM1_ENABLE_CLR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Interrupt Enable Clear Register for cpu1_dtag_ram0_pend"
			end="8" id="CPU1_DTAG_RAM0_ENABLE_CLR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Interrupt Enable Clear Register for cpu1_idata_bank3_pend"
			end="7" id="CPU1_IDATA_BANK3_ENABLE_CLR" range="7" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="6" description="Interrupt Enable Clear Register for cpu1_idata_bank2_pend"
			end="6" id="CPU1_IDATA_BANK2_ENABLE_CLR" range="6" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="5" description="Interrupt Enable Clear Register for cpu1_idata_bank1_pend"
			end="5" id="CPU1_IDATA_BANK1_ENABLE_CLR" range="5" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="4" description="Interrupt Enable Clear Register for cpu1_idata_bank0_pend"
			end="4" id="CPU1_IDATA_BANK0_ENABLE_CLR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3" description="Interrupt Enable Clear Register for cpu1_itag_ram3_pend"
			end="3" id="CPU1_ITAG_RAM3_ENABLE_CLR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Interrupt Enable Clear Register for cpu1_itag_ram2_pend"
			end="2" id="CPU1_ITAG_RAM2_ENABLE_CLR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Interrupt Enable Clear Register for cpu1_itag_ram1_pend"
			end="1" id="CPU1_ITAG_RAM1_ENABLE_CLR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Interrupt Enable Clear Register for cpu1_itag_ram0_pend"
			end="0" id="CPU1_ITAG_RAM0_ENABLE_CLR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_DED_EOI_REG" description=""
		id="ECC_AGG_R5SS0_CORE1_DED_EOI_REG" offset="0x13C" width="32">
		<bitfield begin="0" description="EOI Register" end="0" id="EOI_WR" range="0" resetval="0x0"
			rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_DED_STATUS_REG0" description=""
		id="ECC_AGG_R5SS0_CORE1_DED_STATUS_REG0" offset="0x140" width="32">
		<bitfield begin="27" description="Interrupt Pending Status for cpu1_ks_vim_ramecc_pend"
			end="27" id="CPU1_KS_VIM_RAMECC_PEND" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26" description="Interrupt Pending Status for b1tcm1_bank1_pend" end="26"
			id="B1TCM1_BANK1_PEND" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25" description="Interrupt Pending Status for b1tcm1_bank0_pend" end="25"
			id="B1TCM1_BANK0_PEND" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Interrupt Pending Status for b0tcm1_bank1_pend" end="24"
			id="B0TCM1_BANK1_PEND" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Interrupt Pending Status for b0tcm1_bank0_pend" end="23"
			id="B0TCM1_BANK0_PEND" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Interrupt Pending Status for atcm1_bank1_pend" end="22"
			id="ATCM1_BANK1_PEND" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Interrupt Pending Status for atcm1_bank0_pend" end="21"
			id="ATCM1_BANK0_PEND" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Interrupt Pending Status for cpu1_ddata_ram7_pend"
			end="20" id="CPU1_DDATA_RAM7_PEND" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19" description="Interrupt Pending Status for cpu1_ddata_ram6_pend"
			end="19" id="CPU1_DDATA_RAM6_PEND" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18" description="Interrupt Pending Status for cpu1_ddata_ram5_pend"
			end="18" id="CPU1_DDATA_RAM5_PEND" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17" description="Interrupt Pending Status for cpu1_ddata_ram4_pend"
			end="17" id="CPU1_DDATA_RAM4_PEND" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Interrupt Pending Status for cpu1_ddata_ram3_pend"
			end="16" id="CPU1_DDATA_RAM3_PEND" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="Interrupt Pending Status for cpu1_ddata_ram2_pend"
			end="15" id="CPU1_DDATA_RAM2_PEND" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="Interrupt Pending Status for cpu1_ddata_ram1_pend"
			end="14" id="CPU1_DDATA_RAM1_PEND" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="Interrupt Pending Status for cpu1_ddata_ram0_pend"
			end="13" id="CPU1_DDATA_RAM0_PEND" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="Interrupt Pending Status for cpu1_ddirty_ram_pend"
			end="12" id="CPU1_DDIRTY_RAM_PEND" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="Interrupt Pending Status for cpu1_dtag_ram3_pend" end="11"
			id="CPU1_DTAG_RAM3_PEND" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="Interrupt Pending Status for cpu1_dtag_ram2_pend" end="10"
			id="CPU1_DTAG_RAM2_PEND" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="Interrupt Pending Status for cpu1_dtag_ram1_pend" end="9"
			id="CPU1_DTAG_RAM1_PEND" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Interrupt Pending Status for cpu1_dtag_ram0_pend" end="8"
			id="CPU1_DTAG_RAM0_PEND" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Interrupt Pending Status for cpu1_idata_bank3_pend" end="7"
			id="CPU1_IDATA_BANK3_PEND" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Interrupt Pending Status for cpu1_idata_bank2_pend" end="6"
			id="CPU1_IDATA_BANK2_PEND" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Interrupt Pending Status for cpu1_idata_bank1_pend" end="5"
			id="CPU1_IDATA_BANK1_PEND" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Interrupt Pending Status for cpu1_idata_bank0_pend" end="4"
			id="CPU1_IDATA_BANK0_PEND" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Interrupt Pending Status for cpu1_itag_ram3_pend" end="3"
			id="CPU1_ITAG_RAM3_PEND" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Interrupt Pending Status for cpu1_itag_ram2_pend" end="2"
			id="CPU1_ITAG_RAM2_PEND" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Interrupt Pending Status for cpu1_itag_ram1_pend" end="1"
			id="CPU1_ITAG_RAM1_PEND" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Interrupt Pending Status for cpu1_itag_ram0_pend" end="0"
			id="CPU1_ITAG_RAM0_PEND" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_DED_ENABLE_SET_REG0" description=""
		id="ECC_AGG_R5SS0_CORE1_DED_ENABLE_SET_REG0" offset="0x180" width="32">
		<bitfield begin="27" description="Interrupt Enable Set Register for cpu1_ks_vim_ramecc_pend"
			end="27" id="CPU1_KS_VIM_RAMECC_ENABLE_SET" range="27" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="26" description="Interrupt Enable Set Register for b1tcm1_bank1_pend"
			end="26" id="B1TCM1_BANK1_ENABLE_SET" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25" description="Interrupt Enable Set Register for b1tcm1_bank0_pend"
			end="25" id="B1TCM1_BANK0_ENABLE_SET" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Interrupt Enable Set Register for b0tcm1_bank1_pend"
			end="24" id="B0TCM1_BANK1_ENABLE_SET" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Interrupt Enable Set Register for b0tcm1_bank0_pend"
			end="23" id="B0TCM1_BANK0_ENABLE_SET" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Interrupt Enable Set Register for atcm1_bank1_pend"
			end="22" id="ATCM1_BANK1_ENABLE_SET" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Interrupt Enable Set Register for atcm1_bank0_pend"
			end="21" id="ATCM1_BANK0_ENABLE_SET" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Interrupt Enable Set Register for cpu1_ddata_ram7_pend"
			end="20" id="CPU1_DDATA_RAM7_ENABLE_SET" range="20" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="19" description="Interrupt Enable Set Register for cpu1_ddata_ram6_pend"
			end="19" id="CPU1_DDATA_RAM6_ENABLE_SET" range="19" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="18" description="Interrupt Enable Set Register for cpu1_ddata_ram5_pend"
			end="18" id="CPU1_DDATA_RAM5_ENABLE_SET" range="18" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="17" description="Interrupt Enable Set Register for cpu1_ddata_ram4_pend"
			end="17" id="CPU1_DDATA_RAM4_ENABLE_SET" range="17" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="16" description="Interrupt Enable Set Register for cpu1_ddata_ram3_pend"
			end="16" id="CPU1_DDATA_RAM3_ENABLE_SET" range="16" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="15" description="Interrupt Enable Set Register for cpu1_ddata_ram2_pend"
			end="15" id="CPU1_DDATA_RAM2_ENABLE_SET" range="15" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="14" description="Interrupt Enable Set Register for cpu1_ddata_ram1_pend"
			end="14" id="CPU1_DDATA_RAM1_ENABLE_SET" range="14" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="13" description="Interrupt Enable Set Register for cpu1_ddata_ram0_pend"
			end="13" id="CPU1_DDATA_RAM0_ENABLE_SET" range="13" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="12" description="Interrupt Enable Set Register for cpu1_ddirty_ram_pend"
			end="12" id="CPU1_DDIRTY_RAM_ENABLE_SET" range="12" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="11" description="Interrupt Enable Set Register for cpu1_dtag_ram3_pend"
			end="11" id="CPU1_DTAG_RAM3_ENABLE_SET" range="11" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="10" description="Interrupt Enable Set Register for cpu1_dtag_ram2_pend"
			end="10" id="CPU1_DTAG_RAM2_ENABLE_SET" range="10" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="9" description="Interrupt Enable Set Register for cpu1_dtag_ram1_pend"
			end="9" id="CPU1_DTAG_RAM1_ENABLE_SET" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Interrupt Enable Set Register for cpu1_dtag_ram0_pend"
			end="8" id="CPU1_DTAG_RAM0_ENABLE_SET" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Interrupt Enable Set Register for cpu1_idata_bank3_pend"
			end="7" id="CPU1_IDATA_BANK3_ENABLE_SET" range="7" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="6" description="Interrupt Enable Set Register for cpu1_idata_bank2_pend"
			end="6" id="CPU1_IDATA_BANK2_ENABLE_SET" range="6" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="5" description="Interrupt Enable Set Register for cpu1_idata_bank1_pend"
			end="5" id="CPU1_IDATA_BANK1_ENABLE_SET" range="5" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="4" description="Interrupt Enable Set Register for cpu1_idata_bank0_pend"
			end="4" id="CPU1_IDATA_BANK0_ENABLE_SET" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3" description="Interrupt Enable Set Register for cpu1_itag_ram3_pend"
			end="3" id="CPU1_ITAG_RAM3_ENABLE_SET" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Interrupt Enable Set Register for cpu1_itag_ram2_pend"
			end="2" id="CPU1_ITAG_RAM2_ENABLE_SET" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Interrupt Enable Set Register for cpu1_itag_ram1_pend"
			end="1" id="CPU1_ITAG_RAM1_ENABLE_SET" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Interrupt Enable Set Register for cpu1_itag_ram0_pend"
			end="0" id="CPU1_ITAG_RAM0_ENABLE_SET" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_DED_ENABLE_CLR_REG0" description=""
		id="ECC_AGG_R5SS0_CORE1_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32">
		<bitfield begin="27"
			description="Interrupt Enable Clear Register for cpu1_ks_vim_ramecc_pend" end="27"
			id="CPU1_KS_VIM_RAMECC_ENABLE_CLR" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26" description="Interrupt Enable Clear Register for b1tcm1_bank1_pend"
			end="26" id="B1TCM1_BANK1_ENABLE_CLR" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25" description="Interrupt Enable Clear Register for b1tcm1_bank0_pend"
			end="25" id="B1TCM1_BANK0_ENABLE_CLR" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Interrupt Enable Clear Register for b0tcm1_bank1_pend"
			end="24" id="B0TCM1_BANK1_ENABLE_CLR" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Interrupt Enable Clear Register for b0tcm1_bank0_pend"
			end="23" id="B0TCM1_BANK0_ENABLE_CLR" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Interrupt Enable Clear Register for atcm1_bank1_pend"
			end="22" id="ATCM1_BANK1_ENABLE_CLR" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Interrupt Enable Clear Register for atcm1_bank0_pend"
			end="21" id="ATCM1_BANK0_ENABLE_CLR" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Interrupt Enable Clear Register for cpu1_ddata_ram7_pend"
			end="20" id="CPU1_DDATA_RAM7_ENABLE_CLR" range="20" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="19" description="Interrupt Enable Clear Register for cpu1_ddata_ram6_pend"
			end="19" id="CPU1_DDATA_RAM6_ENABLE_CLR" range="19" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="18" description="Interrupt Enable Clear Register for cpu1_ddata_ram5_pend"
			end="18" id="CPU1_DDATA_RAM5_ENABLE_CLR" range="18" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="17" description="Interrupt Enable Clear Register for cpu1_ddata_ram4_pend"
			end="17" id="CPU1_DDATA_RAM4_ENABLE_CLR" range="17" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="16" description="Interrupt Enable Clear Register for cpu1_ddata_ram3_pend"
			end="16" id="CPU1_DDATA_RAM3_ENABLE_CLR" range="16" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="15" description="Interrupt Enable Clear Register for cpu1_ddata_ram2_pend"
			end="15" id="CPU1_DDATA_RAM2_ENABLE_CLR" range="15" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="14" description="Interrupt Enable Clear Register for cpu1_ddata_ram1_pend"
			end="14" id="CPU1_DDATA_RAM1_ENABLE_CLR" range="14" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="13" description="Interrupt Enable Clear Register for cpu1_ddata_ram0_pend"
			end="13" id="CPU1_DDATA_RAM0_ENABLE_CLR" range="13" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="12" description="Interrupt Enable Clear Register for cpu1_ddirty_ram_pend"
			end="12" id="CPU1_DDIRTY_RAM_ENABLE_CLR" range="12" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="11" description="Interrupt Enable Clear Register for cpu1_dtag_ram3_pend"
			end="11" id="CPU1_DTAG_RAM3_ENABLE_CLR" range="11" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="10" description="Interrupt Enable Clear Register for cpu1_dtag_ram2_pend"
			end="10" id="CPU1_DTAG_RAM2_ENABLE_CLR" range="10" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="9" description="Interrupt Enable Clear Register for cpu1_dtag_ram1_pend"
			end="9" id="CPU1_DTAG_RAM1_ENABLE_CLR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Interrupt Enable Clear Register for cpu1_dtag_ram0_pend"
			end="8" id="CPU1_DTAG_RAM0_ENABLE_CLR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Interrupt Enable Clear Register for cpu1_idata_bank3_pend"
			end="7" id="CPU1_IDATA_BANK3_ENABLE_CLR" range="7" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="6" description="Interrupt Enable Clear Register for cpu1_idata_bank2_pend"
			end="6" id="CPU1_IDATA_BANK2_ENABLE_CLR" range="6" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="5" description="Interrupt Enable Clear Register for cpu1_idata_bank1_pend"
			end="5" id="CPU1_IDATA_BANK1_ENABLE_CLR" range="5" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="4" description="Interrupt Enable Clear Register for cpu1_idata_bank0_pend"
			end="4" id="CPU1_IDATA_BANK0_ENABLE_CLR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3" description="Interrupt Enable Clear Register for cpu1_itag_ram3_pend"
			end="3" id="CPU1_ITAG_RAM3_ENABLE_CLR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Interrupt Enable Clear Register for cpu1_itag_ram2_pend"
			end="2" id="CPU1_ITAG_RAM2_ENABLE_CLR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Interrupt Enable Clear Register for cpu1_itag_ram1_pend"
			end="1" id="CPU1_ITAG_RAM1_ENABLE_CLR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Interrupt Enable Clear Register for cpu1_itag_ram0_pend"
			end="0" id="CPU1_ITAG_RAM0_ENABLE_CLR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_AGGR_ENABLE_SET" description=""
		id="ECC_AGG_R5SS0_CORE1_AGGR_ENABLE_SET" offset="0x200" width="8">
		<bitfield begin="1" description="interrupt enable set for svbus timeout errors" end="1"
			id="TIMEOUT" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="interrupt enable set for parity errors" end="0" id="PARITY"
			range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_AGGR_ENABLE_CLR" description=""
		id="ECC_AGG_R5SS0_CORE1_AGGR_ENABLE_CLR" offset="0x204" width="8">
		<bitfield begin="1" description="interrupt enable clear for svbus timeout errors" end="1"
			id="TIMEOUT" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="interrupt enable clear for parity errors" end="0"
			id="PARITY" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_AGGR_STATUS_SET" description=""
		id="ECC_AGG_R5SS0_CORE1_AGGR_STATUS_SET" offset="0x208" width="8">
		<bitfield begin="3" description="interrupt status set for svbus timeout errors" end="2"
			id="TIMEOUT" range="3 - 2" resetval="0x0" rwaccess="RW
	  			 INCR" width="2"></bitfield>
		<bitfield begin="1" description="interrupt status set for parity errors" end="0" id="PARITY"
			range="1 - 0" resetval="0x0" rwaccess="RW
	  			 INCR" width="2"></bitfield>
	</register>
	<register acronym="ECC_AGG_R5SS0_CORE1_AGGR_STATUS_CLR" description=""
		id="ECC_AGG_R5SS0_CORE1_AGGR_STATUS_CLR" offset="0x20C" width="8">
		<bitfield begin="3" description="interrupt status clear for svbus timeout errors" end="2"
			id="TIMEOUT" range="3 - 2" resetval="0x0" rwaccess="RW
	  			 DECR" width="2"></bitfield>
		<bitfield begin="1" description="interrupt status clear for parity errors" end="0"
			id="PARITY" range="1 - 0" resetval="0x0" rwaccess="RW
	  			 DECR" width="2"></bitfield>
	</register>
</module>
