Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab work.top_vga_tb work.glbl -snapshot top_vga_tb -prj /student/tochmanek/Desktop/UEC2_PROJEKT/sim/top_vga/top_vga.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/vga_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/vga_timing.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_bg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/Rect/draw_rect.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2458] undeclared symbol your_turn, assumed default net type wire [/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv:122]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/delay.sv" into library work
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/ship/draw_ship.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_ship
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/game_control/game_board.sv" into library work
INFO: [VRFC 10-311] analyzing module game_board
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv" into library work
INFO: [VRFC 10-311] analyzing module ship_rom
ERROR: [VRFC 10-8336] cannot open Verilog file '/student/tochmanek/Desktop/UEC2_PROJEKT/sim/top_vga/../../rtl/Mouse/mouse_pos.sv'
