#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9a0b5d0 .scope module, "memtb" "memtb" 2 3;
 .timescale -9 -12;
v0x9a3bfc8_0 .var "add", 11 0;
v0x9a3c060_0 .var "cen", 0 0;
v0x9a3c0d8_0 .var "clk", 0 0;
v0x9a3c150_0 .var "din", 7 0;
v0x9a3c1c8_0 .net "dout", 7 0, v0x9a3bb78_0;  1 drivers
v0x9a3c240_0 .var "rd", 0 0;
v0x9a3c2b8_0 .var "rst", 0 0;
v0x9a3c330_0 .var "wr", 0 0;
S_0x9a0b698 .scope module, "uut" "mem_top" 2 8, 3 1 0, S_0x9a0b5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "cen"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 12 "add"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /INPUT 1 "rd"
    .port_info 6 /INPUT 1 "wr"
    .port_info 7 /OUTPUT 8 "dout"
v0x9a3b9a0_0 .net "add", 11 0, v0x9a3bfc8_0;  1 drivers
v0x9a3ba28_0 .net "cen", 0 0, v0x9a3c060_0;  1 drivers
v0x9a3ba90_0 .net "clk", 0 0, v0x9a3c0d8_0;  1 drivers
v0x9a3bb00_0 .net "din", 7 0, v0x9a3c150_0;  1 drivers
v0x9a3bb78_0 .var "dout", 7 0;
v0x9a3bc18 .array "memory", 4095 0, 7 0;
v0x9a3bc80_0 .net "rd", 0 0, v0x9a3c240_0;  1 drivers
v0x9a3bce8_0 .net "rst", 0 0, v0x9a3c2b8_0;  1 drivers
v0x9a3bd50_0 .var/real "vdd", 0 0;
v0x9a3be00_0 .var/real "vss", 0 0;
v0x9a3be68_0 .net "wr", 0 0, v0x9a3c330_0;  1 drivers
v0x9a3bed0_0 .var "wr_chk", 7 0;
E_0x99d3d88 .event posedge, v0x9a3ba90_0;
S_0x99d3db0 .scope task, "read" "read" 3 12, 3 12 0, S_0x9a0b698;
 .timescale -9 -12;
v0x99d3ea0_0 .var "address", 11 0;
TD_memtb.uut.read ;
    %load/vec4 v0x99d3ea0_0;
    %parti/s 2, 10, 5;
    %pad/u 15;
    %pad/u 25;
    %muli 1024, 0, 25;
    %pad/u 26;
    %load/vec4 v0x99d3ea0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %pad/u 26;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x9a3bc18, 4;
    %store/vec4 v0x9a3bb78_0, 0, 8;
    %end;
S_0x9a3b7b0 .scope task, "write" "write" 3 19, 3 19 0, S_0x9a0b698;
 .timescale -9 -12;
v0x9a3b8b0_0 .var "address", 11 0;
v0x9a3b928_0 .var "datain", 7 0;
TD_memtb.uut.write ;
    %load/vec4 v0x9a3b928_0;
    %load/vec4 v0x9a3b8b0_0;
    %parti/s 2, 10, 5;
    %pad/u 15;
    %pad/u 25;
    %muli 1024, 0, 25;
    %pad/u 26;
    %load/vec4 v0x9a3b8b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %pad/u 26;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x9a3bc18, 4, 0;
    %load/vec4 v0x9a3b8b0_0;
    %parti/s 2, 10, 5;
    %pad/u 15;
    %pad/u 25;
    %muli 1024, 0, 25;
    %pad/u 26;
    %load/vec4 v0x9a3b8b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %pad/u 26;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x9a3bc18, 4;
    %store/vec4 v0x9a3bed0_0, 0, 8;
    %end;
    .scope S_0x9a0b698;
T_2 ;
    %pushi/real 1932735283, 4066; load=1.80000
    %pushi/real 838861, 4044; load=1.80000
    %add/wr;
    %store/real v0x9a3bd50_0;
    %end;
    .thread T_2;
    .scope S_0x9a0b698;
T_3 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x9a3be00_0;
    %end;
    .thread T_3;
    .scope S_0x9a0b698;
T_4 ;
    %wait E_0x99d3d88;
    %load/vec4 v0x9a3ba28_0;
    %nor/r;
    %load/vec4 v0x9a3bce8_0;
    %nor/r;
    %and;
    %load/vec4 v0x9a3bc80_0;
    %and;
    %load/vec4 v0x9a3be68_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x9a3b9a0_0;
    %store/vec4 v0x99d3ea0_0, 0, 12;
    %fork TD_memtb.uut.read, S_0x99d3db0;
    %join;
T_4.0 ;
    %load/vec4 v0x9a3ba28_0;
    %nor/r;
    %load/vec4 v0x9a3bce8_0;
    %nor/r;
    %and;
    %load/vec4 v0x9a3bc80_0;
    %nor/r;
    %and;
    %load/vec4 v0x9a3be68_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x9a3b9a0_0;
    %store/vec4 v0x9a3b8b0_0, 0, 12;
    %load/vec4 v0x9a3bb00_0;
    %store/vec4 v0x9a3b928_0, 0, 8;
    %fork TD_memtb.uut.write, S_0x9a3b7b0;
    %join;
T_4.2 ;
    %load/vec4 v0x9a3bce8_0;
    %flag_set/vec4 8;
    %load/vec4 v0x9a3ba28_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.4, 9;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1024, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9a3bc18, 0, 4;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9a0b5d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c0d8_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x9a0b5d0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x9a3c0d8_0;
    %inv;
    %store/vec4 v0x9a3c0d8_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x9a0b5d0;
T_7 ;
    %vpi_call 2 16 "$dumpfile", "memory.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x9a0b5d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c2b8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 682, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x9a3c150_0, 0, 8;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 1738, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x9a3c150_0, 0, 8;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 2858, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %pushi/vec4 186, 0, 8;
    %store/vec4 v0x9a3c150_0, 0, 8;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 3754, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %pushi/vec4 234, 0, 8;
    %store/vec4 v0x9a3c150_0, 0, 8;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 3752, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %pushi/vec4 186, 0, 8;
    %store/vec4 v0x9a3c150_0, 0, 8;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 1738, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 2858, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 3754, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 3752, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9a3c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a3c330_0, 0, 1;
    %pushi/vec4 4013, 0, 12;
    %store/vec4 v0x9a3bfc8_0, 0, 12;
    %delay 20000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_tb.v";
    "./mem_top.v";
