// Seed: 2129017126
module module_0 (
    input wire id_0,
    input tri  id_1
);
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input wand id_4,
    output tri id_5,
    input wor id_6,
    input wand id_7,
    input wand id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wor id_17,
    input tri0 id_18,
    input tri id_19,
    output tri0 id_20,
    output tri1 id_21
);
  assign id_10 = 1'b0 - id_14;
  id_23 :
  assert property (@(1) id_16)
  else;
  module_0(
      id_0, id_11
  );
  wire id_24;
endmodule
