\doxysection{RAM$<$ BUSWIDTH $>$}
\label{class_r_a_m}\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}


{\ttfamily \#include "{}memory.\+h"{}}

Inheritance diagram for RAM$<$ BUSWIDTH $>$\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{class_r_a_m}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ RAM} (sc\+\_\+core\+::sc\+\_\+module\+\_\+name name, sc\+\_\+dt\+::uint64 \textbf{ size}, bool message=false)
\begin{DoxyCompactList}\small\item\em \doxyref{RAM}{p.}{class_r_a_m}. \end{DoxyCompactList}\item 
\textbf{ $\sim$\+RAM} ()
\begin{DoxyCompactList}\small\item\em \doxyref{RAM}{p.}{class_r_a_m}. \end{DoxyCompactList}\item 
void \textbf{ dump\+\_\+memory} (sc\+\_\+dt\+::uint64 offset, unsigned int len)
\begin{DoxyCompactList}\small\item\em dump\+\_\+memory \end{DoxyCompactList}\item 
std\+::string \textbf{ get\+\_\+name} ()
\begin{DoxyCompactList}\small\item\em get\+\_\+name \end{DoxyCompactList}\item 
tlm\+::tlm\+\_\+sync\+\_\+enum \textbf{ nb\+\_\+transport\+\_\+fw} (tlm\+::tlm\+\_\+generic\+\_\+payload \&trans, tlm\+::tlm\+\_\+phase \&phase, sc\+\_\+core\+::sc\+\_\+time \&delay)
\begin{DoxyCompactList}\small\item\em nb\+\_\+transport\+\_\+fw \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket$<$ \textbf{ RAM}, BUSWIDTH $>$ \textbf{ socket}
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
unsigned char $\ast$ \textbf{ data}
\item 
bool \textbf{ m\+\_\+message}
\item 
std\+::string \textbf{ m\+\_\+name}
\item 
sc\+\_\+dt\+::uint64 \textbf{ size}
\end{DoxyCompactItemize}


\doxysubsection{Constructor \& Destructor Documentation}
\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!RAM@{RAM}}
\index{RAM@{RAM}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{RAM()}
{\footnotesize\ttfamily \label{class_r_a_m_ac27bce338d61e3e437ccc39aab2a434f} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
\textbf{ RAM} (\begin{DoxyParamCaption}\item[{sc\+\_\+core\+::sc\+\_\+module\+\_\+name}]{name}{, }\item[{sc\+\_\+dt\+::uint64}]{size}{, }\item[{bool}]{message}{ = {\ttfamily false}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



\doxyref{RAM}{p.}{class_r_a_m}. 

\doxyref{RAM}{p.}{class_r_a_m} Constructure 
\begin{DoxyParams}{Parameters}
{\em name} & Reference to sc\+\_\+module name \\
\hline
{\em size} & Reference to the ram size \\
\hline
{\em message} & To enable message log \\
\hline
\end{DoxyParams}


References \textbf{ RAM$<$ BUSWIDTH $>$\+::data}, \textbf{ RAM$<$ BUSWIDTH $>$\+::nb\+\_\+transport\+\_\+fw()}, \textbf{ RAM$<$ BUSWIDTH $>$\+::size}, and \textbf{ RAM$<$ BUSWIDTH $>$\+::socket}.

\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!````~RAM@{$\sim$RAM}}
\index{````~RAM@{$\sim$RAM}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{$\sim$RAM()}
{\footnotesize\ttfamily \label{class_r_a_m_ad8f4c557e9446b4eeee8f4ed6e415524} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
$\sim$\textbf{ RAM} (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



\doxyref{RAM}{p.}{class_r_a_m}. 

\doxyref{RAM}{p.}{class_r_a_m} Destructure 

References \textbf{ RAM$<$ BUSWIDTH $>$\+::data}.



\doxysubsection{Member Function Documentation}
\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!dump\_memory@{dump\_memory}}
\index{dump\_memory@{dump\_memory}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{dump\_memory()}
{\footnotesize\ttfamily \label{class_r_a_m_a310d6ead320691eac876248d4080cb1f} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
void dump\+\_\+memory (\begin{DoxyParamCaption}\item[{sc\+\_\+dt\+::uint64}]{offset}{, }\item[{unsigned int}]{len}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



dump\+\_\+memory 

Show memory regions 
\begin{DoxyParams}{Parameters}
{\em offset} & The ram offset \\
\hline
{\em len} & The ram size \\
\hline
\end{DoxyParams}


References \textbf{ RAM$<$ BUSWIDTH $>$\+::data}, \textbf{ RAM$<$ BUSWIDTH $>$\+::m\+\_\+name}, and \textbf{ RAM$<$ BUSWIDTH $>$\+::size}.

\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!get\_name@{get\_name}}
\index{get\_name@{get\_name}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{get\_name()}
{\footnotesize\ttfamily \label{class_r_a_m_a636296572c928bb9baf49439e9726c30} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
std\+::string get\+\_\+name (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



get\+\_\+name 

Using to get the name of Ram. 

References \textbf{ RAM$<$ BUSWIDTH $>$\+::m\+\_\+name}.

\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!nb\_transport\_fw@{nb\_transport\_fw}}
\index{nb\_transport\_fw@{nb\_transport\_fw}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{nb\_transport\_fw()}
{\footnotesize\ttfamily \label{class_r_a_m_a882a19a1d4962f1024c218c07e8e0289} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
tlm\+::tlm\+\_\+sync\+\_\+enum nb\+\_\+transport\+\_\+fw (\begin{DoxyParamCaption}\item[{tlm\+::tlm\+\_\+generic\+\_\+payload \&}]{trans}{, }\item[{tlm\+::tlm\+\_\+phase \&}]{phase}{, }\item[{sc\+\_\+core\+::sc\+\_\+time \&}]{delay}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



nb\+\_\+transport\+\_\+fw 

Implements the non-\/blocking backward transport interface for the initiator.


\begin{DoxyParams}{Parameters}
{\em trans} & Reference to the generic payload object containing the transaction details such as command, address, and data.\\
\hline
{\em phase} & Reference to the transaction phase. The current phase of the transaction, which may be updated by the function.\\
\hline
{\em delay} & Reference to the annotated delay. Specifies the timing delay for the transaction and may be updated by the function.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
tlm\+::tlm\+\_\+sync\+\_\+enum Enumeration indicating the synchronization state of the transaction\+:
\begin{DoxyItemize}
\item TLM\+\_\+\+ACCEPTED\+: Transaction is accepted, and no immediate further action is required.
\item TLM\+\_\+\+UPDATED\+: Transaction phase has been updated. The initiator should check the new phase.
\item TLM\+\_\+\+COMPLETED\+: Transaction is completed immediately, and no further phases will occur. 
\end{DoxyItemize}
\end{DoxyReturn}


References \textbf{ RAM$<$ BUSWIDTH $>$\+::data}, \textbf{ RAM$<$ BUSWIDTH $>$\+::m\+\_\+message}, \textbf{ RAM$<$ BUSWIDTH $>$\+::m\+\_\+name}, \textbf{ RAM$<$ BUSWIDTH $>$\+::size}, and \textbf{ RAM$<$ BUSWIDTH $>$\+::socket}.



Referenced by \textbf{ RAM$<$ BUSWIDTH $>$\+::\+RAM()}.



\doxysubsection{Member Data Documentation}
\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!data@{data}}
\index{data@{data}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{data}
{\footnotesize\ttfamily \label{class_r_a_m_ac24cea2bfcc927fd29bc74d1086707d8} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
unsigned char$\ast$ data\hspace{0.3cm}{\ttfamily [private]}}



Referenced by \textbf{ RAM$<$ BUSWIDTH $>$\+::\+RAM()}, \textbf{ RAM$<$ BUSWIDTH $>$\+::$\sim$\+RAM()}, \textbf{ RAM$<$ BUSWIDTH $>$\+::dump\+\_\+memory()}, and \textbf{ RAM$<$ BUSWIDTH $>$\+::nb\+\_\+transport\+\_\+fw()}.

\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!m\_message@{m\_message}}
\index{m\_message@{m\_message}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{m\_message}
{\footnotesize\ttfamily \label{class_r_a_m_a40f977ac4c6e432882dfb186d3450bd4} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
bool m\+\_\+message\hspace{0.3cm}{\ttfamily [private]}}



Referenced by \textbf{ RAM$<$ BUSWIDTH $>$\+::nb\+\_\+transport\+\_\+fw()}.

\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!m\_name@{m\_name}}
\index{m\_name@{m\_name}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{m\_name}
{\footnotesize\ttfamily \label{class_r_a_m_adb41893ba19e889e56c559f25fc1a68a} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
std\+::string m\+\_\+name\hspace{0.3cm}{\ttfamily [private]}}



Referenced by \textbf{ RAM$<$ BUSWIDTH $>$\+::dump\+\_\+memory()}, \textbf{ RAM$<$ BUSWIDTH $>$\+::get\+\_\+name()}, and \textbf{ RAM$<$ BUSWIDTH $>$\+::nb\+\_\+transport\+\_\+fw()}.

\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!size@{size}}
\index{size@{size}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{size}
{\footnotesize\ttfamily \label{class_r_a_m_a96fc66a459450692c61d56158d7fabba} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
sc\+\_\+dt\+::uint64 size\hspace{0.3cm}{\ttfamily [private]}}



Referenced by \textbf{ RAM$<$ BUSWIDTH $>$\+::\+RAM()}, \textbf{ RAM$<$ BUSWIDTH $>$\+::dump\+\_\+memory()}, and \textbf{ RAM$<$ BUSWIDTH $>$\+::nb\+\_\+transport\+\_\+fw()}.

\index{RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}!socket@{socket}}
\index{socket@{socket}!RAM$<$ BUSWIDTH $>$@{RAM$<$ BUSWIDTH $>$}}
\doxysubsubsection{socket}
{\footnotesize\ttfamily \label{class_r_a_m_afdbe0e43cf391a3af35610ef83ef785a} 
template$<$unsigned int BUSWIDTH = 32$>$ \\
tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket$<$\textbf{ RAM}, BUSWIDTH$>$ socket}



Referenced by \textbf{ RAM$<$ BUSWIDTH $>$\+::\+RAM()}, and \textbf{ RAM$<$ BUSWIDTH $>$\+::nb\+\_\+transport\+\_\+fw()}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
common/\textbf{ memory.\+h}\end{DoxyCompactItemize}
