
Macrorat_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ef4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  08007008  08007008  00017008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073b4  080073b4  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  080073b4  080073b4  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080073b4  080073b4  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073b4  080073b4  000173b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073b8  080073b8  000173b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  080073bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001d8  08007594  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000480  08007594  00020480  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a582  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ddb  00000000  00000000  0002a7c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c08  00000000  00000000  0002c5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000093e  00000000  00000000  0002d1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018cee  00000000  00000000  0002daee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ca57  00000000  00000000  000467dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f79f  00000000  00000000  00053233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000041cc  00000000  00000000  000e29d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000e6ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08006fec 	.word	0x08006fec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08006fec 	.word	0x08006fec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_fmul>:
 8000b28:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b30:	bf1e      	ittt	ne
 8000b32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b36:	ea92 0f0c 	teqne	r2, ip
 8000b3a:	ea93 0f0c 	teqne	r3, ip
 8000b3e:	d06f      	beq.n	8000c20 <__aeabi_fmul+0xf8>
 8000b40:	441a      	add	r2, r3
 8000b42:	ea80 0c01 	eor.w	ip, r0, r1
 8000b46:	0240      	lsls	r0, r0, #9
 8000b48:	bf18      	it	ne
 8000b4a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b4e:	d01e      	beq.n	8000b8e <__aeabi_fmul+0x66>
 8000b50:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b54:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b58:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b5c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b60:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b64:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b68:	bf3e      	ittt	cc
 8000b6a:	0049      	lslcc	r1, r1, #1
 8000b6c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b70:	005b      	lslcc	r3, r3, #1
 8000b72:	ea40 0001 	orr.w	r0, r0, r1
 8000b76:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b7a:	2afd      	cmp	r2, #253	; 0xfd
 8000b7c:	d81d      	bhi.n	8000bba <__aeabi_fmul+0x92>
 8000b7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000b82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b86:	bf08      	it	eq
 8000b88:	f020 0001 	biceq.w	r0, r0, #1
 8000b8c:	4770      	bx	lr
 8000b8e:	f090 0f00 	teq	r0, #0
 8000b92:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b96:	bf08      	it	eq
 8000b98:	0249      	lsleq	r1, r1, #9
 8000b9a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b9e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ba2:	3a7f      	subs	r2, #127	; 0x7f
 8000ba4:	bfc2      	ittt	gt
 8000ba6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000baa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bae:	4770      	bxgt	lr
 8000bb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb4:	f04f 0300 	mov.w	r3, #0
 8000bb8:	3a01      	subs	r2, #1
 8000bba:	dc5d      	bgt.n	8000c78 <__aeabi_fmul+0x150>
 8000bbc:	f112 0f19 	cmn.w	r2, #25
 8000bc0:	bfdc      	itt	le
 8000bc2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000bc6:	4770      	bxle	lr
 8000bc8:	f1c2 0200 	rsb	r2, r2, #0
 8000bcc:	0041      	lsls	r1, r0, #1
 8000bce:	fa21 f102 	lsr.w	r1, r1, r2
 8000bd2:	f1c2 0220 	rsb	r2, r2, #32
 8000bd6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bda:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bde:	f140 0000 	adc.w	r0, r0, #0
 8000be2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000be6:	bf08      	it	eq
 8000be8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bec:	4770      	bx	lr
 8000bee:	f092 0f00 	teq	r2, #0
 8000bf2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000bf6:	bf02      	ittt	eq
 8000bf8:	0040      	lsleq	r0, r0, #1
 8000bfa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bfe:	3a01      	subeq	r2, #1
 8000c00:	d0f9      	beq.n	8000bf6 <__aeabi_fmul+0xce>
 8000c02:	ea40 000c 	orr.w	r0, r0, ip
 8000c06:	f093 0f00 	teq	r3, #0
 8000c0a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c0e:	bf02      	ittt	eq
 8000c10:	0049      	lsleq	r1, r1, #1
 8000c12:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c16:	3b01      	subeq	r3, #1
 8000c18:	d0f9      	beq.n	8000c0e <__aeabi_fmul+0xe6>
 8000c1a:	ea41 010c 	orr.w	r1, r1, ip
 8000c1e:	e78f      	b.n	8000b40 <__aeabi_fmul+0x18>
 8000c20:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c24:	ea92 0f0c 	teq	r2, ip
 8000c28:	bf18      	it	ne
 8000c2a:	ea93 0f0c 	teqne	r3, ip
 8000c2e:	d00a      	beq.n	8000c46 <__aeabi_fmul+0x11e>
 8000c30:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c34:	bf18      	it	ne
 8000c36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c3a:	d1d8      	bne.n	8000bee <__aeabi_fmul+0xc6>
 8000c3c:	ea80 0001 	eor.w	r0, r0, r1
 8000c40:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f090 0f00 	teq	r0, #0
 8000c4a:	bf17      	itett	ne
 8000c4c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c50:	4608      	moveq	r0, r1
 8000c52:	f091 0f00 	teqne	r1, #0
 8000c56:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c5a:	d014      	beq.n	8000c86 <__aeabi_fmul+0x15e>
 8000c5c:	ea92 0f0c 	teq	r2, ip
 8000c60:	d101      	bne.n	8000c66 <__aeabi_fmul+0x13e>
 8000c62:	0242      	lsls	r2, r0, #9
 8000c64:	d10f      	bne.n	8000c86 <__aeabi_fmul+0x15e>
 8000c66:	ea93 0f0c 	teq	r3, ip
 8000c6a:	d103      	bne.n	8000c74 <__aeabi_fmul+0x14c>
 8000c6c:	024b      	lsls	r3, r1, #9
 8000c6e:	bf18      	it	ne
 8000c70:	4608      	movne	r0, r1
 8000c72:	d108      	bne.n	8000c86 <__aeabi_fmul+0x15e>
 8000c74:	ea80 0001 	eor.w	r0, r0, r1
 8000c78:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bx	lr

08000c90 <__aeabi_fdiv>:
 8000c90:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c94:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c98:	bf1e      	ittt	ne
 8000c9a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c9e:	ea92 0f0c 	teqne	r2, ip
 8000ca2:	ea93 0f0c 	teqne	r3, ip
 8000ca6:	d069      	beq.n	8000d7c <__aeabi_fdiv+0xec>
 8000ca8:	eba2 0203 	sub.w	r2, r2, r3
 8000cac:	ea80 0c01 	eor.w	ip, r0, r1
 8000cb0:	0249      	lsls	r1, r1, #9
 8000cb2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cb6:	d037      	beq.n	8000d28 <__aeabi_fdiv+0x98>
 8000cb8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cbc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cc0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cc4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	bf38      	it	cc
 8000ccc:	005b      	lslcc	r3, r3, #1
 8000cce:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000cd2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	bf24      	itt	cs
 8000cda:	1a5b      	subcs	r3, r3, r1
 8000cdc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ce0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ce4:	bf24      	itt	cs
 8000ce6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000cea:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cee:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000cf2:	bf24      	itt	cs
 8000cf4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000cf8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000cfc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d00:	bf24      	itt	cs
 8000d02:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d06:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d0a:	011b      	lsls	r3, r3, #4
 8000d0c:	bf18      	it	ne
 8000d0e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d12:	d1e0      	bne.n	8000cd6 <__aeabi_fdiv+0x46>
 8000d14:	2afd      	cmp	r2, #253	; 0xfd
 8000d16:	f63f af50 	bhi.w	8000bba <__aeabi_fmul+0x92>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d2c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d30:	327f      	adds	r2, #127	; 0x7f
 8000d32:	bfc2      	ittt	gt
 8000d34:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d38:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3c:	4770      	bxgt	lr
 8000d3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	3a01      	subs	r2, #1
 8000d48:	e737      	b.n	8000bba <__aeabi_fmul+0x92>
 8000d4a:	f092 0f00 	teq	r2, #0
 8000d4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d52:	bf02      	ittt	eq
 8000d54:	0040      	lsleq	r0, r0, #1
 8000d56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5a:	3a01      	subeq	r2, #1
 8000d5c:	d0f9      	beq.n	8000d52 <__aeabi_fdiv+0xc2>
 8000d5e:	ea40 000c 	orr.w	r0, r0, ip
 8000d62:	f093 0f00 	teq	r3, #0
 8000d66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6a:	bf02      	ittt	eq
 8000d6c:	0049      	lsleq	r1, r1, #1
 8000d6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d72:	3b01      	subeq	r3, #1
 8000d74:	d0f9      	beq.n	8000d6a <__aeabi_fdiv+0xda>
 8000d76:	ea41 010c 	orr.w	r1, r1, ip
 8000d7a:	e795      	b.n	8000ca8 <__aeabi_fdiv+0x18>
 8000d7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d80:	ea92 0f0c 	teq	r2, ip
 8000d84:	d108      	bne.n	8000d98 <__aeabi_fdiv+0x108>
 8000d86:	0242      	lsls	r2, r0, #9
 8000d88:	f47f af7d 	bne.w	8000c86 <__aeabi_fmul+0x15e>
 8000d8c:	ea93 0f0c 	teq	r3, ip
 8000d90:	f47f af70 	bne.w	8000c74 <__aeabi_fmul+0x14c>
 8000d94:	4608      	mov	r0, r1
 8000d96:	e776      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000d98:	ea93 0f0c 	teq	r3, ip
 8000d9c:	d104      	bne.n	8000da8 <__aeabi_fdiv+0x118>
 8000d9e:	024b      	lsls	r3, r1, #9
 8000da0:	f43f af4c 	beq.w	8000c3c <__aeabi_fmul+0x114>
 8000da4:	4608      	mov	r0, r1
 8000da6:	e76e      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000da8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dac:	bf18      	it	ne
 8000dae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db2:	d1ca      	bne.n	8000d4a <__aeabi_fdiv+0xba>
 8000db4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000db8:	f47f af5c 	bne.w	8000c74 <__aeabi_fmul+0x14c>
 8000dbc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000dc0:	f47f af3c 	bne.w	8000c3c <__aeabi_fmul+0x114>
 8000dc4:	e75f      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_f2iz>:
 8000dc8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000dcc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000dd0:	d30f      	bcc.n	8000df2 <__aeabi_f2iz+0x2a>
 8000dd2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000dd6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dda:	d90d      	bls.n	8000df8 <__aeabi_f2iz+0x30>
 8000ddc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000de0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000de4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000de8:	fa23 f002 	lsr.w	r0, r3, r2
 8000dec:	bf18      	it	ne
 8000dee:	4240      	negne	r0, r0
 8000df0:	4770      	bx	lr
 8000df2:	f04f 0000 	mov.w	r0, #0
 8000df6:	4770      	bx	lr
 8000df8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000dfc:	d101      	bne.n	8000e02 <__aeabi_f2iz+0x3a>
 8000dfe:	0242      	lsls	r2, r0, #9
 8000e00:	d105      	bne.n	8000e0e <__aeabi_f2iz+0x46>
 8000e02:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e0c:	4770      	bx	lr
 8000e0e:	f04f 0000 	mov.w	r0, #0
 8000e12:	4770      	bx	lr

08000e14 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e1c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e20:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000e24:	f003 0301 	and.w	r3, r3, #1
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d013      	beq.n	8000e54 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000e2c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e30:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000e34:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00b      	beq.n	8000e54 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000e3c:	e000      	b.n	8000e40 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000e3e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000e40:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d0f9      	beq.n	8000e3e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000e4a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	b2d2      	uxtb	r2, r2
 8000e52:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000e54:	687b      	ldr	r3, [r7, #4]
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr

08000e60 <calc_v_batt>:

	return sum / 15;
}

float calc_v_batt()
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	ADC1_Select_CH1();
 8000e64:	f000 fc34 	bl	80016d0 <ADC1_Select_CH1>

	HAL_ADC_Start(&hadc1);
 8000e68:	4819      	ldr	r0, [pc, #100]	; (8000ed0 <calc_v_batt+0x70>)
 8000e6a:	f001 f82f 	bl	8001ecc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000e6e:	f04f 31ff 	mov.w	r1, #4294967295
 8000e72:	4817      	ldr	r0, [pc, #92]	; (8000ed0 <calc_v_batt+0x70>)
 8000e74:	f001 f904 	bl	8002080 <HAL_ADC_PollForConversion>
	battery_reading = HAL_ADC_GetValue(&hadc1);
 8000e78:	4815      	ldr	r0, [pc, #84]	; (8000ed0 <calc_v_batt+0x70>)
 8000e7a:	f001 fa07 	bl	800228c <HAL_ADC_GetValue>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <calc_v_batt+0x74>)
 8000e84:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 8000e86:	4812      	ldr	r0, [pc, #72]	; (8000ed0 <calc_v_batt+0x70>)
 8000e88:	f001 f8ce 	bl	8002028 <HAL_ADC_Stop>

	// multiply by ratio to convert to V, then multiply by 3
    return battery_reading * v_ratio * 3;
 8000e8c:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <calc_v_batt+0x74>)
 8000e8e:	881b      	ldrh	r3, [r3, #0]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fab7 	bl	8000404 <__aeabi_i2d>
 8000e96:	a30c      	add	r3, pc, #48	; (adr r3, 8000ec8 <calc_v_batt+0x68>)
 8000e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e9c:	f7ff fb1c 	bl	80004d8 <__aeabi_dmul>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	4610      	mov	r0, r2
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	f04f 0200 	mov.w	r2, #0
 8000eac:	4b0a      	ldr	r3, [pc, #40]	; (8000ed8 <calc_v_batt+0x78>)
 8000eae:	f7ff fb13 	bl	80004d8 <__aeabi_dmul>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fde5 	bl	8000a88 <__aeabi_d2f>
 8000ebe:	4603      	mov	r3, r0
//	v_meter = measure_battery(BATTERY);
//	fl_v_meter = (float)(v_meter)/1206;
//	fl_batt_volt = (float)(v_meter*3)/1206;
    //batt volt obtained through voltage division

}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	f3af 8000 	nop.w
 8000ec8:	a31bf95b 	.word	0xa31bf95b
 8000ecc:	3f4ac72b 	.word	0x3f4ac72b
 8000ed0:	200001f4 	.word	0x200001f4
 8000ed4:	20000320 	.word	0x20000320
 8000ed8:	40080000 	.word	0x40080000

08000edc <calc_PWM>:

int calc_PWM(float voltage)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	return (voltage/v_batt)*2047;
 8000ee4:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <calc_PWM+0x30>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f7ff fed0 	bl	8000c90 <__aeabi_fdiv>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	4907      	ldr	r1, [pc, #28]	; (8000f10 <calc_PWM+0x34>)
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fe17 	bl	8000b28 <__aeabi_fmul>
 8000efa:	4603      	mov	r3, r0
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff63 	bl	8000dc8 <__aeabi_f2iz>
 8000f02:	4603      	mov	r3, r0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000324 	.word	0x20000324
 8000f10:	44ffe000 	.word	0x44ffe000

08000f14 <calc_distance>:

int calc_distance()
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
	return (d_L + d_R)/2;
 8000f18:	4b05      	ldr	r3, [pc, #20]	; (8000f30 <calc_distance+0x1c>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <calc_distance+0x20>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4413      	add	r3, r2
 8000f22:	0fda      	lsrs	r2, r3, #31
 8000f24:	4413      	add	r3, r2
 8000f26:	105b      	asrs	r3, r3, #1
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bc80      	pop	{r7}
 8000f2e:	4770      	bx	lr
 8000f30:	20000304 	.word	0x20000304
 8000f34:	20000308 	.word	0x20000308

08000f38 <calc_angle>:

int calc_angle()
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	int angle = (int)((d_R - d_L)/(2.0 * RW) * (180.0/M_PI)) % 360;
 8000f3e:	4b22      	ldr	r3, [pc, #136]	; (8000fc8 <calc_angle+0x90>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	4b22      	ldr	r3, [pc, #136]	; (8000fcc <calc_angle+0x94>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fa5b 	bl	8000404 <__aeabi_i2d>
 8000f4e:	f04f 0200 	mov.w	r2, #0
 8000f52:	4b1f      	ldr	r3, [pc, #124]	; (8000fd0 <calc_angle+0x98>)
 8000f54:	f7ff fbea 	bl	800072c <__aeabi_ddiv>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4619      	mov	r1, r3
 8000f60:	a317      	add	r3, pc, #92	; (adr r3, 8000fc0 <calc_angle+0x88>)
 8000f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f66:	f7ff fab7 	bl	80004d8 <__aeabi_dmul>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	4610      	mov	r0, r2
 8000f70:	4619      	mov	r1, r3
 8000f72:	f7ff fd61 	bl	8000a38 <__aeabi_d2iz>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4a16      	ldr	r2, [pc, #88]	; (8000fd4 <calc_angle+0x9c>)
 8000f7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f7e:	441a      	add	r2, r3
 8000f80:	1211      	asrs	r1, r2, #8
 8000f82:	17da      	asrs	r2, r3, #31
 8000f84:	1a8a      	subs	r2, r1, r2
 8000f86:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8000f8a:	fb01 f202 	mul.w	r2, r1, r2
 8000f8e:	1a9b      	subs	r3, r3, r2
 8000f90:	607b      	str	r3, [r7, #4]

	// These next statements ensure the result is between -180 and 180
	if (angle > 180)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2bb4      	cmp	r3, #180	; 0xb4
 8000f96:	dd04      	ble.n	8000fa2 <calc_angle+0x6a>
	{
		angle -= 360;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	e007      	b.n	8000fb2 <calc_angle+0x7a>
	}
	else if (angle < -180)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8000fa8:	da03      	bge.n	8000fb2 <calc_angle+0x7a>
	{
		angle += 360;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000fb0:	607b      	str	r3, [r7, #4]
	}

	return angle;
 8000fb2:	687b      	ldr	r3, [r7, #4]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	f3af 8000 	nop.w
 8000fc0:	1a63c1f8 	.word	0x1a63c1f8
 8000fc4:	404ca5dc 	.word	0x404ca5dc
 8000fc8:	20000308 	.word	0x20000308
 8000fcc:	20000304 	.word	0x20000304
 8000fd0:	40548000 	.word	0x40548000
 8000fd4:	b60b60b7 	.word	0xb60b60b7

08000fd8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	// this is the left encoder timer
	if (htim->Instance == TIM3) {
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a44      	ldr	r2, [pc, #272]	; (80010f8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d13b      	bne.n	8001062 <HAL_TIM_IC_CaptureCallback+0x8a>
		//enc_left = __HAL_TIM_GET_COUNTER(htim);
		raw_count_left = __HAL_TIM_GET_COUNTER(htim);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	4b42      	ldr	r3, [pc, #264]	; (80010fc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000ff4:	801a      	strh	r2, [r3, #0]
		enc_left -= (int16_t)(raw_count_left - prev_count_left);
 8000ff6:	4b42      	ldr	r3, [pc, #264]	; (8001100 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a40      	ldr	r2, [pc, #256]	; (80010fc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000ffc:	8811      	ldrh	r1, [r2, #0]
 8000ffe:	4a41      	ldr	r2, [pc, #260]	; (8001104 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001000:	8812      	ldrh	r2, [r2, #0]
 8001002:	1a8a      	subs	r2, r1, r2
 8001004:	b292      	uxth	r2, r2
 8001006:	b212      	sxth	r2, r2
 8001008:	1a9b      	subs	r3, r3, r2
 800100a:	4a3d      	ldr	r2, [pc, #244]	; (8001100 <HAL_TIM_IC_CaptureCallback+0x128>)
 800100c:	6013      	str	r3, [r2, #0]
		d_L = (enc_left / 360.0) * (M_PI * diameter);
 800100e:	4b3c      	ldr	r3, [pc, #240]	; (8001100 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff f9f6 	bl	8000404 <__aeabi_i2d>
 8001018:	f04f 0200 	mov.w	r2, #0
 800101c:	4b3a      	ldr	r3, [pc, #232]	; (8001108 <HAL_TIM_IC_CaptureCallback+0x130>)
 800101e:	f7ff fb85 	bl	800072c <__aeabi_ddiv>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	4610      	mov	r0, r2
 8001028:	4619      	mov	r1, r3
 800102a:	a331      	add	r3, pc, #196	; (adr r3, 80010f0 <HAL_TIM_IC_CaptureCallback+0x118>)
 800102c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001030:	f7ff fa52 	bl	80004d8 <__aeabi_dmul>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4610      	mov	r0, r2
 800103a:	4619      	mov	r1, r3
 800103c:	f7ff fcfc 	bl	8000a38 <__aeabi_d2iz>
 8001040:	4603      	mov	r3, r0
 8001042:	4a32      	ldr	r2, [pc, #200]	; (800110c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001044:	6013      	str	r3, [r2, #0]
		d_center = calc_distance();	// updates distance whenever d_L changes
 8001046:	f7ff ff65 	bl	8000f14 <calc_distance>
 800104a:	4603      	mov	r3, r0
 800104c:	4a30      	ldr	r2, [pc, #192]	; (8001110 <HAL_TIM_IC_CaptureCallback+0x138>)
 800104e:	6013      	str	r3, [r2, #0]
		angle = calc_angle();
 8001050:	f7ff ff72 	bl	8000f38 <calc_angle>
 8001054:	4603      	mov	r3, r0
 8001056:	4a2f      	ldr	r2, [pc, #188]	; (8001114 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001058:	6013      	str	r3, [r2, #0]

		prev_count_left = raw_count_left;
 800105a:	4b28      	ldr	r3, [pc, #160]	; (80010fc <HAL_TIM_IC_CaptureCallback+0x124>)
 800105c:	881a      	ldrh	r2, [r3, #0]
 800105e:	4b29      	ldr	r3, [pc, #164]	; (8001104 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001060:	801a      	strh	r2, [r3, #0]
	}
	if (htim->Instance == TIM4) {
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a2c      	ldr	r2, [pc, #176]	; (8001118 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d13b      	bne.n	80010e4 <HAL_TIM_IC_CaptureCallback+0x10c>
		//enc_right = __HAL_TIM_GET_COUNTER(htim);
		raw_count_right = __HAL_TIM_GET_COUNTER(htim);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001072:	b29a      	uxth	r2, r3
 8001074:	4b29      	ldr	r3, [pc, #164]	; (800111c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001076:	801a      	strh	r2, [r3, #0]
		enc_right -= (int16_t)(raw_count_right - prev_count_right);
 8001078:	4b29      	ldr	r3, [pc, #164]	; (8001120 <HAL_TIM_IC_CaptureCallback+0x148>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a27      	ldr	r2, [pc, #156]	; (800111c <HAL_TIM_IC_CaptureCallback+0x144>)
 800107e:	8811      	ldrh	r1, [r2, #0]
 8001080:	4a28      	ldr	r2, [pc, #160]	; (8001124 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001082:	8812      	ldrh	r2, [r2, #0]
 8001084:	1a8a      	subs	r2, r1, r2
 8001086:	b292      	uxth	r2, r2
 8001088:	b212      	sxth	r2, r2
 800108a:	1a9b      	subs	r3, r3, r2
 800108c:	4a24      	ldr	r2, [pc, #144]	; (8001120 <HAL_TIM_IC_CaptureCallback+0x148>)
 800108e:	6013      	str	r3, [r2, #0]
		d_R = (enc_right / 360.0) * (M_PI * diameter);
 8001090:	4b23      	ldr	r3, [pc, #140]	; (8001120 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff f9b5 	bl	8000404 <__aeabi_i2d>
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	4b1a      	ldr	r3, [pc, #104]	; (8001108 <HAL_TIM_IC_CaptureCallback+0x130>)
 80010a0:	f7ff fb44 	bl	800072c <__aeabi_ddiv>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	a310      	add	r3, pc, #64	; (adr r3, 80010f0 <HAL_TIM_IC_CaptureCallback+0x118>)
 80010ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b2:	f7ff fa11 	bl	80004d8 <__aeabi_dmul>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4610      	mov	r0, r2
 80010bc:	4619      	mov	r1, r3
 80010be:	f7ff fcbb 	bl	8000a38 <__aeabi_d2iz>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4a18      	ldr	r2, [pc, #96]	; (8001128 <HAL_TIM_IC_CaptureCallback+0x150>)
 80010c6:	6013      	str	r3, [r2, #0]
		d_center = calc_distance();
 80010c8:	f7ff ff24 	bl	8000f14 <calc_distance>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a10      	ldr	r2, [pc, #64]	; (8001110 <HAL_TIM_IC_CaptureCallback+0x138>)
 80010d0:	6013      	str	r3, [r2, #0]
		angle = calc_angle();
 80010d2:	f7ff ff31 	bl	8000f38 <calc_angle>
 80010d6:	4603      	mov	r3, r0
 80010d8:	4a0e      	ldr	r2, [pc, #56]	; (8001114 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80010da:	6013      	str	r3, [r2, #0]

		prev_count_right = raw_count_right;
 80010dc:	4b0f      	ldr	r3, [pc, #60]	; (800111c <HAL_TIM_IC_CaptureCallback+0x144>)
 80010de:	881a      	ldrh	r2, [r3, #0]
 80010e0:	4b10      	ldr	r3, [pc, #64]	; (8001124 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80010e2:	801a      	strh	r2, [r3, #0]
	}
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	f3af 8000 	nop.w
 80010f0:	2ee64e81 	.word	0x2ee64e81
 80010f4:	4059eb0b 	.word	0x4059eb0b
 80010f8:	40000400 	.word	0x40000400
 80010fc:	20000314 	.word	0x20000314
 8001100:	200002fc 	.word	0x200002fc
 8001104:	20000318 	.word	0x20000318
 8001108:	40768000 	.word	0x40768000
 800110c:	20000304 	.word	0x20000304
 8001110:	2000030c 	.word	0x2000030c
 8001114:	20000310 	.word	0x20000310
 8001118:	40000800 	.word	0x40000800
 800111c:	20000316 	.word	0x20000316
 8001120:	20000300 	.word	0x20000300
 8001124:	2000031a 	.word	0x2000031a
 8001128:	20000308 	.word	0x20000308

0800112c <PWM_graph_test>:
//	dis_R = average_dist(R);
//	dis_L = average_dist(L);
}

void PWM_graph_test()
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	v_batt = calc_v_batt();		// variables for live expressions
 8001130:	f7ff fe96 	bl	8000e60 <calc_v_batt>
 8001134:	4603      	mov	r3, r0
 8001136:	4a25      	ldr	r2, [pc, #148]	; (80011cc <PWM_graph_test+0xa0>)
 8001138:	6013      	str	r3, [r2, #0]
	motor_PWM = calc_PWM(base_v_motor);
 800113a:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <PWM_graph_test+0xa4>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fecc 	bl	8000edc <calc_PWM>
 8001144:	4603      	mov	r3, r0
 8001146:	4a23      	ldr	r2, [pc, #140]	; (80011d4 <PWM_graph_test+0xa8>)
 8001148:	6013      	str	r3, [r2, #0]

	TIM2->CCR4 = motor_PWM;
 800114a:	4b22      	ldr	r3, [pc, #136]	; (80011d4 <PWM_graph_test+0xa8>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001152:	641a      	str	r2, [r3, #64]	; 0x40
	TIM2->CCR3 = motor_PWM;
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <PWM_graph_test+0xa8>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800115c:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_GPIO_WritePin(ML_FWD_GPIO_Port, ML_FWD_Pin, 1);
 800115e:	2201      	movs	r2, #1
 8001160:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001164:	481c      	ldr	r0, [pc, #112]	; (80011d8 <PWM_graph_test+0xac>)
 8001166:	f001 fcc3 	bl	8002af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ML_BWD_GPIO_Port, ML_BWD_Pin, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001170:	481a      	ldr	r0, [pc, #104]	; (80011dc <PWM_graph_test+0xb0>)
 8001172:	f001 fcbd 	bl	8002af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MR_FWD_GPIO_Port, MR_FWD_Pin, 1);
 8001176:	2201      	movs	r2, #1
 8001178:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800117c:	4817      	ldr	r0, [pc, #92]	; (80011dc <PWM_graph_test+0xb0>)
 800117e:	f001 fcb7 	bl	8002af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MR_BWD_GPIO_Port, MR_BWD_Pin, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001188:	4814      	ldr	r0, [pc, #80]	; (80011dc <PWM_graph_test+0xb0>)
 800118a:	f001 fcb1 	bl	8002af0 <HAL_GPIO_WritePin>

	HAL_Delay(60000);
 800118e:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001192:	f000 fd9f 	bl	8001cd4 <HAL_Delay>

	HAL_GPIO_WritePin(ML_FWD_GPIO_Port, ML_FWD_Pin, 0);	// stop both motors
 8001196:	2200      	movs	r2, #0
 8001198:	f44f 7180 	mov.w	r1, #256	; 0x100
 800119c:	480e      	ldr	r0, [pc, #56]	; (80011d8 <PWM_graph_test+0xac>)
 800119e:	f001 fca7 	bl	8002af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ML_BWD_GPIO_Port, ML_BWD_Pin, 0);
 80011a2:	2200      	movs	r2, #0
 80011a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011a8:	480c      	ldr	r0, [pc, #48]	; (80011dc <PWM_graph_test+0xb0>)
 80011aa:	f001 fca1 	bl	8002af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MR_FWD_GPIO_Port, MR_FWD_Pin, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011b4:	4809      	ldr	r0, [pc, #36]	; (80011dc <PWM_graph_test+0xb0>)
 80011b6:	f001 fc9b 	bl	8002af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MR_BWD_GPIO_Port, MR_BWD_Pin, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011c0:	4806      	ldr	r0, [pc, #24]	; (80011dc <PWM_graph_test+0xb0>)
 80011c2:	f001 fc95 	bl	8002af0 <HAL_GPIO_WritePin>
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000324 	.word	0x20000324
 80011d0:	20000000 	.word	0x20000000
 80011d4:	2000031c 	.word	0x2000031c
 80011d8:	40010800 	.word	0x40010800
 80011dc:	40010c00 	.word	0x40010c00

080011e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e4:	f000 fd14 	bl	8001c10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e8:	f000 f824 	bl	8001234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ec:	f000 f9e4 	bl	80015b8 <MX_GPIO_Init>
  MX_TIM2_Init();
 80011f0:	f000 f8ba 	bl	8001368 <MX_TIM2_Init>
  MX_ADC1_Init();
 80011f4:	f000 f87a 	bl	80012ec <MX_ADC1_Init>
  MX_TIM3_Init();
 80011f8:	f000 f936 	bl	8001468 <MX_TIM3_Init>
  MX_TIM4_Init();
 80011fc:	f000 f988 	bl	8001510 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_Base_Start_IT(&htim2);
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001200:	2108      	movs	r1, #8
 8001202:	4809      	ldr	r0, [pc, #36]	; (8001228 <main+0x48>)
 8001204:	f002 fa9c 	bl	8003740 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001208:	210c      	movs	r1, #12
 800120a:	4807      	ldr	r0, [pc, #28]	; (8001228 <main+0x48>)
 800120c:	f002 fa98 	bl	8003740 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8001210:	213c      	movs	r1, #60	; 0x3c
 8001212:	4806      	ldr	r0, [pc, #24]	; (800122c <main+0x4c>)
 8001214:	f002 fbd8 	bl	80039c8 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8001218:	213c      	movs	r1, #60	; 0x3c
 800121a:	4805      	ldr	r0, [pc, #20]	; (8001230 <main+0x50>)
 800121c:	f002 fbd4 	bl	80039c8 <HAL_TIM_Encoder_Start_IT>

  PWM_graph_test();
 8001220:	f7ff ff84 	bl	800112c <PWM_graph_test>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8001224:	e7fe      	b.n	8001224 <main+0x44>
 8001226:	bf00      	nop
 8001228:	20000224 	.word	0x20000224
 800122c:	2000026c 	.word	0x2000026c
 8001230:	200002b4 	.word	0x200002b4

08001234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b094      	sub	sp, #80	; 0x50
 8001238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800123e:	2228      	movs	r2, #40	; 0x28
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f003 ff91 	bl	800516a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001264:	2301      	movs	r3, #1
 8001266:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001268:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800126c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800126e:	2300      	movs	r3, #0
 8001270:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001272:	2301      	movs	r3, #1
 8001274:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001276:	2302      	movs	r3, #2
 8001278:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800127a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800127e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001280:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001284:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001286:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800128a:	4618      	mov	r0, r3
 800128c:	f001 fc48 	bl	8002b20 <HAL_RCC_OscConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001296:	f000 fa49 	bl	800172c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129a:	230f      	movs	r3, #15
 800129c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800129e:	2302      	movs	r3, #2
 80012a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a2:	2300      	movs	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012aa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80012ac:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	2102      	movs	r1, #2
 80012b8:	4618      	mov	r0, r3
 80012ba:	f001 feb3 	bl	8003024 <HAL_RCC_ClockConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012c4:	f000 fa32 	bl	800172c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012c8:	2302      	movs	r3, #2
 80012ca:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	4618      	mov	r0, r3
 80012d4:	f002 f820 	bl	8003318 <HAL_RCCEx_PeriphCLKConfig>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80012de:	f000 fa25 	bl	800172c <Error_Handler>
  }
}
 80012e2:	bf00      	nop
 80012e4:	3750      	adds	r7, #80	; 0x50
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012fc:	4b18      	ldr	r3, [pc, #96]	; (8001360 <MX_ADC1_Init+0x74>)
 80012fe:	4a19      	ldr	r2, [pc, #100]	; (8001364 <MX_ADC1_Init+0x78>)
 8001300:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001302:	4b17      	ldr	r3, [pc, #92]	; (8001360 <MX_ADC1_Init+0x74>)
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001308:	4b15      	ldr	r3, [pc, #84]	; (8001360 <MX_ADC1_Init+0x74>)
 800130a:	2200      	movs	r2, #0
 800130c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800130e:	4b14      	ldr	r3, [pc, #80]	; (8001360 <MX_ADC1_Init+0x74>)
 8001310:	2200      	movs	r2, #0
 8001312:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001314:	4b12      	ldr	r3, [pc, #72]	; (8001360 <MX_ADC1_Init+0x74>)
 8001316:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800131a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800131c:	4b10      	ldr	r3, [pc, #64]	; (8001360 <MX_ADC1_Init+0x74>)
 800131e:	2200      	movs	r2, #0
 8001320:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <MX_ADC1_Init+0x74>)
 8001324:	2201      	movs	r2, #1
 8001326:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001328:	480d      	ldr	r0, [pc, #52]	; (8001360 <MX_ADC1_Init+0x74>)
 800132a:	f000 fcf7 	bl	8001d1c <HAL_ADC_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001334:	f000 f9fa 	bl	800172c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001338:	2309      	movs	r3, #9
 800133a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800133c:	2301      	movs	r3, #1
 800133e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	4619      	mov	r1, r3
 8001348:	4805      	ldr	r0, [pc, #20]	; (8001360 <MX_ADC1_Init+0x74>)
 800134a:	f000 ffab 	bl	80022a4 <HAL_ADC_ConfigChannel>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001354:	f000 f9ea 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200001f4 	.word	0x200001f4
 8001364:	40012400 	.word	0x40012400

08001368 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08e      	sub	sp, #56	; 0x38
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800136e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800137c:	f107 0320 	add.w	r3, r7, #32
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
 8001394:	615a      	str	r2, [r3, #20]
 8001396:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001398:	4b32      	ldr	r3, [pc, #200]	; (8001464 <MX_TIM2_Init+0xfc>)
 800139a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800139e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 80013a0:	4b30      	ldr	r3, [pc, #192]	; (8001464 <MX_TIM2_Init+0xfc>)
 80013a2:	2248      	movs	r2, #72	; 0x48
 80013a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a6:	4b2f      	ldr	r3, [pc, #188]	; (8001464 <MX_TIM2_Init+0xfc>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80013ac:	4b2d      	ldr	r3, [pc, #180]	; (8001464 <MX_TIM2_Init+0xfc>)
 80013ae:	f242 7210 	movw	r2, #10000	; 0x2710
 80013b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b4:	4b2b      	ldr	r3, [pc, #172]	; (8001464 <MX_TIM2_Init+0xfc>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013ba:	4b2a      	ldr	r3, [pc, #168]	; (8001464 <MX_TIM2_Init+0xfc>)
 80013bc:	2280      	movs	r2, #128	; 0x80
 80013be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013c0:	4828      	ldr	r0, [pc, #160]	; (8001464 <MX_TIM2_Init+0xfc>)
 80013c2:	f002 f915 	bl	80035f0 <HAL_TIM_Base_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80013cc:	f000 f9ae 	bl	800172c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013d4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013da:	4619      	mov	r1, r3
 80013dc:	4821      	ldr	r0, [pc, #132]	; (8001464 <MX_TIM2_Init+0xfc>)
 80013de:	f002 fd6b 	bl	8003eb8 <HAL_TIM_ConfigClockSource>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80013e8:	f000 f9a0 	bl	800172c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013ec:	481d      	ldr	r0, [pc, #116]	; (8001464 <MX_TIM2_Init+0xfc>)
 80013ee:	f002 f94e 	bl	800368e <HAL_TIM_PWM_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80013f8:	f000 f998 	bl	800172c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013fc:	2300      	movs	r3, #0
 80013fe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001404:	f107 0320 	add.w	r3, r7, #32
 8001408:	4619      	mov	r1, r3
 800140a:	4816      	ldr	r0, [pc, #88]	; (8001464 <MX_TIM2_Init+0xfc>)
 800140c:	f003 f8da 	bl	80045c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001416:	f000 f989 	bl	800172c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800141a:	2360      	movs	r3, #96	; 0x60
 800141c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800142a:	1d3b      	adds	r3, r7, #4
 800142c:	2208      	movs	r2, #8
 800142e:	4619      	mov	r1, r3
 8001430:	480c      	ldr	r0, [pc, #48]	; (8001464 <MX_TIM2_Init+0xfc>)
 8001432:	f002 fc7f 	bl	8003d34 <HAL_TIM_PWM_ConfigChannel>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800143c:	f000 f976 	bl	800172c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	220c      	movs	r2, #12
 8001444:	4619      	mov	r1, r3
 8001446:	4807      	ldr	r0, [pc, #28]	; (8001464 <MX_TIM2_Init+0xfc>)
 8001448:	f002 fc74 	bl	8003d34 <HAL_TIM_PWM_ConfigChannel>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001452:	f000 f96b 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001456:	4803      	ldr	r0, [pc, #12]	; (8001464 <MX_TIM2_Init+0xfc>)
 8001458:	f000 fa94 	bl	8001984 <HAL_TIM_MspPostInit>

}
 800145c:	bf00      	nop
 800145e:	3738      	adds	r7, #56	; 0x38
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	20000224 	.word	0x20000224

08001468 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08c      	sub	sp, #48	; 0x30
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800146e:	f107 030c 	add.w	r3, r7, #12
 8001472:	2224      	movs	r2, #36	; 0x24
 8001474:	2100      	movs	r1, #0
 8001476:	4618      	mov	r0, r3
 8001478:	f003 fe77 	bl	800516a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001484:	4b20      	ldr	r3, [pc, #128]	; (8001508 <MX_TIM3_Init+0xa0>)
 8001486:	4a21      	ldr	r2, [pc, #132]	; (800150c <MX_TIM3_Init+0xa4>)
 8001488:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800148a:	4b1f      	ldr	r3, [pc, #124]	; (8001508 <MX_TIM3_Init+0xa0>)
 800148c:	2200      	movs	r2, #0
 800148e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001490:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <MX_TIM3_Init+0xa0>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001496:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_TIM3_Init+0xa0>)
 8001498:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800149c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800149e:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <MX_TIM3_Init+0xa0>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a4:	4b18      	ldr	r3, [pc, #96]	; (8001508 <MX_TIM3_Init+0xa0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014aa:	2303      	movs	r3, #3
 80014ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80014ae:	2302      	movs	r3, #2
 80014b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014b2:	2301      	movs	r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014b6:	2300      	movs	r3, #0
 80014b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80014be:	2302      	movs	r3, #2
 80014c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014c2:	2301      	movs	r3, #1
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80014ce:	f107 030c 	add.w	r3, r7, #12
 80014d2:	4619      	mov	r1, r3
 80014d4:	480c      	ldr	r0, [pc, #48]	; (8001508 <MX_TIM3_Init+0xa0>)
 80014d6:	f002 f9d5 	bl	8003884 <HAL_TIM_Encoder_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80014e0:	f000 f924 	bl	800172c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e4:	2300      	movs	r3, #0
 80014e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	4619      	mov	r1, r3
 80014f0:	4805      	ldr	r0, [pc, #20]	; (8001508 <MX_TIM3_Init+0xa0>)
 80014f2:	f003 f867 	bl	80045c4 <HAL_TIMEx_MasterConfigSynchronization>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80014fc:	f000 f916 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	3730      	adds	r7, #48	; 0x30
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000026c 	.word	0x2000026c
 800150c:	40000400 	.word	0x40000400

08001510 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08c      	sub	sp, #48	; 0x30
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001516:	f107 030c 	add.w	r3, r7, #12
 800151a:	2224      	movs	r2, #36	; 0x24
 800151c:	2100      	movs	r1, #0
 800151e:	4618      	mov	r0, r3
 8001520:	f003 fe23 	bl	800516a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800152c:	4b20      	ldr	r3, [pc, #128]	; (80015b0 <MX_TIM4_Init+0xa0>)
 800152e:	4a21      	ldr	r2, [pc, #132]	; (80015b4 <MX_TIM4_Init+0xa4>)
 8001530:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001532:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <MX_TIM4_Init+0xa0>)
 8001534:	2200      	movs	r2, #0
 8001536:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001538:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <MX_TIM4_Init+0xa0>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800153e:	4b1c      	ldr	r3, [pc, #112]	; (80015b0 <MX_TIM4_Init+0xa0>)
 8001540:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001544:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001546:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <MX_TIM4_Init+0xa0>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154c:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <MX_TIM4_Init+0xa0>)
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001552:	2303      	movs	r3, #3
 8001554:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001556:	2302      	movs	r3, #2
 8001558:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800155a:	2301      	movs	r3, #1
 800155c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800155e:	2300      	movs	r3, #0
 8001560:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001566:	2302      	movs	r3, #2
 8001568:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800156a:	2301      	movs	r3, #1
 800156c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800156e:	2300      	movs	r3, #0
 8001570:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001576:	f107 030c 	add.w	r3, r7, #12
 800157a:	4619      	mov	r1, r3
 800157c:	480c      	ldr	r0, [pc, #48]	; (80015b0 <MX_TIM4_Init+0xa0>)
 800157e:	f002 f981 	bl	8003884 <HAL_TIM_Encoder_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001588:	f000 f8d0 	bl	800172c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158c:	2300      	movs	r3, #0
 800158e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001594:	1d3b      	adds	r3, r7, #4
 8001596:	4619      	mov	r1, r3
 8001598:	4805      	ldr	r0, [pc, #20]	; (80015b0 <MX_TIM4_Init+0xa0>)
 800159a:	f003 f813 	bl	80045c4 <HAL_TIMEx_MasterConfigSynchronization>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80015a4:	f000 f8c2 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	3730      	adds	r7, #48	; 0x30
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	200002b4 	.word	0x200002b4
 80015b4:	40000800 	.word	0x40000800

080015b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	f107 0310 	add.w	r3, r7, #16
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015cc:	4b2f      	ldr	r3, [pc, #188]	; (800168c <MX_GPIO_Init+0xd4>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a2e      	ldr	r2, [pc, #184]	; (800168c <MX_GPIO_Init+0xd4>)
 80015d2:	f043 0320 	orr.w	r3, r3, #32
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b2c      	ldr	r3, [pc, #176]	; (800168c <MX_GPIO_Init+0xd4>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f003 0320 	and.w	r3, r3, #32
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e4:	4b29      	ldr	r3, [pc, #164]	; (800168c <MX_GPIO_Init+0xd4>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	4a28      	ldr	r2, [pc, #160]	; (800168c <MX_GPIO_Init+0xd4>)
 80015ea:	f043 0304 	orr.w	r3, r3, #4
 80015ee:	6193      	str	r3, [r2, #24]
 80015f0:	4b26      	ldr	r3, [pc, #152]	; (800168c <MX_GPIO_Init+0xd4>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fc:	4b23      	ldr	r3, [pc, #140]	; (800168c <MX_GPIO_Init+0xd4>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	4a22      	ldr	r2, [pc, #136]	; (800168c <MX_GPIO_Init+0xd4>)
 8001602:	f043 0308 	orr.w	r3, r3, #8
 8001606:	6193      	str	r3, [r2, #24]
 8001608:	4b20      	ldr	r3, [pc, #128]	; (800168c <MX_GPIO_Init+0xd4>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0308 	and.w	r3, r3, #8
 8001610:	607b      	str	r3, [r7, #4]
 8001612:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EMIT_R_Pin|EMIT_L_Pin|EMIT_FL_Pin|MR_BWD_Pin
 8001614:	2200      	movs	r2, #0
 8001616:	f64f 4120 	movw	r1, #64544	; 0xfc20
 800161a:	481d      	ldr	r0, [pc, #116]	; (8001690 <MX_GPIO_Init+0xd8>)
 800161c:	f001 fa68 	bl	8002af0 <HAL_GPIO_WritePin>
                          |ML_BWD_Pin|MR_FWD_Pin|EMIT_FR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ML_FWD_GPIO_Port, ML_FWD_Pin, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001626:	481b      	ldr	r0, [pc, #108]	; (8001694 <MX_GPIO_Init+0xdc>)
 8001628:	f001 fa62 	bl	8002af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EMIT_R_Pin EMIT_L_Pin EMIT_FL_Pin MR_BWD_Pin
                           ML_BWD_Pin MR_FWD_Pin EMIT_FR_Pin */
  GPIO_InitStruct.Pin = EMIT_R_Pin|EMIT_L_Pin|EMIT_FL_Pin|MR_BWD_Pin
 800162c:	f64f 4320 	movw	r3, #64544	; 0xfc20
 8001630:	613b      	str	r3, [r7, #16]
                          |ML_BWD_Pin|MR_FWD_Pin|EMIT_FR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001632:	2301      	movs	r3, #1
 8001634:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2302      	movs	r3, #2
 800163c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	4619      	mov	r1, r3
 8001644:	4812      	ldr	r0, [pc, #72]	; (8001690 <MX_GPIO_Init+0xd8>)
 8001646:	f001 f8cf 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ML_FWD_Pin */
  GPIO_InitStruct.Pin = ML_FWD_Pin;
 800164a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800164e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001650:	2301      	movs	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	2302      	movs	r3, #2
 800165a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ML_FWD_GPIO_Port, &GPIO_InitStruct);
 800165c:	f107 0310 	add.w	r3, r7, #16
 8001660:	4619      	mov	r1, r3
 8001662:	480c      	ldr	r0, [pc, #48]	; (8001694 <MX_GPIO_Init+0xdc>)
 8001664:	f001 f8c0 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001668:	f44f 7380 	mov.w	r3, #256	; 0x100
 800166c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166e:	2300      	movs	r3, #0
 8001670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001672:	2301      	movs	r3, #1
 8001674:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001676:	f107 0310 	add.w	r3, r7, #16
 800167a:	4619      	mov	r1, r3
 800167c:	4804      	ldr	r0, [pc, #16]	; (8001690 <MX_GPIO_Init+0xd8>)
 800167e:	f001 f8b3 	bl	80027e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001682:	bf00      	nop
 8001684:	3720      	adds	r7, #32
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40021000 	.word	0x40021000
 8001690:	40010c00 	.word	0x40010c00
 8001694:	40010800 	.word	0x40010800

08001698 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	e009      	b.n	80016be <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	1c5a      	adds	r2, r3, #1
 80016ae:	60ba      	str	r2, [r7, #8]
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fbae 	bl	8000e14 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	3301      	adds	r3, #1
 80016bc:	617b      	str	r3, [r7, #20]
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	dbf1      	blt.n	80016aa <_write+0x12>
  }
  return len;
 80016c6:	687b      	ldr	r3, [r7, #4]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <ADC1_Select_CH1>:

static void ADC1_Select_CH1(void) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_1;
 80016e0:	2301      	movs	r3, #1
 80016e2:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80016e4:	2301      	movs	r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80016e8:	2301      	movs	r3, #1
 80016ea:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	4619      	mov	r1, r3
 80016f0:	4805      	ldr	r0, [pc, #20]	; (8001708 <ADC1_Select_CH1+0x38>)
 80016f2:	f000 fdd7 	bl	80022a4 <HAL_ADC_ConfigChannel>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <ADC1_Select_CH1+0x30>
	{
		Error_Handler();
 80016fc:	f000 f816 	bl	800172c <Error_Handler>
	}
}
 8001700:	bf00      	nop
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200001f4 	.word	0x200001f4

0800170c <HAL_TIM_PeriodElapsedCallback>:
	{
		Error_Handler();
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
//		TIM2->CCR3 = new_PWM;
//
//		prev_d_center = d_center;
	}

	time_count++;
 8001714:	4b04      	ldr	r3, [pc, #16]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	3301      	adds	r3, #1
 800171a:	4a03      	ldr	r2, [pc, #12]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800171c:	6013      	str	r3, [r2, #0]
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr
 8001728:	20000328 	.word	0x20000328

0800172c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001730:	b672      	cpsid	i
}
 8001732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001734:	e7fe      	b.n	8001734 <Error_Handler+0x8>
	...

08001738 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800173e:	4b15      	ldr	r3, [pc, #84]	; (8001794 <HAL_MspInit+0x5c>)
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	4a14      	ldr	r2, [pc, #80]	; (8001794 <HAL_MspInit+0x5c>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6193      	str	r3, [r2, #24]
 800174a:	4b12      	ldr	r3, [pc, #72]	; (8001794 <HAL_MspInit+0x5c>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <HAL_MspInit+0x5c>)
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	4a0e      	ldr	r2, [pc, #56]	; (8001794 <HAL_MspInit+0x5c>)
 800175c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001760:	61d3      	str	r3, [r2, #28]
 8001762:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <HAL_MspInit+0x5c>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800176e:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <HAL_MspInit+0x60>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	4a04      	ldr	r2, [pc, #16]	; (8001798 <HAL_MspInit+0x60>)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800178a:	bf00      	nop
 800178c:	3714      	adds	r7, #20
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr
 8001794:	40021000 	.word	0x40021000
 8001798:	40010000 	.word	0x40010000

0800179c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	; 0x28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	f107 0318 	add.w	r3, r7, #24
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a1f      	ldr	r2, [pc, #124]	; (8001834 <HAL_ADC_MspInit+0x98>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d137      	bne.n	800182c <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017bc:	4b1e      	ldr	r3, [pc, #120]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	4a1d      	ldr	r2, [pc, #116]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017c6:	6193      	str	r3, [r2, #24]
 80017c8:	4b1b      	ldr	r3, [pc, #108]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017d0:	617b      	str	r3, [r7, #20]
 80017d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d4:	4b18      	ldr	r3, [pc, #96]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a17      	ldr	r2, [pc, #92]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017da:	f043 0304 	orr.w	r3, r3, #4
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b15      	ldr	r3, [pc, #84]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ec:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	4a11      	ldr	r2, [pc, #68]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017f2:	f043 0308 	orr.w	r3, r3, #8
 80017f6:	6193      	str	r3, [r2, #24]
 80017f8:	4b0f      	ldr	r3, [pc, #60]	; (8001838 <HAL_ADC_MspInit+0x9c>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	f003 0308 	and.w	r3, r3, #8
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = V_METER_Pin|RECIV_FR_Pin|RECIV_R_Pin;
 8001804:	2332      	movs	r3, #50	; 0x32
 8001806:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001808:	2303      	movs	r3, #3
 800180a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180c:	f107 0318 	add.w	r3, r7, #24
 8001810:	4619      	mov	r1, r3
 8001812:	480a      	ldr	r0, [pc, #40]	; (800183c <HAL_ADC_MspInit+0xa0>)
 8001814:	f000 ffe8 	bl	80027e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RECIV_L_Pin|RECIV_FL_Pin;
 8001818:	2303      	movs	r3, #3
 800181a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800181c:	2303      	movs	r3, #3
 800181e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001820:	f107 0318 	add.w	r3, r7, #24
 8001824:	4619      	mov	r1, r3
 8001826:	4806      	ldr	r0, [pc, #24]	; (8001840 <HAL_ADC_MspInit+0xa4>)
 8001828:	f000 ffde 	bl	80027e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800182c:	bf00      	nop
 800182e:	3728      	adds	r7, #40	; 0x28
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40012400 	.word	0x40012400
 8001838:	40021000 	.word	0x40021000
 800183c:	40010800 	.word	0x40010800
 8001840:	40010c00 	.word	0x40010c00

08001844 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001854:	d113      	bne.n	800187e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001856:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <HAL_TIM_Base_MspInit+0x44>)
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	4a0b      	ldr	r2, [pc, #44]	; (8001888 <HAL_TIM_Base_MspInit+0x44>)
 800185c:	f043 0301 	orr.w	r3, r3, #1
 8001860:	61d3      	str	r3, [r2, #28]
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <HAL_TIM_Base_MspInit+0x44>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2100      	movs	r1, #0
 8001872:	201c      	movs	r0, #28
 8001874:	f000 ff81 	bl	800277a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001878:	201c      	movs	r0, #28
 800187a:	f000 ff9a 	bl	80027b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800187e:	bf00      	nop
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000

0800188c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	; 0x28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0318 	add.w	r3, r7, #24
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a32      	ldr	r2, [pc, #200]	; (8001970 <HAL_TIM_Encoder_MspInit+0xe4>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d12c      	bne.n	8001906 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018ac:	4b31      	ldr	r3, [pc, #196]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 80018ae:	69db      	ldr	r3, [r3, #28]
 80018b0:	4a30      	ldr	r2, [pc, #192]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 80018b2:	f043 0302 	orr.w	r3, r3, #2
 80018b6:	61d3      	str	r3, [r2, #28]
 80018b8:	4b2e      	ldr	r3, [pc, #184]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 80018ba:	69db      	ldr	r3, [r3, #28]
 80018bc:	f003 0302 	and.w	r3, r3, #2
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	4b2b      	ldr	r3, [pc, #172]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	4a2a      	ldr	r2, [pc, #168]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 80018ca:	f043 0304 	orr.w	r3, r3, #4
 80018ce:	6193      	str	r3, [r2, #24]
 80018d0:	4b28      	ldr	r3, [pc, #160]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ML_ENC_A_Pin|ML_ENC_B_Pin;
 80018dc:	23c0      	movs	r3, #192	; 0xc0
 80018de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e0:	2300      	movs	r3, #0
 80018e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e8:	f107 0318 	add.w	r3, r7, #24
 80018ec:	4619      	mov	r1, r3
 80018ee:	4822      	ldr	r0, [pc, #136]	; (8001978 <HAL_TIM_Encoder_MspInit+0xec>)
 80018f0:	f000 ff7a 	bl	80027e8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80018f4:	2200      	movs	r2, #0
 80018f6:	2100      	movs	r1, #0
 80018f8:	201d      	movs	r0, #29
 80018fa:	f000 ff3e 	bl	800277a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018fe:	201d      	movs	r0, #29
 8001900:	f000 ff57 	bl	80027b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001904:	e030      	b.n	8001968 <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM4)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a1c      	ldr	r2, [pc, #112]	; (800197c <HAL_TIM_Encoder_MspInit+0xf0>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d12b      	bne.n	8001968 <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001910:	4b18      	ldr	r3, [pc, #96]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001912:	69db      	ldr	r3, [r3, #28]
 8001914:	4a17      	ldr	r2, [pc, #92]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001916:	f043 0304 	orr.w	r3, r3, #4
 800191a:	61d3      	str	r3, [r2, #28]
 800191c:	4b15      	ldr	r3, [pc, #84]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001928:	4b12      	ldr	r3, [pc, #72]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	4a11      	ldr	r2, [pc, #68]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 800192e:	f043 0308 	orr.w	r3, r3, #8
 8001932:	6193      	str	r3, [r2, #24]
 8001934:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	60bb      	str	r3, [r7, #8]
 800193e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MR_ENC_B_Pin|MR_ENC_A_Pin;
 8001940:	23c0      	movs	r3, #192	; 0xc0
 8001942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001944:	2300      	movs	r3, #0
 8001946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194c:	f107 0318 	add.w	r3, r7, #24
 8001950:	4619      	mov	r1, r3
 8001952:	480b      	ldr	r0, [pc, #44]	; (8001980 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001954:	f000 ff48 	bl	80027e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001958:	2200      	movs	r2, #0
 800195a:	2100      	movs	r1, #0
 800195c:	201e      	movs	r0, #30
 800195e:	f000 ff0c 	bl	800277a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001962:	201e      	movs	r0, #30
 8001964:	f000 ff25 	bl	80027b2 <HAL_NVIC_EnableIRQ>
}
 8001968:	bf00      	nop
 800196a:	3728      	adds	r7, #40	; 0x28
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40000400 	.word	0x40000400
 8001974:	40021000 	.word	0x40021000
 8001978:	40010800 	.word	0x40010800
 800197c:	40000800 	.word	0x40000800
 8001980:	40010c00 	.word	0x40010c00

08001984 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b088      	sub	sp, #32
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198c:	f107 0310 	add.w	r3, r7, #16
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019a2:	d117      	bne.n	80019d4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a4:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <HAL_TIM_MspPostInit+0x58>)
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	4a0c      	ldr	r2, [pc, #48]	; (80019dc <HAL_TIM_MspPostInit+0x58>)
 80019aa:	f043 0304 	orr.w	r3, r3, #4
 80019ae:	6193      	str	r3, [r2, #24]
 80019b0:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <HAL_TIM_MspPostInit+0x58>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	f003 0304 	and.w	r3, r3, #4
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = MR_PWM_Pin|ML_PWM_Pin;
 80019bc:	230c      	movs	r3, #12
 80019be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c0:	2302      	movs	r3, #2
 80019c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2302      	movs	r3, #2
 80019c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c8:	f107 0310 	add.w	r3, r7, #16
 80019cc:	4619      	mov	r1, r3
 80019ce:	4804      	ldr	r0, [pc, #16]	; (80019e0 <HAL_TIM_MspPostInit+0x5c>)
 80019d0:	f000 ff0a 	bl	80027e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019d4:	bf00      	nop
 80019d6:	3720      	adds	r7, #32
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40010800 	.word	0x40010800

080019e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <NMI_Handler+0x4>

080019ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ee:	e7fe      	b.n	80019ee <HardFault_Handler+0x4>

080019f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f4:	e7fe      	b.n	80019f4 <MemManage_Handler+0x4>

080019f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fa:	e7fe      	b.n	80019fa <BusFault_Handler+0x4>

080019fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <UsageFault_Handler+0x4>

08001a02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr

08001a0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr

08001a1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr

08001a26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a2a:	f000 f937 	bl	8001c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
	...

08001a34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a38:	4802      	ldr	r0, [pc, #8]	; (8001a44 <TIM2_IRQHandler+0x10>)
 8001a3a:	f002 f873 	bl	8003b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000224 	.word	0x20000224

08001a48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a4c:	4802      	ldr	r0, [pc, #8]	; (8001a58 <TIM3_IRQHandler+0x10>)
 8001a4e:	f002 f869 	bl	8003b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	2000026c 	.word	0x2000026c

08001a5c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a60:	4802      	ldr	r0, [pc, #8]	; (8001a6c <TIM4_IRQHandler+0x10>)
 8001a62:	f002 f85f 	bl	8003b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	200002b4 	.word	0x200002b4

08001a70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  return 1;
 8001a74:	2301      	movs	r3, #1
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr

08001a7e <_kill>:

int _kill(int pid, int sig)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
 8001a86:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a88:	f003 fbc2 	bl	8005210 <__errno>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2216      	movs	r2, #22
 8001a90:	601a      	str	r2, [r3, #0]
  return -1;
 8001a92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <_exit>:

void _exit (int status)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aa6:	f04f 31ff 	mov.w	r1, #4294967295
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ffe7 	bl	8001a7e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ab0:	e7fe      	b.n	8001ab0 <_exit+0x12>

08001ab2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b086      	sub	sp, #24
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	60f8      	str	r0, [r7, #12]
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	e00a      	b.n	8001ada <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ac4:	f3af 8000 	nop.w
 8001ac8:	4601      	mov	r1, r0
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	1c5a      	adds	r2, r3, #1
 8001ace:	60ba      	str	r2, [r7, #8]
 8001ad0:	b2ca      	uxtb	r2, r1
 8001ad2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	dbf0      	blt.n	8001ac4 <_read+0x12>
  }

  return len;
 8001ae2:	687b      	ldr	r3, [r7, #4]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <_close>:
  }
  return len;
}

int _close(int file)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001af4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
 8001b0a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b12:	605a      	str	r2, [r3, #4]
  return 0;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr

08001b20 <_isatty>:

int _isatty(int file)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b28:	2301      	movs	r3, #1
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr

08001b4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b54:	4a14      	ldr	r2, [pc, #80]	; (8001ba8 <_sbrk+0x5c>)
 8001b56:	4b15      	ldr	r3, [pc, #84]	; (8001bac <_sbrk+0x60>)
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b60:	4b13      	ldr	r3, [pc, #76]	; (8001bb0 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d102      	bne.n	8001b6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b68:	4b11      	ldr	r3, [pc, #68]	; (8001bb0 <_sbrk+0x64>)
 8001b6a:	4a12      	ldr	r2, [pc, #72]	; (8001bb4 <_sbrk+0x68>)
 8001b6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b6e:	4b10      	ldr	r3, [pc, #64]	; (8001bb0 <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d207      	bcs.n	8001b8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b7c:	f003 fb48 	bl	8005210 <__errno>
 8001b80:	4603      	mov	r3, r0
 8001b82:	220c      	movs	r2, #12
 8001b84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	e009      	b.n	8001ba0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b8c:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b92:	4b07      	ldr	r3, [pc, #28]	; (8001bb0 <_sbrk+0x64>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	4a05      	ldr	r2, [pc, #20]	; (8001bb0 <_sbrk+0x64>)
 8001b9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3718      	adds	r7, #24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20005000 	.word	0x20005000
 8001bac:	00000400 	.word	0x00000400
 8001bb0:	2000032c 	.word	0x2000032c
 8001bb4:	20000480 	.word	0x20000480

08001bb8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bc4:	f7ff fff8 	bl	8001bb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc8:	480b      	ldr	r0, [pc, #44]	; (8001bf8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bca:	490c      	ldr	r1, [pc, #48]	; (8001bfc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bcc:	4a0c      	ldr	r2, [pc, #48]	; (8001c00 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd0:	e002      	b.n	8001bd8 <LoopCopyDataInit>

08001bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd6:	3304      	adds	r3, #4

08001bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bdc:	d3f9      	bcc.n	8001bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bde:	4a09      	ldr	r2, [pc, #36]	; (8001c04 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001be0:	4c09      	ldr	r4, [pc, #36]	; (8001c08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be4:	e001      	b.n	8001bea <LoopFillZerobss>

08001be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be8:	3204      	adds	r2, #4

08001bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bec:	d3fb      	bcc.n	8001be6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bee:	f003 fb15 	bl	800521c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bf2:	f7ff faf5 	bl	80011e0 <main>
  bx lr
 8001bf6:	4770      	bx	lr
  ldr r0, =_sdata
 8001bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bfc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001c00:	080073bc 	.word	0x080073bc
  ldr r2, =_sbss
 8001c04:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001c08:	20000480 	.word	0x20000480

08001c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c0c:	e7fe      	b.n	8001c0c <ADC1_2_IRQHandler>
	...

08001c10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c14:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <HAL_Init+0x28>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a07      	ldr	r2, [pc, #28]	; (8001c38 <HAL_Init+0x28>)
 8001c1a:	f043 0310 	orr.w	r3, r3, #16
 8001c1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c20:	2003      	movs	r0, #3
 8001c22:	f000 fd9f 	bl	8002764 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c26:	200f      	movs	r0, #15
 8001c28:	f000 f808 	bl	8001c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c2c:	f7ff fd84 	bl	8001738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40022000 	.word	0x40022000

08001c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_InitTick+0x54>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <HAL_InitTick+0x58>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 fdb7 	bl	80027ce <HAL_SYSTICK_Config>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e00e      	b.n	8001c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b0f      	cmp	r3, #15
 8001c6e:	d80a      	bhi.n	8001c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c70:	2200      	movs	r2, #0
 8001c72:	6879      	ldr	r1, [r7, #4]
 8001c74:	f04f 30ff 	mov.w	r0, #4294967295
 8001c78:	f000 fd7f 	bl	800277a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c7c:	4a06      	ldr	r2, [pc, #24]	; (8001c98 <HAL_InitTick+0x5c>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	e000      	b.n	8001c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000004 	.word	0x20000004
 8001c94:	2000000c 	.word	0x2000000c
 8001c98:	20000008 	.word	0x20000008

08001c9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <HAL_IncTick+0x1c>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <HAL_IncTick+0x20>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	4a03      	ldr	r2, [pc, #12]	; (8001cbc <HAL_IncTick+0x20>)
 8001cae:	6013      	str	r3, [r2, #0]
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr
 8001cb8:	2000000c 	.word	0x2000000c
 8001cbc:	20000330 	.word	0x20000330

08001cc0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc4:	4b02      	ldr	r3, [pc, #8]	; (8001cd0 <HAL_GetTick+0x10>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr
 8001cd0:	20000330 	.word	0x20000330

08001cd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cdc:	f7ff fff0 	bl	8001cc0 <HAL_GetTick>
 8001ce0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cec:	d005      	beq.n	8001cfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cee:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <HAL_Delay+0x44>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cfa:	bf00      	nop
 8001cfc:	f7ff ffe0 	bl	8001cc0 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d8f7      	bhi.n	8001cfc <HAL_Delay+0x28>
  {
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	2000000c 	.word	0x2000000c

08001d1c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d24:	2300      	movs	r3, #0
 8001d26:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d101      	bne.n	8001d3e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e0be      	b.n	8001ebc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d109      	bne.n	8001d60 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f7ff fd1e 	bl	800179c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 fbf1 	bl	8002548 <ADC_ConversionStop_Disable>
 8001d66:	4603      	mov	r3, r0
 8001d68:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6e:	f003 0310 	and.w	r3, r3, #16
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f040 8099 	bne.w	8001eaa <HAL_ADC_Init+0x18e>
 8001d78:	7dfb      	ldrb	r3, [r7, #23]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f040 8095 	bne.w	8001eaa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d88:	f023 0302 	bic.w	r3, r3, #2
 8001d8c:	f043 0202 	orr.w	r2, r3, #2
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d9c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	7b1b      	ldrb	r3, [r3, #12]
 8001da2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001da4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001da6:	68ba      	ldr	r2, [r7, #8]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001db4:	d003      	beq.n	8001dbe <HAL_ADC_Init+0xa2>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d102      	bne.n	8001dc4 <HAL_ADC_Init+0xa8>
 8001dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dc2:	e000      	b.n	8001dc6 <HAL_ADC_Init+0xaa>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	7d1b      	ldrb	r3, [r3, #20]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d119      	bne.n	8001e08 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	7b1b      	ldrb	r3, [r3, #12]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d109      	bne.n	8001df0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	3b01      	subs	r3, #1
 8001de2:	035a      	lsls	r2, r3, #13
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	e00b      	b.n	8001e08 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df4:	f043 0220 	orr.w	r2, r3, #32
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e00:	f043 0201 	orr.w	r2, r3, #1
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689a      	ldr	r2, [r3, #8]
 8001e22:	4b28      	ldr	r3, [pc, #160]	; (8001ec4 <HAL_ADC_Init+0x1a8>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	6812      	ldr	r2, [r2, #0]
 8001e2a:	68b9      	ldr	r1, [r7, #8]
 8001e2c:	430b      	orrs	r3, r1
 8001e2e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e38:	d003      	beq.n	8001e42 <HAL_ADC_Init+0x126>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d104      	bne.n	8001e4c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	051b      	lsls	r3, r3, #20
 8001e4a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e52:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	4b18      	ldr	r3, [pc, #96]	; (8001ec8 <HAL_ADC_Init+0x1ac>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d10b      	bne.n	8001e88 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7a:	f023 0303 	bic.w	r3, r3, #3
 8001e7e:	f043 0201 	orr.w	r2, r3, #1
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e86:	e018      	b.n	8001eba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8c:	f023 0312 	bic.w	r3, r3, #18
 8001e90:	f043 0210 	orr.w	r2, r3, #16
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9c:	f043 0201 	orr.w	r2, r3, #1
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ea8:	e007      	b.n	8001eba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eae:	f043 0210 	orr.w	r2, r3, #16
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	ffe1f7fd 	.word	0xffe1f7fd
 8001ec8:	ff1f0efe 	.word	0xff1f0efe

08001ecc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d101      	bne.n	8001ee6 <HAL_ADC_Start+0x1a>
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	e098      	b.n	8002018 <HAL_ADC_Start+0x14c>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 fad0 	bl	8002494 <ADC_Enable>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001ef8:	7bfb      	ldrb	r3, [r7, #15]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f040 8087 	bne.w	800200e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a41      	ldr	r2, [pc, #260]	; (8002020 <HAL_ADC_Start+0x154>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d105      	bne.n	8001f2a <HAL_ADC_Start+0x5e>
 8001f1e:	4b41      	ldr	r3, [pc, #260]	; (8002024 <HAL_ADC_Start+0x158>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d115      	bne.n	8001f56 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d026      	beq.n	8001f92 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f48:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f4c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f54:	e01d      	b.n	8001f92 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a2f      	ldr	r2, [pc, #188]	; (8002024 <HAL_ADC_Start+0x158>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d004      	beq.n	8001f76 <HAL_ADC_Start+0xaa>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a2b      	ldr	r2, [pc, #172]	; (8002020 <HAL_ADC_Start+0x154>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d10d      	bne.n	8001f92 <HAL_ADC_Start+0xc6>
 8001f76:	4b2b      	ldr	r3, [pc, #172]	; (8002024 <HAL_ADC_Start+0x158>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d007      	beq.n	8001f92 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f86:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f8a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d006      	beq.n	8001fac <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa2:	f023 0206 	bic.w	r2, r3, #6
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001faa:	e002      	b.n	8001fb2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f06f 0202 	mvn.w	r2, #2
 8001fc2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001fce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001fd2:	d113      	bne.n	8001ffc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fd8:	4a11      	ldr	r2, [pc, #68]	; (8002020 <HAL_ADC_Start+0x154>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d105      	bne.n	8001fea <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001fde:	4b11      	ldr	r3, [pc, #68]	; (8002024 <HAL_ADC_Start+0x158>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d108      	bne.n	8001ffc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	e00c      	b.n	8002016 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	e003      	b.n	8002016 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002016:	7bfb      	ldrb	r3, [r7, #15]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40012800 	.word	0x40012800
 8002024:	40012400 	.word	0x40012400

08002028 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800203a:	2b01      	cmp	r3, #1
 800203c:	d101      	bne.n	8002042 <HAL_ADC_Stop+0x1a>
 800203e:	2302      	movs	r3, #2
 8002040:	e01a      	b.n	8002078 <HAL_ADC_Stop+0x50>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2201      	movs	r2, #1
 8002046:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 fa7c 	bl	8002548 <ADC_ConversionStop_Disable>
 8002050:	4603      	mov	r3, r0
 8002052:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002054:	7bfb      	ldrb	r3, [r7, #15]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d109      	bne.n	800206e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800205e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002062:	f023 0301 	bic.w	r3, r3, #1
 8002066:	f043 0201 	orr.w	r2, r3, #1
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002076:	7bfb      	ldrb	r3, [r7, #15]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002080:	b590      	push	{r4, r7, lr}
 8002082:	b087      	sub	sp, #28
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002092:	2300      	movs	r3, #0
 8002094:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002096:	f7ff fe13 	bl	8001cc0 <HAL_GetTick>
 800209a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d00b      	beq.n	80020c2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ae:	f043 0220 	orr.w	r2, r3, #32
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e0d3      	b.n	800226a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d131      	bne.n	8002134 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d12a      	bne.n	8002134 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020de:	e021      	b.n	8002124 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020e6:	d01d      	beq.n	8002124 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d007      	beq.n	80020fe <HAL_ADC_PollForConversion+0x7e>
 80020ee:	f7ff fde7 	bl	8001cc0 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d212      	bcs.n	8002124 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d10b      	bne.n	8002124 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002110:	f043 0204 	orr.w	r2, r3, #4
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e0a2      	b.n	800226a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d0d6      	beq.n	80020e0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002132:	e070      	b.n	8002216 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002134:	4b4f      	ldr	r3, [pc, #316]	; (8002274 <HAL_ADC_PollForConversion+0x1f4>)
 8002136:	681c      	ldr	r4, [r3, #0]
 8002138:	2002      	movs	r0, #2
 800213a:	f001 f9a3 	bl	8003484 <HAL_RCCEx_GetPeriphCLKFreq>
 800213e:	4603      	mov	r3, r0
 8002140:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6919      	ldr	r1, [r3, #16]
 800214a:	4b4b      	ldr	r3, [pc, #300]	; (8002278 <HAL_ADC_PollForConversion+0x1f8>)
 800214c:	400b      	ands	r3, r1
 800214e:	2b00      	cmp	r3, #0
 8002150:	d118      	bne.n	8002184 <HAL_ADC_PollForConversion+0x104>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	68d9      	ldr	r1, [r3, #12]
 8002158:	4b48      	ldr	r3, [pc, #288]	; (800227c <HAL_ADC_PollForConversion+0x1fc>)
 800215a:	400b      	ands	r3, r1
 800215c:	2b00      	cmp	r3, #0
 800215e:	d111      	bne.n	8002184 <HAL_ADC_PollForConversion+0x104>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6919      	ldr	r1, [r3, #16]
 8002166:	4b46      	ldr	r3, [pc, #280]	; (8002280 <HAL_ADC_PollForConversion+0x200>)
 8002168:	400b      	ands	r3, r1
 800216a:	2b00      	cmp	r3, #0
 800216c:	d108      	bne.n	8002180 <HAL_ADC_PollForConversion+0x100>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68d9      	ldr	r1, [r3, #12]
 8002174:	4b43      	ldr	r3, [pc, #268]	; (8002284 <HAL_ADC_PollForConversion+0x204>)
 8002176:	400b      	ands	r3, r1
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <HAL_ADC_PollForConversion+0x100>
 800217c:	2314      	movs	r3, #20
 800217e:	e020      	b.n	80021c2 <HAL_ADC_PollForConversion+0x142>
 8002180:	2329      	movs	r3, #41	; 0x29
 8002182:	e01e      	b.n	80021c2 <HAL_ADC_PollForConversion+0x142>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6919      	ldr	r1, [r3, #16]
 800218a:	4b3d      	ldr	r3, [pc, #244]	; (8002280 <HAL_ADC_PollForConversion+0x200>)
 800218c:	400b      	ands	r3, r1
 800218e:	2b00      	cmp	r3, #0
 8002190:	d106      	bne.n	80021a0 <HAL_ADC_PollForConversion+0x120>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68d9      	ldr	r1, [r3, #12]
 8002198:	4b3a      	ldr	r3, [pc, #232]	; (8002284 <HAL_ADC_PollForConversion+0x204>)
 800219a:	400b      	ands	r3, r1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00d      	beq.n	80021bc <HAL_ADC_PollForConversion+0x13c>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6919      	ldr	r1, [r3, #16]
 80021a6:	4b38      	ldr	r3, [pc, #224]	; (8002288 <HAL_ADC_PollForConversion+0x208>)
 80021a8:	400b      	ands	r3, r1
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d108      	bne.n	80021c0 <HAL_ADC_PollForConversion+0x140>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68d9      	ldr	r1, [r3, #12]
 80021b4:	4b34      	ldr	r3, [pc, #208]	; (8002288 <HAL_ADC_PollForConversion+0x208>)
 80021b6:	400b      	ands	r3, r1
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d101      	bne.n	80021c0 <HAL_ADC_PollForConversion+0x140>
 80021bc:	2354      	movs	r3, #84	; 0x54
 80021be:	e000      	b.n	80021c2 <HAL_ADC_PollForConversion+0x142>
 80021c0:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80021c2:	fb02 f303 	mul.w	r3, r2, r3
 80021c6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021c8:	e021      	b.n	800220e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d0:	d01a      	beq.n	8002208 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d007      	beq.n	80021e8 <HAL_ADC_PollForConversion+0x168>
 80021d8:	f7ff fd72 	bl	8001cc0 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	683a      	ldr	r2, [r7, #0]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d20f      	bcs.n	8002208 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d90b      	bls.n	8002208 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f4:	f043 0204 	orr.w	r2, r3, #4
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e030      	b.n	800226a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	3301      	adds	r3, #1
 800220c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	429a      	cmp	r2, r3
 8002214:	d8d9      	bhi.n	80021ca <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f06f 0212 	mvn.w	r2, #18
 800221e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002224:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002236:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800223a:	d115      	bne.n	8002268 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002240:	2b00      	cmp	r3, #0
 8002242:	d111      	bne.n	8002268 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002248:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002254:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d105      	bne.n	8002268 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002260:	f043 0201 	orr.w	r2, r3, #1
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	371c      	adds	r7, #28
 800226e:	46bd      	mov	sp, r7
 8002270:	bd90      	pop	{r4, r7, pc}
 8002272:	bf00      	nop
 8002274:	20000004 	.word	0x20000004
 8002278:	24924924 	.word	0x24924924
 800227c:	00924924 	.word	0x00924924
 8002280:	12492492 	.word	0x12492492
 8002284:	00492492 	.word	0x00492492
 8002288:	00249249 	.word	0x00249249

0800228c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800229a:	4618      	mov	r0, r3
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr

080022a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d101      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x20>
 80022c0:	2302      	movs	r3, #2
 80022c2:	e0dc      	b.n	800247e <HAL_ADC_ConfigChannel+0x1da>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	2b06      	cmp	r3, #6
 80022d2:	d81c      	bhi.n	800230e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	3b05      	subs	r3, #5
 80022e6:	221f      	movs	r2, #31
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	4019      	ands	r1, r3
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	6818      	ldr	r0, [r3, #0]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	4613      	mov	r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	4413      	add	r3, r2
 80022fe:	3b05      	subs	r3, #5
 8002300:	fa00 f203 	lsl.w	r2, r0, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	430a      	orrs	r2, r1
 800230a:	635a      	str	r2, [r3, #52]	; 0x34
 800230c:	e03c      	b.n	8002388 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2b0c      	cmp	r3, #12
 8002314:	d81c      	bhi.n	8002350 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	4613      	mov	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4413      	add	r3, r2
 8002326:	3b23      	subs	r3, #35	; 0x23
 8002328:	221f      	movs	r2, #31
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	4019      	ands	r1, r3
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6818      	ldr	r0, [r3, #0]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	3b23      	subs	r3, #35	; 0x23
 8002342:	fa00 f203 	lsl.w	r2, r0, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	430a      	orrs	r2, r1
 800234c:	631a      	str	r2, [r3, #48]	; 0x30
 800234e:	e01b      	b.n	8002388 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685a      	ldr	r2, [r3, #4]
 800235a:	4613      	mov	r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4413      	add	r3, r2
 8002360:	3b41      	subs	r3, #65	; 0x41
 8002362:	221f      	movs	r2, #31
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	4019      	ands	r1, r3
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	6818      	ldr	r0, [r3, #0]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	4613      	mov	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	3b41      	subs	r3, #65	; 0x41
 800237c:	fa00 f203 	lsl.w	r2, r0, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	430a      	orrs	r2, r1
 8002386:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b09      	cmp	r3, #9
 800238e:	d91c      	bls.n	80023ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68d9      	ldr	r1, [r3, #12]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	4613      	mov	r3, r2
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	4413      	add	r3, r2
 80023a0:	3b1e      	subs	r3, #30
 80023a2:	2207      	movs	r2, #7
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	43db      	mvns	r3, r3
 80023aa:	4019      	ands	r1, r3
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	6898      	ldr	r0, [r3, #8]
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4613      	mov	r3, r2
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	4413      	add	r3, r2
 80023ba:	3b1e      	subs	r3, #30
 80023bc:	fa00 f203 	lsl.w	r2, r0, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	60da      	str	r2, [r3, #12]
 80023c8:	e019      	b.n	80023fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6919      	ldr	r1, [r3, #16]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	4613      	mov	r3, r2
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	4413      	add	r3, r2
 80023da:	2207      	movs	r2, #7
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	43db      	mvns	r3, r3
 80023e2:	4019      	ands	r1, r3
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	6898      	ldr	r0, [r3, #8]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4613      	mov	r3, r2
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	4413      	add	r3, r2
 80023f2:	fa00 f203 	lsl.w	r2, r0, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	430a      	orrs	r2, r1
 80023fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2b10      	cmp	r3, #16
 8002404:	d003      	beq.n	800240e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800240a:	2b11      	cmp	r3, #17
 800240c:	d132      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a1d      	ldr	r2, [pc, #116]	; (8002488 <HAL_ADC_ConfigChannel+0x1e4>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d125      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d126      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002434:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2b10      	cmp	r3, #16
 800243c:	d11a      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800243e:	4b13      	ldr	r3, [pc, #76]	; (800248c <HAL_ADC_ConfigChannel+0x1e8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a13      	ldr	r2, [pc, #76]	; (8002490 <HAL_ADC_ConfigChannel+0x1ec>)
 8002444:	fba2 2303 	umull	r2, r3, r2, r3
 8002448:	0c9a      	lsrs	r2, r3, #18
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002454:	e002      	b.n	800245c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	3b01      	subs	r3, #1
 800245a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f9      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x1b2>
 8002462:	e007      	b.n	8002474 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002468:	f043 0220 	orr.w	r2, r3, #32
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800247c:	7bfb      	ldrb	r3, [r7, #15]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	40012400 	.word	0x40012400
 800248c:	20000004 	.word	0x20000004
 8002490:	431bde83 	.word	0x431bde83

08002494 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800249c:	2300      	movs	r3, #0
 800249e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d040      	beq.n	8002534 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f042 0201 	orr.w	r2, r2, #1
 80024c0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024c2:	4b1f      	ldr	r3, [pc, #124]	; (8002540 <ADC_Enable+0xac>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a1f      	ldr	r2, [pc, #124]	; (8002544 <ADC_Enable+0xb0>)
 80024c8:	fba2 2303 	umull	r2, r3, r2, r3
 80024cc:	0c9b      	lsrs	r3, r3, #18
 80024ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024d0:	e002      	b.n	80024d8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	3b01      	subs	r3, #1
 80024d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f9      	bne.n	80024d2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024de:	f7ff fbef 	bl	8001cc0 <HAL_GetTick>
 80024e2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024e4:	e01f      	b.n	8002526 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024e6:	f7ff fbeb 	bl	8001cc0 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d918      	bls.n	8002526 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d011      	beq.n	8002526 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002506:	f043 0210 	orr.w	r2, r3, #16
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002512:	f043 0201 	orr.w	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e007      	b.n	8002536 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	2b01      	cmp	r3, #1
 8002532:	d1d8      	bne.n	80024e6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000004 	.word	0x20000004
 8002544:	431bde83 	.word	0x431bde83

08002548 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b01      	cmp	r3, #1
 8002560:	d12e      	bne.n	80025c0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 0201 	bic.w	r2, r2, #1
 8002570:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002572:	f7ff fba5 	bl	8001cc0 <HAL_GetTick>
 8002576:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002578:	e01b      	b.n	80025b2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800257a:	f7ff fba1 	bl	8001cc0 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d914      	bls.n	80025b2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	2b01      	cmp	r3, #1
 8002594:	d10d      	bne.n	80025b2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259a:	f043 0210 	orr.w	r2, r3, #16
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a6:	f043 0201 	orr.w	r2, r3, #1
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e007      	b.n	80025c2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d0dc      	beq.n	800257a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <__NVIC_SetPriorityGrouping>:
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025dc:	4b0c      	ldr	r3, [pc, #48]	; (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025e8:	4013      	ands	r3, r2
 80025ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fe:	4a04      	ldr	r2, [pc, #16]	; (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	60d3      	str	r3, [r2, #12]
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <__NVIC_GetPriorityGrouping>:
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002618:	4b04      	ldr	r3, [pc, #16]	; (800262c <__NVIC_GetPriorityGrouping+0x18>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	0a1b      	lsrs	r3, r3, #8
 800261e:	f003 0307 	and.w	r3, r3, #7
}
 8002622:	4618      	mov	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	bc80      	pop	{r7}
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <__NVIC_EnableIRQ>:
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	2b00      	cmp	r3, #0
 8002640:	db0b      	blt.n	800265a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	f003 021f 	and.w	r2, r3, #31
 8002648:	4906      	ldr	r1, [pc, #24]	; (8002664 <__NVIC_EnableIRQ+0x34>)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	095b      	lsrs	r3, r3, #5
 8002650:	2001      	movs	r0, #1
 8002652:	fa00 f202 	lsl.w	r2, r0, r2
 8002656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr
 8002664:	e000e100 	.word	0xe000e100

08002668 <__NVIC_SetPriority>:
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	6039      	str	r1, [r7, #0]
 8002672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	2b00      	cmp	r3, #0
 800267a:	db0a      	blt.n	8002692 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	b2da      	uxtb	r2, r3
 8002680:	490c      	ldr	r1, [pc, #48]	; (80026b4 <__NVIC_SetPriority+0x4c>)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	0112      	lsls	r2, r2, #4
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	440b      	add	r3, r1
 800268c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002690:	e00a      	b.n	80026a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	b2da      	uxtb	r2, r3
 8002696:	4908      	ldr	r1, [pc, #32]	; (80026b8 <__NVIC_SetPriority+0x50>)
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	3b04      	subs	r3, #4
 80026a0:	0112      	lsls	r2, r2, #4
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	440b      	add	r3, r1
 80026a6:	761a      	strb	r2, [r3, #24]
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bc80      	pop	{r7}
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	e000e100 	.word	0xe000e100
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <NVIC_EncodePriority>:
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	; 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f1c3 0307 	rsb	r3, r3, #7
 80026d6:	2b04      	cmp	r3, #4
 80026d8:	bf28      	it	cs
 80026da:	2304      	movcs	r3, #4
 80026dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3304      	adds	r3, #4
 80026e2:	2b06      	cmp	r3, #6
 80026e4:	d902      	bls.n	80026ec <NVIC_EncodePriority+0x30>
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3b03      	subs	r3, #3
 80026ea:	e000      	b.n	80026ee <NVIC_EncodePriority+0x32>
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	f04f 32ff 	mov.w	r2, #4294967295
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43da      	mvns	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	401a      	ands	r2, r3
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002704:	f04f 31ff 	mov.w	r1, #4294967295
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	fa01 f303 	lsl.w	r3, r1, r3
 800270e:	43d9      	mvns	r1, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	4313      	orrs	r3, r2
}
 8002716:	4618      	mov	r0, r3
 8002718:	3724      	adds	r7, #36	; 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <SysTick_Config>:
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3b01      	subs	r3, #1
 800272c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002730:	d301      	bcc.n	8002736 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002732:	2301      	movs	r3, #1
 8002734:	e00f      	b.n	8002756 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002736:	4a0a      	ldr	r2, [pc, #40]	; (8002760 <SysTick_Config+0x40>)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3b01      	subs	r3, #1
 800273c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800273e:	210f      	movs	r1, #15
 8002740:	f04f 30ff 	mov.w	r0, #4294967295
 8002744:	f7ff ff90 	bl	8002668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002748:	4b05      	ldr	r3, [pc, #20]	; (8002760 <SysTick_Config+0x40>)
 800274a:	2200      	movs	r2, #0
 800274c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800274e:	4b04      	ldr	r3, [pc, #16]	; (8002760 <SysTick_Config+0x40>)
 8002750:	2207      	movs	r2, #7
 8002752:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	e000e010 	.word	0xe000e010

08002764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff ff2d 	bl	80025cc <__NVIC_SetPriorityGrouping>
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800277a:	b580      	push	{r7, lr}
 800277c:	b086      	sub	sp, #24
 800277e:	af00      	add	r7, sp, #0
 8002780:	4603      	mov	r3, r0
 8002782:	60b9      	str	r1, [r7, #8]
 8002784:	607a      	str	r2, [r7, #4]
 8002786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800278c:	f7ff ff42 	bl	8002614 <__NVIC_GetPriorityGrouping>
 8002790:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	68b9      	ldr	r1, [r7, #8]
 8002796:	6978      	ldr	r0, [r7, #20]
 8002798:	f7ff ff90 	bl	80026bc <NVIC_EncodePriority>
 800279c:	4602      	mov	r2, r0
 800279e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a2:	4611      	mov	r1, r2
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff ff5f 	bl	8002668 <__NVIC_SetPriority>
}
 80027aa:	bf00      	nop
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	4603      	mov	r3, r0
 80027ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff ff35 	bl	8002630 <__NVIC_EnableIRQ>
}
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b082      	sub	sp, #8
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7ff ffa2 	bl	8002720 <SysTick_Config>
 80027dc:	4603      	mov	r3, r0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b08b      	sub	sp, #44	; 0x2c
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027f2:	2300      	movs	r3, #0
 80027f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027f6:	2300      	movs	r3, #0
 80027f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027fa:	e169      	b.n	8002ad0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027fc:	2201      	movs	r2, #1
 80027fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	69fa      	ldr	r2, [r7, #28]
 800280c:	4013      	ands	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	429a      	cmp	r2, r3
 8002816:	f040 8158 	bne.w	8002aca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	4a9a      	ldr	r2, [pc, #616]	; (8002a88 <HAL_GPIO_Init+0x2a0>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d05e      	beq.n	80028e2 <HAL_GPIO_Init+0xfa>
 8002824:	4a98      	ldr	r2, [pc, #608]	; (8002a88 <HAL_GPIO_Init+0x2a0>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d875      	bhi.n	8002916 <HAL_GPIO_Init+0x12e>
 800282a:	4a98      	ldr	r2, [pc, #608]	; (8002a8c <HAL_GPIO_Init+0x2a4>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d058      	beq.n	80028e2 <HAL_GPIO_Init+0xfa>
 8002830:	4a96      	ldr	r2, [pc, #600]	; (8002a8c <HAL_GPIO_Init+0x2a4>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d86f      	bhi.n	8002916 <HAL_GPIO_Init+0x12e>
 8002836:	4a96      	ldr	r2, [pc, #600]	; (8002a90 <HAL_GPIO_Init+0x2a8>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d052      	beq.n	80028e2 <HAL_GPIO_Init+0xfa>
 800283c:	4a94      	ldr	r2, [pc, #592]	; (8002a90 <HAL_GPIO_Init+0x2a8>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d869      	bhi.n	8002916 <HAL_GPIO_Init+0x12e>
 8002842:	4a94      	ldr	r2, [pc, #592]	; (8002a94 <HAL_GPIO_Init+0x2ac>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d04c      	beq.n	80028e2 <HAL_GPIO_Init+0xfa>
 8002848:	4a92      	ldr	r2, [pc, #584]	; (8002a94 <HAL_GPIO_Init+0x2ac>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d863      	bhi.n	8002916 <HAL_GPIO_Init+0x12e>
 800284e:	4a92      	ldr	r2, [pc, #584]	; (8002a98 <HAL_GPIO_Init+0x2b0>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d046      	beq.n	80028e2 <HAL_GPIO_Init+0xfa>
 8002854:	4a90      	ldr	r2, [pc, #576]	; (8002a98 <HAL_GPIO_Init+0x2b0>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d85d      	bhi.n	8002916 <HAL_GPIO_Init+0x12e>
 800285a:	2b12      	cmp	r3, #18
 800285c:	d82a      	bhi.n	80028b4 <HAL_GPIO_Init+0xcc>
 800285e:	2b12      	cmp	r3, #18
 8002860:	d859      	bhi.n	8002916 <HAL_GPIO_Init+0x12e>
 8002862:	a201      	add	r2, pc, #4	; (adr r2, 8002868 <HAL_GPIO_Init+0x80>)
 8002864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002868:	080028e3 	.word	0x080028e3
 800286c:	080028bd 	.word	0x080028bd
 8002870:	080028cf 	.word	0x080028cf
 8002874:	08002911 	.word	0x08002911
 8002878:	08002917 	.word	0x08002917
 800287c:	08002917 	.word	0x08002917
 8002880:	08002917 	.word	0x08002917
 8002884:	08002917 	.word	0x08002917
 8002888:	08002917 	.word	0x08002917
 800288c:	08002917 	.word	0x08002917
 8002890:	08002917 	.word	0x08002917
 8002894:	08002917 	.word	0x08002917
 8002898:	08002917 	.word	0x08002917
 800289c:	08002917 	.word	0x08002917
 80028a0:	08002917 	.word	0x08002917
 80028a4:	08002917 	.word	0x08002917
 80028a8:	08002917 	.word	0x08002917
 80028ac:	080028c5 	.word	0x080028c5
 80028b0:	080028d9 	.word	0x080028d9
 80028b4:	4a79      	ldr	r2, [pc, #484]	; (8002a9c <HAL_GPIO_Init+0x2b4>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d013      	beq.n	80028e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80028ba:	e02c      	b.n	8002916 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	623b      	str	r3, [r7, #32]
          break;
 80028c2:	e029      	b.n	8002918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	3304      	adds	r3, #4
 80028ca:	623b      	str	r3, [r7, #32]
          break;
 80028cc:	e024      	b.n	8002918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	3308      	adds	r3, #8
 80028d4:	623b      	str	r3, [r7, #32]
          break;
 80028d6:	e01f      	b.n	8002918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	330c      	adds	r3, #12
 80028de:	623b      	str	r3, [r7, #32]
          break;
 80028e0:	e01a      	b.n	8002918 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d102      	bne.n	80028f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028ea:	2304      	movs	r3, #4
 80028ec:	623b      	str	r3, [r7, #32]
          break;
 80028ee:	e013      	b.n	8002918 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d105      	bne.n	8002904 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028f8:	2308      	movs	r3, #8
 80028fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	69fa      	ldr	r2, [r7, #28]
 8002900:	611a      	str	r2, [r3, #16]
          break;
 8002902:	e009      	b.n	8002918 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002904:	2308      	movs	r3, #8
 8002906:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	69fa      	ldr	r2, [r7, #28]
 800290c:	615a      	str	r2, [r3, #20]
          break;
 800290e:	e003      	b.n	8002918 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002910:	2300      	movs	r3, #0
 8002912:	623b      	str	r3, [r7, #32]
          break;
 8002914:	e000      	b.n	8002918 <HAL_GPIO_Init+0x130>
          break;
 8002916:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	2bff      	cmp	r3, #255	; 0xff
 800291c:	d801      	bhi.n	8002922 <HAL_GPIO_Init+0x13a>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	e001      	b.n	8002926 <HAL_GPIO_Init+0x13e>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3304      	adds	r3, #4
 8002926:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2bff      	cmp	r3, #255	; 0xff
 800292c:	d802      	bhi.n	8002934 <HAL_GPIO_Init+0x14c>
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	e002      	b.n	800293a <HAL_GPIO_Init+0x152>
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	3b08      	subs	r3, #8
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	210f      	movs	r1, #15
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	fa01 f303 	lsl.w	r3, r1, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	401a      	ands	r2, r3
 800294c:	6a39      	ldr	r1, [r7, #32]
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	fa01 f303 	lsl.w	r3, r1, r3
 8002954:	431a      	orrs	r2, r3
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 80b1 	beq.w	8002aca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002968:	4b4d      	ldr	r3, [pc, #308]	; (8002aa0 <HAL_GPIO_Init+0x2b8>)
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	4a4c      	ldr	r2, [pc, #304]	; (8002aa0 <HAL_GPIO_Init+0x2b8>)
 800296e:	f043 0301 	orr.w	r3, r3, #1
 8002972:	6193      	str	r3, [r2, #24]
 8002974:	4b4a      	ldr	r3, [pc, #296]	; (8002aa0 <HAL_GPIO_Init+0x2b8>)
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002980:	4a48      	ldr	r2, [pc, #288]	; (8002aa4 <HAL_GPIO_Init+0x2bc>)
 8002982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002984:	089b      	lsrs	r3, r3, #2
 8002986:	3302      	adds	r3, #2
 8002988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800298c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	220f      	movs	r2, #15
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	43db      	mvns	r3, r3
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	4013      	ands	r3, r2
 80029a2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a40      	ldr	r2, [pc, #256]	; (8002aa8 <HAL_GPIO_Init+0x2c0>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d013      	beq.n	80029d4 <HAL_GPIO_Init+0x1ec>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a3f      	ldr	r2, [pc, #252]	; (8002aac <HAL_GPIO_Init+0x2c4>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d00d      	beq.n	80029d0 <HAL_GPIO_Init+0x1e8>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a3e      	ldr	r2, [pc, #248]	; (8002ab0 <HAL_GPIO_Init+0x2c8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d007      	beq.n	80029cc <HAL_GPIO_Init+0x1e4>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a3d      	ldr	r2, [pc, #244]	; (8002ab4 <HAL_GPIO_Init+0x2cc>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d101      	bne.n	80029c8 <HAL_GPIO_Init+0x1e0>
 80029c4:	2303      	movs	r3, #3
 80029c6:	e006      	b.n	80029d6 <HAL_GPIO_Init+0x1ee>
 80029c8:	2304      	movs	r3, #4
 80029ca:	e004      	b.n	80029d6 <HAL_GPIO_Init+0x1ee>
 80029cc:	2302      	movs	r3, #2
 80029ce:	e002      	b.n	80029d6 <HAL_GPIO_Init+0x1ee>
 80029d0:	2301      	movs	r3, #1
 80029d2:	e000      	b.n	80029d6 <HAL_GPIO_Init+0x1ee>
 80029d4:	2300      	movs	r3, #0
 80029d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d8:	f002 0203 	and.w	r2, r2, #3
 80029dc:	0092      	lsls	r2, r2, #2
 80029de:	4093      	lsls	r3, r2
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029e6:	492f      	ldr	r1, [pc, #188]	; (8002aa4 <HAL_GPIO_Init+0x2bc>)
 80029e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ea:	089b      	lsrs	r3, r3, #2
 80029ec:	3302      	adds	r3, #2
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d006      	beq.n	8002a0e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a00:	4b2d      	ldr	r3, [pc, #180]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	492c      	ldr	r1, [pc, #176]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	608b      	str	r3, [r1, #8]
 8002a0c:	e006      	b.n	8002a1c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a0e:	4b2a      	ldr	r3, [pc, #168]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a10:	689a      	ldr	r2, [r3, #8]
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	43db      	mvns	r3, r3
 8002a16:	4928      	ldr	r1, [pc, #160]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d006      	beq.n	8002a36 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a28:	4b23      	ldr	r3, [pc, #140]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a2a:	68da      	ldr	r2, [r3, #12]
 8002a2c:	4922      	ldr	r1, [pc, #136]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	60cb      	str	r3, [r1, #12]
 8002a34:	e006      	b.n	8002a44 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a36:	4b20      	ldr	r3, [pc, #128]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a38:	68da      	ldr	r2, [r3, #12]
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	491e      	ldr	r1, [pc, #120]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a40:	4013      	ands	r3, r2
 8002a42:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d006      	beq.n	8002a5e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a50:	4b19      	ldr	r3, [pc, #100]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	4918      	ldr	r1, [pc, #96]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	604b      	str	r3, [r1, #4]
 8002a5c:	e006      	b.n	8002a6c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a5e:	4b16      	ldr	r3, [pc, #88]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a60:	685a      	ldr	r2, [r3, #4]
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	43db      	mvns	r3, r3
 8002a66:	4914      	ldr	r1, [pc, #80]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a68:	4013      	ands	r3, r2
 8002a6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d021      	beq.n	8002abc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a78:	4b0f      	ldr	r3, [pc, #60]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	490e      	ldr	r1, [pc, #56]	; (8002ab8 <HAL_GPIO_Init+0x2d0>)
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	600b      	str	r3, [r1, #0]
 8002a84:	e021      	b.n	8002aca <HAL_GPIO_Init+0x2e2>
 8002a86:	bf00      	nop
 8002a88:	10320000 	.word	0x10320000
 8002a8c:	10310000 	.word	0x10310000
 8002a90:	10220000 	.word	0x10220000
 8002a94:	10210000 	.word	0x10210000
 8002a98:	10120000 	.word	0x10120000
 8002a9c:	10110000 	.word	0x10110000
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	40010000 	.word	0x40010000
 8002aa8:	40010800 	.word	0x40010800
 8002aac:	40010c00 	.word	0x40010c00
 8002ab0:	40011000 	.word	0x40011000
 8002ab4:	40011400 	.word	0x40011400
 8002ab8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002abc:	4b0b      	ldr	r3, [pc, #44]	; (8002aec <HAL_GPIO_Init+0x304>)
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	4909      	ldr	r1, [pc, #36]	; (8002aec <HAL_GPIO_Init+0x304>)
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	3301      	adds	r3, #1
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f47f ae8e 	bne.w	80027fc <HAL_GPIO_Init+0x14>
  }
}
 8002ae0:	bf00      	nop
 8002ae2:	bf00      	nop
 8002ae4:	372c      	adds	r7, #44	; 0x2c
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr
 8002aec:	40010400 	.word	0x40010400

08002af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	807b      	strh	r3, [r7, #2]
 8002afc:	4613      	mov	r3, r2
 8002afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b00:	787b      	ldrb	r3, [r7, #1]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b06:	887a      	ldrh	r2, [r7, #2]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002b0c:	e003      	b.n	8002b16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b0e:	887b      	ldrh	r3, [r7, #2]
 8002b10:	041a      	lsls	r2, r3, #16
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	611a      	str	r2, [r3, #16]
}
 8002b16:	bf00      	nop
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e272      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 8087 	beq.w	8002c4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b40:	4b92      	ldr	r3, [pc, #584]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f003 030c 	and.w	r3, r3, #12
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d00c      	beq.n	8002b66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b4c:	4b8f      	ldr	r3, [pc, #572]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f003 030c 	and.w	r3, r3, #12
 8002b54:	2b08      	cmp	r3, #8
 8002b56:	d112      	bne.n	8002b7e <HAL_RCC_OscConfig+0x5e>
 8002b58:	4b8c      	ldr	r3, [pc, #560]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b64:	d10b      	bne.n	8002b7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b66:	4b89      	ldr	r3, [pc, #548]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d06c      	beq.n	8002c4c <HAL_RCC_OscConfig+0x12c>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d168      	bne.n	8002c4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e24c      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b86:	d106      	bne.n	8002b96 <HAL_RCC_OscConfig+0x76>
 8002b88:	4b80      	ldr	r3, [pc, #512]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a7f      	ldr	r2, [pc, #508]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002b8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	e02e      	b.n	8002bf4 <HAL_RCC_OscConfig+0xd4>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10c      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x98>
 8002b9e:	4b7b      	ldr	r3, [pc, #492]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a7a      	ldr	r2, [pc, #488]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002ba4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	4b78      	ldr	r3, [pc, #480]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a77      	ldr	r2, [pc, #476]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bb4:	6013      	str	r3, [r2, #0]
 8002bb6:	e01d      	b.n	8002bf4 <HAL_RCC_OscConfig+0xd4>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bc0:	d10c      	bne.n	8002bdc <HAL_RCC_OscConfig+0xbc>
 8002bc2:	4b72      	ldr	r3, [pc, #456]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a71      	ldr	r2, [pc, #452]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	4b6f      	ldr	r3, [pc, #444]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a6e      	ldr	r2, [pc, #440]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bd8:	6013      	str	r3, [r2, #0]
 8002bda:	e00b      	b.n	8002bf4 <HAL_RCC_OscConfig+0xd4>
 8002bdc:	4b6b      	ldr	r3, [pc, #428]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a6a      	ldr	r2, [pc, #424]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	4b68      	ldr	r3, [pc, #416]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a67      	ldr	r2, [pc, #412]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002bee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bf2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d013      	beq.n	8002c24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfc:	f7ff f860 	bl	8001cc0 <HAL_GetTick>
 8002c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c02:	e008      	b.n	8002c16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c04:	f7ff f85c 	bl	8001cc0 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b64      	cmp	r3, #100	; 0x64
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e200      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c16:	4b5d      	ldr	r3, [pc, #372]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0f0      	beq.n	8002c04 <HAL_RCC_OscConfig+0xe4>
 8002c22:	e014      	b.n	8002c4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c24:	f7ff f84c 	bl	8001cc0 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c2c:	f7ff f848 	bl	8001cc0 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b64      	cmp	r3, #100	; 0x64
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e1ec      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c3e:	4b53      	ldr	r3, [pc, #332]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1f0      	bne.n	8002c2c <HAL_RCC_OscConfig+0x10c>
 8002c4a:	e000      	b.n	8002c4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d063      	beq.n	8002d22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c5a:	4b4c      	ldr	r3, [pc, #304]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d00b      	beq.n	8002c7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c66:	4b49      	ldr	r3, [pc, #292]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f003 030c 	and.w	r3, r3, #12
 8002c6e:	2b08      	cmp	r3, #8
 8002c70:	d11c      	bne.n	8002cac <HAL_RCC_OscConfig+0x18c>
 8002c72:	4b46      	ldr	r3, [pc, #280]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d116      	bne.n	8002cac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c7e:	4b43      	ldr	r3, [pc, #268]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d005      	beq.n	8002c96 <HAL_RCC_OscConfig+0x176>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d001      	beq.n	8002c96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e1c0      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c96:	4b3d      	ldr	r3, [pc, #244]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	00db      	lsls	r3, r3, #3
 8002ca4:	4939      	ldr	r1, [pc, #228]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002caa:	e03a      	b.n	8002d22 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d020      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cb4:	4b36      	ldr	r3, [pc, #216]	; (8002d90 <HAL_RCC_OscConfig+0x270>)
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cba:	f7ff f801 	bl	8001cc0 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cc2:	f7fe fffd 	bl	8001cc0 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e1a1      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cd4:	4b2d      	ldr	r3, [pc, #180]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0f0      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ce0:	4b2a      	ldr	r3, [pc, #168]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	695b      	ldr	r3, [r3, #20]
 8002cec:	00db      	lsls	r3, r3, #3
 8002cee:	4927      	ldr	r1, [pc, #156]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	600b      	str	r3, [r1, #0]
 8002cf4:	e015      	b.n	8002d22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cf6:	4b26      	ldr	r3, [pc, #152]	; (8002d90 <HAL_RCC_OscConfig+0x270>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cfc:	f7fe ffe0 	bl	8001cc0 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d04:	f7fe ffdc 	bl	8001cc0 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e180      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d16:	4b1d      	ldr	r3, [pc, #116]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f0      	bne.n	8002d04 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0308 	and.w	r3, r3, #8
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d03a      	beq.n	8002da4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d019      	beq.n	8002d6a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d36:	4b17      	ldr	r3, [pc, #92]	; (8002d94 <HAL_RCC_OscConfig+0x274>)
 8002d38:	2201      	movs	r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d3c:	f7fe ffc0 	bl	8001cc0 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d44:	f7fe ffbc 	bl	8001cc0 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e160      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d56:	4b0d      	ldr	r3, [pc, #52]	; (8002d8c <HAL_RCC_OscConfig+0x26c>)
 8002d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0f0      	beq.n	8002d44 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d62:	2001      	movs	r0, #1
 8002d64:	f000 faba 	bl	80032dc <RCC_Delay>
 8002d68:	e01c      	b.n	8002da4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <HAL_RCC_OscConfig+0x274>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d70:	f7fe ffa6 	bl	8001cc0 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d76:	e00f      	b.n	8002d98 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d78:	f7fe ffa2 	bl	8001cc0 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d908      	bls.n	8002d98 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e146      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
 8002d8a:	bf00      	nop
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	42420000 	.word	0x42420000
 8002d94:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d98:	4b92      	ldr	r3, [pc, #584]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1e9      	bne.n	8002d78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0304 	and.w	r3, r3, #4
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 80a6 	beq.w	8002efe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002db2:	2300      	movs	r3, #0
 8002db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002db6:	4b8b      	ldr	r3, [pc, #556]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002db8:	69db      	ldr	r3, [r3, #28]
 8002dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10d      	bne.n	8002dde <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dc2:	4b88      	ldr	r3, [pc, #544]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	4a87      	ldr	r2, [pc, #540]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dcc:	61d3      	str	r3, [r2, #28]
 8002dce:	4b85      	ldr	r3, [pc, #532]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd6:	60bb      	str	r3, [r7, #8]
 8002dd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dde:	4b82      	ldr	r3, [pc, #520]	; (8002fe8 <HAL_RCC_OscConfig+0x4c8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d118      	bne.n	8002e1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dea:	4b7f      	ldr	r3, [pc, #508]	; (8002fe8 <HAL_RCC_OscConfig+0x4c8>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a7e      	ldr	r2, [pc, #504]	; (8002fe8 <HAL_RCC_OscConfig+0x4c8>)
 8002df0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002df4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002df6:	f7fe ff63 	bl	8001cc0 <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dfe:	f7fe ff5f 	bl	8001cc0 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b64      	cmp	r3, #100	; 0x64
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e103      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e10:	4b75      	ldr	r3, [pc, #468]	; (8002fe8 <HAL_RCC_OscConfig+0x4c8>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0f0      	beq.n	8002dfe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d106      	bne.n	8002e32 <HAL_RCC_OscConfig+0x312>
 8002e24:	4b6f      	ldr	r3, [pc, #444]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	4a6e      	ldr	r2, [pc, #440]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e2a:	f043 0301 	orr.w	r3, r3, #1
 8002e2e:	6213      	str	r3, [r2, #32]
 8002e30:	e02d      	b.n	8002e8e <HAL_RCC_OscConfig+0x36e>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10c      	bne.n	8002e54 <HAL_RCC_OscConfig+0x334>
 8002e3a:	4b6a      	ldr	r3, [pc, #424]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	4a69      	ldr	r2, [pc, #420]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e40:	f023 0301 	bic.w	r3, r3, #1
 8002e44:	6213      	str	r3, [r2, #32]
 8002e46:	4b67      	ldr	r3, [pc, #412]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e48:	6a1b      	ldr	r3, [r3, #32]
 8002e4a:	4a66      	ldr	r2, [pc, #408]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e4c:	f023 0304 	bic.w	r3, r3, #4
 8002e50:	6213      	str	r3, [r2, #32]
 8002e52:	e01c      	b.n	8002e8e <HAL_RCC_OscConfig+0x36e>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	2b05      	cmp	r3, #5
 8002e5a:	d10c      	bne.n	8002e76 <HAL_RCC_OscConfig+0x356>
 8002e5c:	4b61      	ldr	r3, [pc, #388]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	4a60      	ldr	r2, [pc, #384]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e62:	f043 0304 	orr.w	r3, r3, #4
 8002e66:	6213      	str	r3, [r2, #32]
 8002e68:	4b5e      	ldr	r3, [pc, #376]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e6a:	6a1b      	ldr	r3, [r3, #32]
 8002e6c:	4a5d      	ldr	r2, [pc, #372]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e6e:	f043 0301 	orr.w	r3, r3, #1
 8002e72:	6213      	str	r3, [r2, #32]
 8002e74:	e00b      	b.n	8002e8e <HAL_RCC_OscConfig+0x36e>
 8002e76:	4b5b      	ldr	r3, [pc, #364]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	4a5a      	ldr	r2, [pc, #360]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e7c:	f023 0301 	bic.w	r3, r3, #1
 8002e80:	6213      	str	r3, [r2, #32]
 8002e82:	4b58      	ldr	r3, [pc, #352]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	4a57      	ldr	r2, [pc, #348]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002e88:	f023 0304 	bic.w	r3, r3, #4
 8002e8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d015      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e96:	f7fe ff13 	bl	8001cc0 <HAL_GetTick>
 8002e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e9c:	e00a      	b.n	8002eb4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e9e:	f7fe ff0f 	bl	8001cc0 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e0b1      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb4:	4b4b      	ldr	r3, [pc, #300]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d0ee      	beq.n	8002e9e <HAL_RCC_OscConfig+0x37e>
 8002ec0:	e014      	b.n	8002eec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ec2:	f7fe fefd 	bl	8001cc0 <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec8:	e00a      	b.n	8002ee0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eca:	f7fe fef9 	bl	8001cc0 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d901      	bls.n	8002ee0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e09b      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ee0:	4b40      	ldr	r3, [pc, #256]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1ee      	bne.n	8002eca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002eec:	7dfb      	ldrb	r3, [r7, #23]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d105      	bne.n	8002efe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef2:	4b3c      	ldr	r3, [pc, #240]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	4a3b      	ldr	r2, [pc, #236]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002ef8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002efc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69db      	ldr	r3, [r3, #28]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 8087 	beq.w	8003016 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f08:	4b36      	ldr	r3, [pc, #216]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 030c 	and.w	r3, r3, #12
 8002f10:	2b08      	cmp	r3, #8
 8002f12:	d061      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69db      	ldr	r3, [r3, #28]
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d146      	bne.n	8002faa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f1c:	4b33      	ldr	r3, [pc, #204]	; (8002fec <HAL_RCC_OscConfig+0x4cc>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f22:	f7fe fecd 	bl	8001cc0 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f2a:	f7fe fec9 	bl	8001cc0 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e06d      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f3c:	4b29      	ldr	r3, [pc, #164]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1f0      	bne.n	8002f2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f50:	d108      	bne.n	8002f64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f52:	4b24      	ldr	r3, [pc, #144]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	4921      	ldr	r1, [pc, #132]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f64:	4b1f      	ldr	r3, [pc, #124]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a19      	ldr	r1, [r3, #32]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	430b      	orrs	r3, r1
 8002f76:	491b      	ldr	r1, [pc, #108]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f7c:	4b1b      	ldr	r3, [pc, #108]	; (8002fec <HAL_RCC_OscConfig+0x4cc>)
 8002f7e:	2201      	movs	r2, #1
 8002f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f82:	f7fe fe9d 	bl	8001cc0 <HAL_GetTick>
 8002f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f88:	e008      	b.n	8002f9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f8a:	f7fe fe99 	bl	8001cc0 <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d901      	bls.n	8002f9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e03d      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f9c:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d0f0      	beq.n	8002f8a <HAL_RCC_OscConfig+0x46a>
 8002fa8:	e035      	b.n	8003016 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002faa:	4b10      	ldr	r3, [pc, #64]	; (8002fec <HAL_RCC_OscConfig+0x4cc>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb0:	f7fe fe86 	bl	8001cc0 <HAL_GetTick>
 8002fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb6:	e008      	b.n	8002fca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb8:	f7fe fe82 	bl	8001cc0 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e026      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fca:	4b06      	ldr	r3, [pc, #24]	; (8002fe4 <HAL_RCC_OscConfig+0x4c4>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1f0      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x498>
 8002fd6:	e01e      	b.n	8003016 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	69db      	ldr	r3, [r3, #28]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d107      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e019      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	40007000 	.word	0x40007000
 8002fec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <HAL_RCC_OscConfig+0x500>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a1b      	ldr	r3, [r3, #32]
 8003000:	429a      	cmp	r2, r3
 8003002:	d106      	bne.n	8003012 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800300e:	429a      	cmp	r2, r3
 8003010:	d001      	beq.n	8003016 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003016:	2300      	movs	r3, #0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3718      	adds	r7, #24
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	40021000 	.word	0x40021000

08003024 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e0d0      	b.n	80031da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003038:	4b6a      	ldr	r3, [pc, #424]	; (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0307 	and.w	r3, r3, #7
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d910      	bls.n	8003068 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003046:	4b67      	ldr	r3, [pc, #412]	; (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f023 0207 	bic.w	r2, r3, #7
 800304e:	4965      	ldr	r1, [pc, #404]	; (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	4313      	orrs	r3, r2
 8003054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003056:	4b63      	ldr	r3, [pc, #396]	; (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	429a      	cmp	r2, r3
 8003062:	d001      	beq.n	8003068 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e0b8      	b.n	80031da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d020      	beq.n	80030b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d005      	beq.n	800308c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003080:	4b59      	ldr	r3, [pc, #356]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4a58      	ldr	r2, [pc, #352]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003086:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800308a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0308 	and.w	r3, r3, #8
 8003094:	2b00      	cmp	r3, #0
 8003096:	d005      	beq.n	80030a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003098:	4b53      	ldr	r3, [pc, #332]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	4a52      	ldr	r2, [pc, #328]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 800309e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80030a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030a4:	4b50      	ldr	r3, [pc, #320]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	494d      	ldr	r1, [pc, #308]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0301 	and.w	r3, r3, #1
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d040      	beq.n	8003144 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d107      	bne.n	80030da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ca:	4b47      	ldr	r3, [pc, #284]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d115      	bne.n	8003102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e07f      	b.n	80031da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d107      	bne.n	80030f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e2:	4b41      	ldr	r3, [pc, #260]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d109      	bne.n	8003102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e073      	b.n	80031da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f2:	4b3d      	ldr	r3, [pc, #244]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e06b      	b.n	80031da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003102:	4b39      	ldr	r3, [pc, #228]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f023 0203 	bic.w	r2, r3, #3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	4936      	ldr	r1, [pc, #216]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003110:	4313      	orrs	r3, r2
 8003112:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003114:	f7fe fdd4 	bl	8001cc0 <HAL_GetTick>
 8003118:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800311a:	e00a      	b.n	8003132 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800311c:	f7fe fdd0 	bl	8001cc0 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	f241 3288 	movw	r2, #5000	; 0x1388
 800312a:	4293      	cmp	r3, r2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e053      	b.n	80031da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003132:	4b2d      	ldr	r3, [pc, #180]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f003 020c 	and.w	r2, r3, #12
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	429a      	cmp	r2, r3
 8003142:	d1eb      	bne.n	800311c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003144:	4b27      	ldr	r3, [pc, #156]	; (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	429a      	cmp	r2, r3
 8003150:	d210      	bcs.n	8003174 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003152:	4b24      	ldr	r3, [pc, #144]	; (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f023 0207 	bic.w	r2, r3, #7
 800315a:	4922      	ldr	r1, [pc, #136]	; (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	4313      	orrs	r3, r2
 8003160:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003162:	4b20      	ldr	r3, [pc, #128]	; (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	429a      	cmp	r2, r3
 800316e:	d001      	beq.n	8003174 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e032      	b.n	80031da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	2b00      	cmp	r3, #0
 800317e:	d008      	beq.n	8003192 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003180:	4b19      	ldr	r3, [pc, #100]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4916      	ldr	r1, [pc, #88]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	4313      	orrs	r3, r2
 8003190:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0308 	and.w	r3, r3, #8
 800319a:	2b00      	cmp	r3, #0
 800319c:	d009      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800319e:	4b12      	ldr	r3, [pc, #72]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	490e      	ldr	r1, [pc, #56]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031b2:	f000 f821 	bl	80031f8 <HAL_RCC_GetSysClockFreq>
 80031b6:	4602      	mov	r2, r0
 80031b8:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	091b      	lsrs	r3, r3, #4
 80031be:	f003 030f 	and.w	r3, r3, #15
 80031c2:	490a      	ldr	r1, [pc, #40]	; (80031ec <HAL_RCC_ClockConfig+0x1c8>)
 80031c4:	5ccb      	ldrb	r3, [r1, r3]
 80031c6:	fa22 f303 	lsr.w	r3, r2, r3
 80031ca:	4a09      	ldr	r2, [pc, #36]	; (80031f0 <HAL_RCC_ClockConfig+0x1cc>)
 80031cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031ce:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <HAL_RCC_ClockConfig+0x1d0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fe fd32 	bl	8001c3c <HAL_InitTick>

  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	40022000 	.word	0x40022000
 80031e8:	40021000 	.word	0x40021000
 80031ec:	08007008 	.word	0x08007008
 80031f0:	20000004 	.word	0x20000004
 80031f4:	20000008 	.word	0x20000008

080031f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b087      	sub	sp, #28
 80031fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031fe:	2300      	movs	r3, #0
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	2300      	movs	r3, #0
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	2300      	movs	r3, #0
 8003208:	617b      	str	r3, [r7, #20]
 800320a:	2300      	movs	r3, #0
 800320c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800320e:	2300      	movs	r3, #0
 8003210:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003212:	4b1e      	ldr	r3, [pc, #120]	; (800328c <HAL_RCC_GetSysClockFreq+0x94>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f003 030c 	and.w	r3, r3, #12
 800321e:	2b04      	cmp	r3, #4
 8003220:	d002      	beq.n	8003228 <HAL_RCC_GetSysClockFreq+0x30>
 8003222:	2b08      	cmp	r3, #8
 8003224:	d003      	beq.n	800322e <HAL_RCC_GetSysClockFreq+0x36>
 8003226:	e027      	b.n	8003278 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003228:	4b19      	ldr	r3, [pc, #100]	; (8003290 <HAL_RCC_GetSysClockFreq+0x98>)
 800322a:	613b      	str	r3, [r7, #16]
      break;
 800322c:	e027      	b.n	800327e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	0c9b      	lsrs	r3, r3, #18
 8003232:	f003 030f 	and.w	r3, r3, #15
 8003236:	4a17      	ldr	r2, [pc, #92]	; (8003294 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003238:	5cd3      	ldrb	r3, [r2, r3]
 800323a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d010      	beq.n	8003268 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003246:	4b11      	ldr	r3, [pc, #68]	; (800328c <HAL_RCC_GetSysClockFreq+0x94>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	0c5b      	lsrs	r3, r3, #17
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	4a11      	ldr	r2, [pc, #68]	; (8003298 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003252:	5cd3      	ldrb	r3, [r2, r3]
 8003254:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a0d      	ldr	r2, [pc, #52]	; (8003290 <HAL_RCC_GetSysClockFreq+0x98>)
 800325a:	fb03 f202 	mul.w	r2, r3, r2
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	fbb2 f3f3 	udiv	r3, r2, r3
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	e004      	b.n	8003272 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a0c      	ldr	r2, [pc, #48]	; (800329c <HAL_RCC_GetSysClockFreq+0xa4>)
 800326c:	fb02 f303 	mul.w	r3, r2, r3
 8003270:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	613b      	str	r3, [r7, #16]
      break;
 8003276:	e002      	b.n	800327e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003278:	4b05      	ldr	r3, [pc, #20]	; (8003290 <HAL_RCC_GetSysClockFreq+0x98>)
 800327a:	613b      	str	r3, [r7, #16]
      break;
 800327c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800327e:	693b      	ldr	r3, [r7, #16]
}
 8003280:	4618      	mov	r0, r3
 8003282:	371c      	adds	r7, #28
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	40021000 	.word	0x40021000
 8003290:	007a1200 	.word	0x007a1200
 8003294:	08007020 	.word	0x08007020
 8003298:	08007030 	.word	0x08007030
 800329c:	003d0900 	.word	0x003d0900

080032a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032a4:	4b02      	ldr	r3, [pc, #8]	; (80032b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80032a6:	681b      	ldr	r3, [r3, #0]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr
 80032b0:	20000004 	.word	0x20000004

080032b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032b8:	f7ff fff2 	bl	80032a0 <HAL_RCC_GetHCLKFreq>
 80032bc:	4602      	mov	r2, r0
 80032be:	4b05      	ldr	r3, [pc, #20]	; (80032d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	0adb      	lsrs	r3, r3, #11
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	4903      	ldr	r1, [pc, #12]	; (80032d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ca:	5ccb      	ldrb	r3, [r1, r3]
 80032cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40021000 	.word	0x40021000
 80032d8:	08007018 	.word	0x08007018

080032dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032e4:	4b0a      	ldr	r3, [pc, #40]	; (8003310 <RCC_Delay+0x34>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a0a      	ldr	r2, [pc, #40]	; (8003314 <RCC_Delay+0x38>)
 80032ea:	fba2 2303 	umull	r2, r3, r2, r3
 80032ee:	0a5b      	lsrs	r3, r3, #9
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	fb02 f303 	mul.w	r3, r2, r3
 80032f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032f8:	bf00      	nop
  }
  while (Delay --);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	1e5a      	subs	r2, r3, #1
 80032fe:	60fa      	str	r2, [r7, #12]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1f9      	bne.n	80032f8 <RCC_Delay+0x1c>
}
 8003304:	bf00      	nop
 8003306:	bf00      	nop
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	bc80      	pop	{r7}
 800330e:	4770      	bx	lr
 8003310:	20000004 	.word	0x20000004
 8003314:	10624dd3 	.word	0x10624dd3

08003318 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	613b      	str	r3, [r7, #16]
 8003324:	2300      	movs	r3, #0
 8003326:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	d07d      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003334:	2300      	movs	r3, #0
 8003336:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003338:	4b4f      	ldr	r3, [pc, #316]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800333a:	69db      	ldr	r3, [r3, #28]
 800333c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d10d      	bne.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003344:	4b4c      	ldr	r3, [pc, #304]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	4a4b      	ldr	r2, [pc, #300]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800334a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800334e:	61d3      	str	r3, [r2, #28]
 8003350:	4b49      	ldr	r3, [pc, #292]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003358:	60bb      	str	r3, [r7, #8]
 800335a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800335c:	2301      	movs	r3, #1
 800335e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003360:	4b46      	ldr	r3, [pc, #280]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003368:	2b00      	cmp	r3, #0
 800336a:	d118      	bne.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800336c:	4b43      	ldr	r3, [pc, #268]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a42      	ldr	r2, [pc, #264]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003376:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003378:	f7fe fca2 	bl	8001cc0 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337e:	e008      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003380:	f7fe fc9e 	bl	8001cc0 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b64      	cmp	r3, #100	; 0x64
 800338c:	d901      	bls.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e06d      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003392:	4b3a      	ldr	r3, [pc, #232]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0f0      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800339e:	4b36      	ldr	r3, [pc, #216]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d02e      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d027      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033bc:	4b2e      	ldr	r3, [pc, #184]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033c6:	4b2e      	ldr	r3, [pc, #184]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80033c8:	2201      	movs	r2, #1
 80033ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033cc:	4b2c      	ldr	r3, [pc, #176]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80033d2:	4a29      	ldr	r2, [pc, #164]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d014      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e2:	f7fe fc6d 	bl	8001cc0 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e8:	e00a      	b.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ea:	f7fe fc69 	bl	8001cc0 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d901      	bls.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e036      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003400:	4b1d      	ldr	r3, [pc, #116]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0ee      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800340c:	4b1a      	ldr	r3, [pc, #104]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	4917      	ldr	r1, [pc, #92]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800341a:	4313      	orrs	r3, r2
 800341c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800341e:	7dfb      	ldrb	r3, [r7, #23]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d105      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003424:	4b14      	ldr	r3, [pc, #80]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	4a13      	ldr	r2, [pc, #76]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800342a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800342e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d008      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800343c:	4b0e      	ldr	r3, [pc, #56]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	490b      	ldr	r1, [pc, #44]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800344a:	4313      	orrs	r3, r2
 800344c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0310 	and.w	r3, r3, #16
 8003456:	2b00      	cmp	r3, #0
 8003458:	d008      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800345a:	4b07      	ldr	r3, [pc, #28]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	4904      	ldr	r1, [pc, #16]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003468:	4313      	orrs	r3, r2
 800346a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3718      	adds	r7, #24
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40021000 	.word	0x40021000
 800347c:	40007000 	.word	0x40007000
 8003480:	42420440 	.word	0x42420440

08003484 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b088      	sub	sp, #32
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800348c:	2300      	movs	r3, #0
 800348e:	617b      	str	r3, [r7, #20]
 8003490:	2300      	movs	r3, #0
 8003492:	61fb      	str	r3, [r7, #28]
 8003494:	2300      	movs	r3, #0
 8003496:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	2300      	movs	r3, #0
 800349e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b10      	cmp	r3, #16
 80034a4:	d00a      	beq.n	80034bc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b10      	cmp	r3, #16
 80034aa:	f200 808a 	bhi.w	80035c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d045      	beq.n	8003540 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d075      	beq.n	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80034ba:	e082      	b.n	80035c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80034bc:	4b46      	ldr	r3, [pc, #280]	; (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80034c2:	4b45      	ldr	r3, [pc, #276]	; (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d07b      	beq.n	80035c6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	0c9b      	lsrs	r3, r3, #18
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	4a41      	ldr	r2, [pc, #260]	; (80035dc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80034d8:	5cd3      	ldrb	r3, [r2, r3]
 80034da:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d015      	beq.n	8003512 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034e6:	4b3c      	ldr	r3, [pc, #240]	; (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	0c5b      	lsrs	r3, r3, #17
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	4a3b      	ldr	r2, [pc, #236]	; (80035e0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80034f2:	5cd3      	ldrb	r3, [r2, r3]
 80034f4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00d      	beq.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003500:	4a38      	ldr	r2, [pc, #224]	; (80035e4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	fbb2 f2f3 	udiv	r2, r2, r3
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	fb02 f303 	mul.w	r3, r2, r3
 800350e:	61fb      	str	r3, [r7, #28]
 8003510:	e004      	b.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	4a34      	ldr	r2, [pc, #208]	; (80035e8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003516:	fb02 f303 	mul.w	r3, r2, r3
 800351a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800351c:	4b2e      	ldr	r3, [pc, #184]	; (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003524:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003528:	d102      	bne.n	8003530 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	61bb      	str	r3, [r7, #24]
      break;
 800352e:	e04a      	b.n	80035c6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	4a2d      	ldr	r2, [pc, #180]	; (80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003536:	fba2 2303 	umull	r2, r3, r2, r3
 800353a:	085b      	lsrs	r3, r3, #1
 800353c:	61bb      	str	r3, [r7, #24]
      break;
 800353e:	e042      	b.n	80035c6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003540:	4b25      	ldr	r3, [pc, #148]	; (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800354c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003550:	d108      	bne.n	8003564 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d003      	beq.n	8003564 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800355c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003560:	61bb      	str	r3, [r7, #24]
 8003562:	e01f      	b.n	80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800356a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800356e:	d109      	bne.n	8003584 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003570:	4b19      	ldr	r3, [pc, #100]	; (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800357c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003580:	61bb      	str	r3, [r7, #24]
 8003582:	e00f      	b.n	80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800358a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800358e:	d11c      	bne.n	80035ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003590:	4b11      	ldr	r3, [pc, #68]	; (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d016      	beq.n	80035ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800359c:	f24f 4324 	movw	r3, #62500	; 0xf424
 80035a0:	61bb      	str	r3, [r7, #24]
      break;
 80035a2:	e012      	b.n	80035ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80035a4:	e011      	b.n	80035ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80035a6:	f7ff fe85 	bl	80032b4 <HAL_RCC_GetPCLK2Freq>
 80035aa:	4602      	mov	r2, r0
 80035ac:	4b0a      	ldr	r3, [pc, #40]	; (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	0b9b      	lsrs	r3, r3, #14
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	3301      	adds	r3, #1
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80035be:	61bb      	str	r3, [r7, #24]
      break;
 80035c0:	e004      	b.n	80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80035c2:	bf00      	nop
 80035c4:	e002      	b.n	80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80035c6:	bf00      	nop
 80035c8:	e000      	b.n	80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80035ca:	bf00      	nop
    }
  }
  return (frequency);
 80035cc:	69bb      	ldr	r3, [r7, #24]
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3720      	adds	r7, #32
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40021000 	.word	0x40021000
 80035dc:	08007034 	.word	0x08007034
 80035e0:	08007044 	.word	0x08007044
 80035e4:	007a1200 	.word	0x007a1200
 80035e8:	003d0900 	.word	0x003d0900
 80035ec:	aaaaaaab 	.word	0xaaaaaaab

080035f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e041      	b.n	8003686 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7fe f914 	bl	8001844 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2202      	movs	r2, #2
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	3304      	adds	r3, #4
 800362c:	4619      	mov	r1, r3
 800362e:	4610      	mov	r0, r2
 8003630:	f000 fd24 	bl	800407c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b082      	sub	sp, #8
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e041      	b.n	8003724 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d106      	bne.n	80036ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f839 	bl	800372c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2202      	movs	r2, #2
 80036be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	3304      	adds	r3, #4
 80036ca:	4619      	mov	r1, r3
 80036cc:	4610      	mov	r0, r2
 80036ce:	f000 fcd5 	bl	800407c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2201      	movs	r2, #1
 8003706:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr
	...

08003740 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d109      	bne.n	8003764 <HAL_TIM_PWM_Start+0x24>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b01      	cmp	r3, #1
 800375a:	bf14      	ite	ne
 800375c:	2301      	movne	r3, #1
 800375e:	2300      	moveq	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	e022      	b.n	80037aa <HAL_TIM_PWM_Start+0x6a>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	2b04      	cmp	r3, #4
 8003768:	d109      	bne.n	800377e <HAL_TIM_PWM_Start+0x3e>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b01      	cmp	r3, #1
 8003774:	bf14      	ite	ne
 8003776:	2301      	movne	r3, #1
 8003778:	2300      	moveq	r3, #0
 800377a:	b2db      	uxtb	r3, r3
 800377c:	e015      	b.n	80037aa <HAL_TIM_PWM_Start+0x6a>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b08      	cmp	r3, #8
 8003782:	d109      	bne.n	8003798 <HAL_TIM_PWM_Start+0x58>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	bf14      	ite	ne
 8003790:	2301      	movne	r3, #1
 8003792:	2300      	moveq	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	e008      	b.n	80037aa <HAL_TIM_PWM_Start+0x6a>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	bf14      	ite	ne
 80037a4:	2301      	movne	r3, #1
 80037a6:	2300      	moveq	r3, #0
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e05e      	b.n	8003870 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d104      	bne.n	80037c2 <HAL_TIM_PWM_Start+0x82>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037c0:	e013      	b.n	80037ea <HAL_TIM_PWM_Start+0xaa>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	d104      	bne.n	80037d2 <HAL_TIM_PWM_Start+0x92>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037d0:	e00b      	b.n	80037ea <HAL_TIM_PWM_Start+0xaa>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d104      	bne.n	80037e2 <HAL_TIM_PWM_Start+0xa2>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037e0:	e003      	b.n	80037ea <HAL_TIM_PWM_Start+0xaa>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2202      	movs	r2, #2
 80037e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2201      	movs	r2, #1
 80037f0:	6839      	ldr	r1, [r7, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 fec2 	bl	800457c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a1e      	ldr	r2, [pc, #120]	; (8003878 <HAL_TIM_PWM_Start+0x138>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d107      	bne.n	8003812 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003810:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a18      	ldr	r2, [pc, #96]	; (8003878 <HAL_TIM_PWM_Start+0x138>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d00e      	beq.n	800383a <HAL_TIM_PWM_Start+0xfa>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003824:	d009      	beq.n	800383a <HAL_TIM_PWM_Start+0xfa>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a14      	ldr	r2, [pc, #80]	; (800387c <HAL_TIM_PWM_Start+0x13c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d004      	beq.n	800383a <HAL_TIM_PWM_Start+0xfa>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a12      	ldr	r2, [pc, #72]	; (8003880 <HAL_TIM_PWM_Start+0x140>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d111      	bne.n	800385e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f003 0307 	and.w	r3, r3, #7
 8003844:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2b06      	cmp	r3, #6
 800384a:	d010      	beq.n	800386e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f042 0201 	orr.w	r2, r2, #1
 800385a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385c:	e007      	b.n	800386e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f042 0201 	orr.w	r2, r2, #1
 800386c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3710      	adds	r7, #16
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	40012c00 	.word	0x40012c00
 800387c:	40000400 	.word	0x40000400
 8003880:	40000800 	.word	0x40000800

08003884 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e093      	b.n	80039c0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d106      	bne.n	80038b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7fd ffed 	bl	800188c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2202      	movs	r2, #2
 80038b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	6812      	ldr	r2, [r2, #0]
 80038c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038c8:	f023 0307 	bic.w	r3, r3, #7
 80038cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3304      	adds	r3, #4
 80038d6:	4619      	mov	r1, r3
 80038d8:	4610      	mov	r0, r2
 80038da:	f000 fbcf 	bl	800407c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003906:	f023 0303 	bic.w	r3, r3, #3
 800390a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	021b      	lsls	r3, r3, #8
 8003916:	4313      	orrs	r3, r2
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4313      	orrs	r3, r2
 800391c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003924:	f023 030c 	bic.w	r3, r3, #12
 8003928:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003930:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003934:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	68da      	ldr	r2, [r3, #12]
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	021b      	lsls	r3, r3, #8
 8003940:	4313      	orrs	r3, r2
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	4313      	orrs	r3, r2
 8003946:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	011a      	lsls	r2, r3, #4
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	031b      	lsls	r3, r3, #12
 8003954:	4313      	orrs	r3, r2
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	4313      	orrs	r3, r2
 800395a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003962:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	4313      	orrs	r3, r2
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	4313      	orrs	r3, r2
 8003974:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80039e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80039f0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d110      	bne.n	8003a1a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80039f8:	7bfb      	ldrb	r3, [r7, #15]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d102      	bne.n	8003a04 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80039fe:	7b7b      	ldrb	r3, [r7, #13]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d001      	beq.n	8003a08 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e089      	b.n	8003b1c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a18:	e031      	b.n	8003a7e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d110      	bne.n	8003a42 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a20:	7bbb      	ldrb	r3, [r7, #14]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d102      	bne.n	8003a2c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a26:	7b3b      	ldrb	r3, [r7, #12]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d001      	beq.n	8003a30 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e075      	b.n	8003b1c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2202      	movs	r2, #2
 8003a34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a40:	e01d      	b.n	8003a7e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d108      	bne.n	8003a5a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a48:	7bbb      	ldrb	r3, [r7, #14]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d105      	bne.n	8003a5a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a4e:	7b7b      	ldrb	r3, [r7, #13]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d102      	bne.n	8003a5a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a54:	7b3b      	ldrb	r3, [r7, #12]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d001      	beq.n	8003a5e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e05e      	b.n	8003b1c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2202      	movs	r2, #2
 8003a62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2202      	movs	r2, #2
 8003a72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d003      	beq.n	8003a8c <HAL_TIM_Encoder_Start_IT+0xc4>
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d010      	beq.n	8003aac <HAL_TIM_Encoder_Start_IT+0xe4>
 8003a8a:	e01f      	b.n	8003acc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2201      	movs	r2, #1
 8003a92:	2100      	movs	r1, #0
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 fd71 	bl	800457c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68da      	ldr	r2, [r3, #12]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f042 0202 	orr.w	r2, r2, #2
 8003aa8:	60da      	str	r2, [r3, #12]
      break;
 8003aaa:	e02e      	b.n	8003b0a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	2104      	movs	r1, #4
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 fd61 	bl	800457c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f042 0204 	orr.w	r2, r2, #4
 8003ac8:	60da      	str	r2, [r3, #12]
      break;
 8003aca:	e01e      	b.n	8003b0a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f000 fd51 	bl	800457c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	2104      	movs	r1, #4
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 fd4a 	bl	800457c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0202 	orr.w	r2, r2, #2
 8003af6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f042 0204 	orr.w	r2, r2, #4
 8003b06:	60da      	str	r2, [r3, #12]
      break;
 8003b08:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f042 0201 	orr.w	r2, r2, #1
 8003b18:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3710      	adds	r7, #16
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d122      	bne.n	8003b80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d11b      	bne.n	8003b80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f06f 0202 	mvn.w	r2, #2
 8003b50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2201      	movs	r2, #1
 8003b56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	f003 0303 	and.w	r3, r3, #3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7fd fa36 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8003b6c:	e005      	b.n	8003b7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 fa69 	bl	8004046 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 fa6f 	bl	8004058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d122      	bne.n	8003bd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d11b      	bne.n	8003bd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f06f 0204 	mvn.w	r2, #4
 8003ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2202      	movs	r2, #2
 8003baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d003      	beq.n	8003bc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f7fd fa0c 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8003bc0:	e005      	b.n	8003bce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 fa3f 	bl	8004046 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f000 fa45 	bl	8004058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d122      	bne.n	8003c28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f003 0308 	and.w	r3, r3, #8
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d11b      	bne.n	8003c28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f06f 0208 	mvn.w	r2, #8
 8003bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2204      	movs	r2, #4
 8003bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	f003 0303 	and.w	r3, r3, #3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7fd f9e2 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8003c14:	e005      	b.n	8003c22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 fa15 	bl	8004046 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 fa1b 	bl	8004058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	f003 0310 	and.w	r3, r3, #16
 8003c32:	2b10      	cmp	r3, #16
 8003c34:	d122      	bne.n	8003c7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f003 0310 	and.w	r3, r3, #16
 8003c40:	2b10      	cmp	r3, #16
 8003c42:	d11b      	bne.n	8003c7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f06f 0210 	mvn.w	r2, #16
 8003c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2208      	movs	r2, #8
 8003c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d003      	beq.n	8003c6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7fd f9b8 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8003c68:	e005      	b.n	8003c76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 f9eb 	bl	8004046 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 f9f1 	bl	8004058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	f003 0301 	and.w	r3, r3, #1
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d10e      	bne.n	8003ca8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d107      	bne.n	8003ca8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f06f 0201 	mvn.w	r2, #1
 8003ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fd fd32 	bl	800170c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cb2:	2b80      	cmp	r3, #128	; 0x80
 8003cb4:	d10e      	bne.n	8003cd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc0:	2b80      	cmp	r3, #128	; 0x80
 8003cc2:	d107      	bne.n	8003cd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 fcdf 	bl	8004692 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cde:	2b40      	cmp	r3, #64	; 0x40
 8003ce0:	d10e      	bne.n	8003d00 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cec:	2b40      	cmp	r3, #64	; 0x40
 8003cee:	d107      	bne.n	8003d00 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f9b5 	bl	800406a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	f003 0320 	and.w	r3, r3, #32
 8003d0a:	2b20      	cmp	r3, #32
 8003d0c:	d10e      	bne.n	8003d2c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	f003 0320 	and.w	r3, r3, #32
 8003d18:	2b20      	cmp	r3, #32
 8003d1a:	d107      	bne.n	8003d2c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f06f 0220 	mvn.w	r2, #32
 8003d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 fcaa 	bl	8004680 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d2c:	bf00      	nop
 8003d2e:	3708      	adds	r7, #8
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d40:	2300      	movs	r3, #0
 8003d42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d101      	bne.n	8003d52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	e0ae      	b.n	8003eb0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2b0c      	cmp	r3, #12
 8003d5e:	f200 809f 	bhi.w	8003ea0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003d62:	a201      	add	r2, pc, #4	; (adr r2, 8003d68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d68:	08003d9d 	.word	0x08003d9d
 8003d6c:	08003ea1 	.word	0x08003ea1
 8003d70:	08003ea1 	.word	0x08003ea1
 8003d74:	08003ea1 	.word	0x08003ea1
 8003d78:	08003ddd 	.word	0x08003ddd
 8003d7c:	08003ea1 	.word	0x08003ea1
 8003d80:	08003ea1 	.word	0x08003ea1
 8003d84:	08003ea1 	.word	0x08003ea1
 8003d88:	08003e1f 	.word	0x08003e1f
 8003d8c:	08003ea1 	.word	0x08003ea1
 8003d90:	08003ea1 	.word	0x08003ea1
 8003d94:	08003ea1 	.word	0x08003ea1
 8003d98:	08003e5f 	.word	0x08003e5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	68b9      	ldr	r1, [r7, #8]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 f9cc 	bl	8004140 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	699a      	ldr	r2, [r3, #24]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 0208 	orr.w	r2, r2, #8
 8003db6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	699a      	ldr	r2, [r3, #24]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f022 0204 	bic.w	r2, r2, #4
 8003dc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	6999      	ldr	r1, [r3, #24]
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	691a      	ldr	r2, [r3, #16]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	619a      	str	r2, [r3, #24]
      break;
 8003dda:	e064      	b.n	8003ea6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68b9      	ldr	r1, [r7, #8]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 fa12 	bl	800420c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699a      	ldr	r2, [r3, #24]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003df6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	699a      	ldr	r2, [r3, #24]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	6999      	ldr	r1, [r3, #24]
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	021a      	lsls	r2, r3, #8
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	619a      	str	r2, [r3, #24]
      break;
 8003e1c:	e043      	b.n	8003ea6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68b9      	ldr	r1, [r7, #8]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f000 fa5b 	bl	80042e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	69da      	ldr	r2, [r3, #28]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f042 0208 	orr.w	r2, r2, #8
 8003e38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	69da      	ldr	r2, [r3, #28]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0204 	bic.w	r2, r2, #4
 8003e48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	69d9      	ldr	r1, [r3, #28]
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	691a      	ldr	r2, [r3, #16]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	61da      	str	r2, [r3, #28]
      break;
 8003e5c:	e023      	b.n	8003ea6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68b9      	ldr	r1, [r7, #8]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 faa5 	bl	80043b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	69da      	ldr	r2, [r3, #28]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	69da      	ldr	r2, [r3, #28]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	69d9      	ldr	r1, [r3, #28]
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	021a      	lsls	r2, r3, #8
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	61da      	str	r2, [r3, #28]
      break;
 8003e9e:	e002      	b.n	8003ea6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ea4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d101      	bne.n	8003ed4 <HAL_TIM_ConfigClockSource+0x1c>
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	e0b4      	b.n	800403e <HAL_TIM_ConfigClockSource+0x186>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003ef2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003efa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	68ba      	ldr	r2, [r7, #8]
 8003f02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f0c:	d03e      	beq.n	8003f8c <HAL_TIM_ConfigClockSource+0xd4>
 8003f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f12:	f200 8087 	bhi.w	8004024 <HAL_TIM_ConfigClockSource+0x16c>
 8003f16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f1a:	f000 8086 	beq.w	800402a <HAL_TIM_ConfigClockSource+0x172>
 8003f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f22:	d87f      	bhi.n	8004024 <HAL_TIM_ConfigClockSource+0x16c>
 8003f24:	2b70      	cmp	r3, #112	; 0x70
 8003f26:	d01a      	beq.n	8003f5e <HAL_TIM_ConfigClockSource+0xa6>
 8003f28:	2b70      	cmp	r3, #112	; 0x70
 8003f2a:	d87b      	bhi.n	8004024 <HAL_TIM_ConfigClockSource+0x16c>
 8003f2c:	2b60      	cmp	r3, #96	; 0x60
 8003f2e:	d050      	beq.n	8003fd2 <HAL_TIM_ConfigClockSource+0x11a>
 8003f30:	2b60      	cmp	r3, #96	; 0x60
 8003f32:	d877      	bhi.n	8004024 <HAL_TIM_ConfigClockSource+0x16c>
 8003f34:	2b50      	cmp	r3, #80	; 0x50
 8003f36:	d03c      	beq.n	8003fb2 <HAL_TIM_ConfigClockSource+0xfa>
 8003f38:	2b50      	cmp	r3, #80	; 0x50
 8003f3a:	d873      	bhi.n	8004024 <HAL_TIM_ConfigClockSource+0x16c>
 8003f3c:	2b40      	cmp	r3, #64	; 0x40
 8003f3e:	d058      	beq.n	8003ff2 <HAL_TIM_ConfigClockSource+0x13a>
 8003f40:	2b40      	cmp	r3, #64	; 0x40
 8003f42:	d86f      	bhi.n	8004024 <HAL_TIM_ConfigClockSource+0x16c>
 8003f44:	2b30      	cmp	r3, #48	; 0x30
 8003f46:	d064      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x15a>
 8003f48:	2b30      	cmp	r3, #48	; 0x30
 8003f4a:	d86b      	bhi.n	8004024 <HAL_TIM_ConfigClockSource+0x16c>
 8003f4c:	2b20      	cmp	r3, #32
 8003f4e:	d060      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x15a>
 8003f50:	2b20      	cmp	r3, #32
 8003f52:	d867      	bhi.n	8004024 <HAL_TIM_ConfigClockSource+0x16c>
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d05c      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x15a>
 8003f58:	2b10      	cmp	r3, #16
 8003f5a:	d05a      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x15a>
 8003f5c:	e062      	b.n	8004024 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f6e:	f000 fae6 	bl	800453e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	609a      	str	r2, [r3, #8]
      break;
 8003f8a:	e04f      	b.n	800402c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f9c:	f000 facf 	bl	800453e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fae:	609a      	str	r2, [r3, #8]
      break;
 8003fb0:	e03c      	b.n	800402c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	f000 fa46 	bl	8004450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2150      	movs	r1, #80	; 0x50
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 fa9d 	bl	800450a <TIM_ITRx_SetConfig>
      break;
 8003fd0:	e02c      	b.n	800402c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fde:	461a      	mov	r2, r3
 8003fe0:	f000 fa64 	bl	80044ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2160      	movs	r1, #96	; 0x60
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 fa8d 	bl	800450a <TIM_ITRx_SetConfig>
      break;
 8003ff0:	e01c      	b.n	800402c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ffe:	461a      	mov	r2, r3
 8004000:	f000 fa26 	bl	8004450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2140      	movs	r1, #64	; 0x40
 800400a:	4618      	mov	r0, r3
 800400c:	f000 fa7d 	bl	800450a <TIM_ITRx_SetConfig>
      break;
 8004010:	e00c      	b.n	800402c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4619      	mov	r1, r3
 800401c:	4610      	mov	r0, r2
 800401e:	f000 fa74 	bl	800450a <TIM_ITRx_SetConfig>
      break;
 8004022:	e003      	b.n	800402c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	73fb      	strb	r3, [r7, #15]
      break;
 8004028:	e000      	b.n	800402c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800402a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800403c:	7bfb      	ldrb	r3, [r7, #15]
}
 800403e:	4618      	mov	r0, r3
 8004040:	3710      	adds	r7, #16
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004046:	b480      	push	{r7}
 8004048:	b083      	sub	sp, #12
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	bc80      	pop	{r7}
 8004056:	4770      	bx	lr

08004058 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	bc80      	pop	{r7}
 8004068:	4770      	bx	lr

0800406a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800406a:	b480      	push	{r7}
 800406c:	b083      	sub	sp, #12
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004072:	bf00      	nop
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr

0800407c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a29      	ldr	r2, [pc, #164]	; (8004134 <TIM_Base_SetConfig+0xb8>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d00b      	beq.n	80040ac <TIM_Base_SetConfig+0x30>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800409a:	d007      	beq.n	80040ac <TIM_Base_SetConfig+0x30>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a26      	ldr	r2, [pc, #152]	; (8004138 <TIM_Base_SetConfig+0xbc>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d003      	beq.n	80040ac <TIM_Base_SetConfig+0x30>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a25      	ldr	r2, [pc, #148]	; (800413c <TIM_Base_SetConfig+0xc0>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d108      	bne.n	80040be <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a1c      	ldr	r2, [pc, #112]	; (8004134 <TIM_Base_SetConfig+0xb8>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d00b      	beq.n	80040de <TIM_Base_SetConfig+0x62>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040cc:	d007      	beq.n	80040de <TIM_Base_SetConfig+0x62>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a19      	ldr	r2, [pc, #100]	; (8004138 <TIM_Base_SetConfig+0xbc>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d003      	beq.n	80040de <TIM_Base_SetConfig+0x62>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a18      	ldr	r2, [pc, #96]	; (800413c <TIM_Base_SetConfig+0xc0>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d108      	bne.n	80040f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	689a      	ldr	r2, [r3, #8]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a07      	ldr	r2, [pc, #28]	; (8004134 <TIM_Base_SetConfig+0xb8>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d103      	bne.n	8004124 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	691a      	ldr	r2, [r3, #16]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	615a      	str	r2, [r3, #20]
}
 800412a:	bf00      	nop
 800412c:	3714      	adds	r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr
 8004134:	40012c00 	.word	0x40012c00
 8004138:	40000400 	.word	0x40000400
 800413c:	40000800 	.word	0x40000800

08004140 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004140:	b480      	push	{r7}
 8004142:	b087      	sub	sp, #28
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a1b      	ldr	r3, [r3, #32]
 8004154:	f023 0201 	bic.w	r2, r3, #1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800416e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f023 0303 	bic.w	r3, r3, #3
 8004176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	4313      	orrs	r3, r2
 8004180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f023 0302 	bic.w	r3, r3, #2
 8004188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4313      	orrs	r3, r2
 8004192:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a1c      	ldr	r2, [pc, #112]	; (8004208 <TIM_OC1_SetConfig+0xc8>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d10c      	bne.n	80041b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	f023 0308 	bic.w	r3, r3, #8
 80041a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f023 0304 	bic.w	r3, r3, #4
 80041b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a13      	ldr	r2, [pc, #76]	; (8004208 <TIM_OC1_SetConfig+0xc8>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d111      	bne.n	80041e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	4313      	orrs	r3, r2
 80041e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	621a      	str	r2, [r3, #32]
}
 80041fc:	bf00      	nop
 80041fe:	371c      	adds	r7, #28
 8004200:	46bd      	mov	sp, r7
 8004202:	bc80      	pop	{r7}
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	40012c00 	.word	0x40012c00

0800420c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800420c:	b480      	push	{r7}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	f023 0210 	bic.w	r2, r3, #16
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800423a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	021b      	lsls	r3, r3, #8
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	4313      	orrs	r3, r2
 800424e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	f023 0320 	bic.w	r3, r3, #32
 8004256:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a1d      	ldr	r2, [pc, #116]	; (80042dc <TIM_OC2_SetConfig+0xd0>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d10d      	bne.n	8004288 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	4313      	orrs	r3, r2
 800427e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004286:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a14      	ldr	r2, [pc, #80]	; (80042dc <TIM_OC2_SetConfig+0xd0>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d113      	bne.n	80042b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004296:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800429e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68fa      	ldr	r2, [r7, #12]
 80042c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	621a      	str	r2, [r3, #32]
}
 80042d2:	bf00      	nop
 80042d4:	371c      	adds	r7, #28
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr
 80042dc:	40012c00 	.word	0x40012c00

080042e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b087      	sub	sp, #28
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a1b      	ldr	r3, [r3, #32]
 80042f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	69db      	ldr	r3, [r3, #28]
 8004306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800430e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 0303 	bic.w	r3, r3, #3
 8004316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	021b      	lsls	r3, r3, #8
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	4313      	orrs	r3, r2
 8004334:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a1d      	ldr	r2, [pc, #116]	; (80043b0 <TIM_OC3_SetConfig+0xd0>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d10d      	bne.n	800435a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004344:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	021b      	lsls	r3, r3, #8
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	4313      	orrs	r3, r2
 8004350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a14      	ldr	r2, [pc, #80]	; (80043b0 <TIM_OC3_SetConfig+0xd0>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d113      	bne.n	800438a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	4313      	orrs	r3, r2
 800437c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	4313      	orrs	r3, r2
 8004388:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685a      	ldr	r2, [r3, #4]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	621a      	str	r2, [r3, #32]
}
 80043a4:	bf00      	nop
 80043a6:	371c      	adds	r7, #28
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bc80      	pop	{r7}
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40012c00 	.word	0x40012c00

080043b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	021b      	lsls	r3, r3, #8
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	031b      	lsls	r3, r3, #12
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a0f      	ldr	r2, [pc, #60]	; (800444c <TIM_OC4_SetConfig+0x98>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d109      	bne.n	8004428 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800441a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	019b      	lsls	r3, r3, #6
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	4313      	orrs	r3, r2
 8004426:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	621a      	str	r2, [r3, #32]
}
 8004442:	bf00      	nop
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr
 800444c:	40012c00 	.word	0x40012c00

08004450 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004450:	b480      	push	{r7}
 8004452:	b087      	sub	sp, #28
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	f023 0201 	bic.w	r2, r3, #1
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800447a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	4313      	orrs	r3, r2
 8004484:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f023 030a 	bic.w	r3, r3, #10
 800448c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	4313      	orrs	r3, r2
 8004494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	621a      	str	r2, [r3, #32]
}
 80044a2:	bf00      	nop
 80044a4:	371c      	adds	r7, #28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr

080044ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	f023 0210 	bic.w	r2, r3, #16
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	031b      	lsls	r3, r3, #12
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	4313      	orrs	r3, r2
 80044e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044e8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	011b      	lsls	r3, r3, #4
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	621a      	str	r2, [r3, #32]
}
 8004500:	bf00      	nop
 8004502:	371c      	adds	r7, #28
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr

0800450a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800450a:	b480      	push	{r7}
 800450c:	b085      	sub	sp, #20
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
 8004512:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004520:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4313      	orrs	r3, r2
 8004528:	f043 0307 	orr.w	r3, r3, #7
 800452c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	609a      	str	r2, [r3, #8]
}
 8004534:	bf00      	nop
 8004536:	3714      	adds	r7, #20
 8004538:	46bd      	mov	sp, r7
 800453a:	bc80      	pop	{r7}
 800453c:	4770      	bx	lr

0800453e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800453e:	b480      	push	{r7}
 8004540:	b087      	sub	sp, #28
 8004542:	af00      	add	r7, sp, #0
 8004544:	60f8      	str	r0, [r7, #12]
 8004546:	60b9      	str	r1, [r7, #8]
 8004548:	607a      	str	r2, [r7, #4]
 800454a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004558:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	021a      	lsls	r2, r3, #8
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	431a      	orrs	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	4313      	orrs	r3, r2
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	4313      	orrs	r3, r2
 800456a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	609a      	str	r2, [r3, #8]
}
 8004572:	bf00      	nop
 8004574:	371c      	adds	r7, #28
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr

0800457c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800457c:	b480      	push	{r7}
 800457e:	b087      	sub	sp, #28
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f003 031f 	and.w	r3, r3, #31
 800458e:	2201      	movs	r2, #1
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a1a      	ldr	r2, [r3, #32]
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	43db      	mvns	r3, r3
 800459e:	401a      	ands	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a1a      	ldr	r2, [r3, #32]
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 031f 	and.w	r3, r3, #31
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	fa01 f303 	lsl.w	r3, r1, r3
 80045b4:	431a      	orrs	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	621a      	str	r2, [r3, #32]
}
 80045ba:	bf00      	nop
 80045bc:	371c      	adds	r7, #28
 80045be:	46bd      	mov	sp, r7
 80045c0:	bc80      	pop	{r7}
 80045c2:	4770      	bx	lr

080045c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d101      	bne.n	80045dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045d8:	2302      	movs	r3, #2
 80045da:	e046      	b.n	800466a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2202      	movs	r2, #2
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	4313      	orrs	r3, r2
 800460c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a16      	ldr	r2, [pc, #88]	; (8004674 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d00e      	beq.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004628:	d009      	beq.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a12      	ldr	r2, [pc, #72]	; (8004678 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d004      	beq.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a10      	ldr	r2, [pc, #64]	; (800467c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d10c      	bne.n	8004658 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004644:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	4313      	orrs	r3, r2
 800464e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3714      	adds	r7, #20
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr
 8004674:	40012c00 	.word	0x40012c00
 8004678:	40000400 	.word	0x40000400
 800467c:	40000800 	.word	0x40000800

08004680 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	bc80      	pop	{r7}
 8004690:	4770      	bx	lr

08004692 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr

080046a4 <__cvt>:
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046aa:	461f      	mov	r7, r3
 80046ac:	bfbb      	ittet	lt
 80046ae:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80046b2:	461f      	movlt	r7, r3
 80046b4:	2300      	movge	r3, #0
 80046b6:	232d      	movlt	r3, #45	; 0x2d
 80046b8:	b088      	sub	sp, #32
 80046ba:	4614      	mov	r4, r2
 80046bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80046be:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80046c0:	7013      	strb	r3, [r2, #0]
 80046c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80046c4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80046c8:	f023 0820 	bic.w	r8, r3, #32
 80046cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80046d0:	d005      	beq.n	80046de <__cvt+0x3a>
 80046d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80046d6:	d100      	bne.n	80046da <__cvt+0x36>
 80046d8:	3501      	adds	r5, #1
 80046da:	2302      	movs	r3, #2
 80046dc:	e000      	b.n	80046e0 <__cvt+0x3c>
 80046de:	2303      	movs	r3, #3
 80046e0:	aa07      	add	r2, sp, #28
 80046e2:	9204      	str	r2, [sp, #16]
 80046e4:	aa06      	add	r2, sp, #24
 80046e6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80046ea:	e9cd 3500 	strd	r3, r5, [sp]
 80046ee:	4622      	mov	r2, r4
 80046f0:	463b      	mov	r3, r7
 80046f2:	f000 fe51 	bl	8005398 <_dtoa_r>
 80046f6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80046fa:	4606      	mov	r6, r0
 80046fc:	d102      	bne.n	8004704 <__cvt+0x60>
 80046fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004700:	07db      	lsls	r3, r3, #31
 8004702:	d522      	bpl.n	800474a <__cvt+0xa6>
 8004704:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004708:	eb06 0905 	add.w	r9, r6, r5
 800470c:	d110      	bne.n	8004730 <__cvt+0x8c>
 800470e:	7833      	ldrb	r3, [r6, #0]
 8004710:	2b30      	cmp	r3, #48	; 0x30
 8004712:	d10a      	bne.n	800472a <__cvt+0x86>
 8004714:	2200      	movs	r2, #0
 8004716:	2300      	movs	r3, #0
 8004718:	4620      	mov	r0, r4
 800471a:	4639      	mov	r1, r7
 800471c:	f7fc f944 	bl	80009a8 <__aeabi_dcmpeq>
 8004720:	b918      	cbnz	r0, 800472a <__cvt+0x86>
 8004722:	f1c5 0501 	rsb	r5, r5, #1
 8004726:	f8ca 5000 	str.w	r5, [sl]
 800472a:	f8da 3000 	ldr.w	r3, [sl]
 800472e:	4499      	add	r9, r3
 8004730:	2200      	movs	r2, #0
 8004732:	2300      	movs	r3, #0
 8004734:	4620      	mov	r0, r4
 8004736:	4639      	mov	r1, r7
 8004738:	f7fc f936 	bl	80009a8 <__aeabi_dcmpeq>
 800473c:	b108      	cbz	r0, 8004742 <__cvt+0x9e>
 800473e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004742:	2230      	movs	r2, #48	; 0x30
 8004744:	9b07      	ldr	r3, [sp, #28]
 8004746:	454b      	cmp	r3, r9
 8004748:	d307      	bcc.n	800475a <__cvt+0xb6>
 800474a:	4630      	mov	r0, r6
 800474c:	9b07      	ldr	r3, [sp, #28]
 800474e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004750:	1b9b      	subs	r3, r3, r6
 8004752:	6013      	str	r3, [r2, #0]
 8004754:	b008      	add	sp, #32
 8004756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800475a:	1c59      	adds	r1, r3, #1
 800475c:	9107      	str	r1, [sp, #28]
 800475e:	701a      	strb	r2, [r3, #0]
 8004760:	e7f0      	b.n	8004744 <__cvt+0xa0>

08004762 <__exponent>:
 8004762:	4603      	mov	r3, r0
 8004764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004766:	2900      	cmp	r1, #0
 8004768:	f803 2b02 	strb.w	r2, [r3], #2
 800476c:	bfb6      	itet	lt
 800476e:	222d      	movlt	r2, #45	; 0x2d
 8004770:	222b      	movge	r2, #43	; 0x2b
 8004772:	4249      	neglt	r1, r1
 8004774:	2909      	cmp	r1, #9
 8004776:	7042      	strb	r2, [r0, #1]
 8004778:	dd2a      	ble.n	80047d0 <__exponent+0x6e>
 800477a:	f10d 0207 	add.w	r2, sp, #7
 800477e:	4617      	mov	r7, r2
 8004780:	260a      	movs	r6, #10
 8004782:	fb91 f5f6 	sdiv	r5, r1, r6
 8004786:	4694      	mov	ip, r2
 8004788:	fb06 1415 	mls	r4, r6, r5, r1
 800478c:	3430      	adds	r4, #48	; 0x30
 800478e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004792:	460c      	mov	r4, r1
 8004794:	2c63      	cmp	r4, #99	; 0x63
 8004796:	4629      	mov	r1, r5
 8004798:	f102 32ff 	add.w	r2, r2, #4294967295
 800479c:	dcf1      	bgt.n	8004782 <__exponent+0x20>
 800479e:	3130      	adds	r1, #48	; 0x30
 80047a0:	f1ac 0402 	sub.w	r4, ip, #2
 80047a4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80047a8:	4622      	mov	r2, r4
 80047aa:	1c41      	adds	r1, r0, #1
 80047ac:	42ba      	cmp	r2, r7
 80047ae:	d30a      	bcc.n	80047c6 <__exponent+0x64>
 80047b0:	f10d 0209 	add.w	r2, sp, #9
 80047b4:	eba2 020c 	sub.w	r2, r2, ip
 80047b8:	42bc      	cmp	r4, r7
 80047ba:	bf88      	it	hi
 80047bc:	2200      	movhi	r2, #0
 80047be:	4413      	add	r3, r2
 80047c0:	1a18      	subs	r0, r3, r0
 80047c2:	b003      	add	sp, #12
 80047c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047c6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80047ca:	f801 5f01 	strb.w	r5, [r1, #1]!
 80047ce:	e7ed      	b.n	80047ac <__exponent+0x4a>
 80047d0:	2330      	movs	r3, #48	; 0x30
 80047d2:	3130      	adds	r1, #48	; 0x30
 80047d4:	7083      	strb	r3, [r0, #2]
 80047d6:	70c1      	strb	r1, [r0, #3]
 80047d8:	1d03      	adds	r3, r0, #4
 80047da:	e7f1      	b.n	80047c0 <__exponent+0x5e>

080047dc <_printf_float>:
 80047dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047e0:	b091      	sub	sp, #68	; 0x44
 80047e2:	460c      	mov	r4, r1
 80047e4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80047e8:	4616      	mov	r6, r2
 80047ea:	461f      	mov	r7, r3
 80047ec:	4605      	mov	r5, r0
 80047ee:	f000 fcc5 	bl	800517c <_localeconv_r>
 80047f2:	6803      	ldr	r3, [r0, #0]
 80047f4:	4618      	mov	r0, r3
 80047f6:	9309      	str	r3, [sp, #36]	; 0x24
 80047f8:	f7fb fcaa 	bl	8000150 <strlen>
 80047fc:	2300      	movs	r3, #0
 80047fe:	930e      	str	r3, [sp, #56]	; 0x38
 8004800:	f8d8 3000 	ldr.w	r3, [r8]
 8004804:	900a      	str	r0, [sp, #40]	; 0x28
 8004806:	3307      	adds	r3, #7
 8004808:	f023 0307 	bic.w	r3, r3, #7
 800480c:	f103 0208 	add.w	r2, r3, #8
 8004810:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004814:	f8d4 b000 	ldr.w	fp, [r4]
 8004818:	f8c8 2000 	str.w	r2, [r8]
 800481c:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004820:	4652      	mov	r2, sl
 8004822:	4643      	mov	r3, r8
 8004824:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004828:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800482c:	930b      	str	r3, [sp, #44]	; 0x2c
 800482e:	f04f 32ff 	mov.w	r2, #4294967295
 8004832:	4650      	mov	r0, sl
 8004834:	4b9c      	ldr	r3, [pc, #624]	; (8004aa8 <_printf_float+0x2cc>)
 8004836:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004838:	f7fc f8e8 	bl	8000a0c <__aeabi_dcmpun>
 800483c:	bb70      	cbnz	r0, 800489c <_printf_float+0xc0>
 800483e:	f04f 32ff 	mov.w	r2, #4294967295
 8004842:	4650      	mov	r0, sl
 8004844:	4b98      	ldr	r3, [pc, #608]	; (8004aa8 <_printf_float+0x2cc>)
 8004846:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004848:	f7fc f8c2 	bl	80009d0 <__aeabi_dcmple>
 800484c:	bb30      	cbnz	r0, 800489c <_printf_float+0xc0>
 800484e:	2200      	movs	r2, #0
 8004850:	2300      	movs	r3, #0
 8004852:	4650      	mov	r0, sl
 8004854:	4641      	mov	r1, r8
 8004856:	f7fc f8b1 	bl	80009bc <__aeabi_dcmplt>
 800485a:	b110      	cbz	r0, 8004862 <_printf_float+0x86>
 800485c:	232d      	movs	r3, #45	; 0x2d
 800485e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004862:	4a92      	ldr	r2, [pc, #584]	; (8004aac <_printf_float+0x2d0>)
 8004864:	4b92      	ldr	r3, [pc, #584]	; (8004ab0 <_printf_float+0x2d4>)
 8004866:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800486a:	bf94      	ite	ls
 800486c:	4690      	movls	r8, r2
 800486e:	4698      	movhi	r8, r3
 8004870:	2303      	movs	r3, #3
 8004872:	f04f 0a00 	mov.w	sl, #0
 8004876:	6123      	str	r3, [r4, #16]
 8004878:	f02b 0304 	bic.w	r3, fp, #4
 800487c:	6023      	str	r3, [r4, #0]
 800487e:	4633      	mov	r3, r6
 8004880:	4621      	mov	r1, r4
 8004882:	4628      	mov	r0, r5
 8004884:	9700      	str	r7, [sp, #0]
 8004886:	aa0f      	add	r2, sp, #60	; 0x3c
 8004888:	f000 f9d6 	bl	8004c38 <_printf_common>
 800488c:	3001      	adds	r0, #1
 800488e:	f040 8090 	bne.w	80049b2 <_printf_float+0x1d6>
 8004892:	f04f 30ff 	mov.w	r0, #4294967295
 8004896:	b011      	add	sp, #68	; 0x44
 8004898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800489c:	4652      	mov	r2, sl
 800489e:	4643      	mov	r3, r8
 80048a0:	4650      	mov	r0, sl
 80048a2:	4641      	mov	r1, r8
 80048a4:	f7fc f8b2 	bl	8000a0c <__aeabi_dcmpun>
 80048a8:	b148      	cbz	r0, 80048be <_printf_float+0xe2>
 80048aa:	f1b8 0f00 	cmp.w	r8, #0
 80048ae:	bfb8      	it	lt
 80048b0:	232d      	movlt	r3, #45	; 0x2d
 80048b2:	4a80      	ldr	r2, [pc, #512]	; (8004ab4 <_printf_float+0x2d8>)
 80048b4:	bfb8      	it	lt
 80048b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80048ba:	4b7f      	ldr	r3, [pc, #508]	; (8004ab8 <_printf_float+0x2dc>)
 80048bc:	e7d3      	b.n	8004866 <_printf_float+0x8a>
 80048be:	6863      	ldr	r3, [r4, #4]
 80048c0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	d142      	bne.n	800494e <_printf_float+0x172>
 80048c8:	2306      	movs	r3, #6
 80048ca:	6063      	str	r3, [r4, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	9206      	str	r2, [sp, #24]
 80048d0:	aa0e      	add	r2, sp, #56	; 0x38
 80048d2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80048d6:	aa0d      	add	r2, sp, #52	; 0x34
 80048d8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80048dc:	9203      	str	r2, [sp, #12]
 80048de:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80048e2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80048e6:	6023      	str	r3, [r4, #0]
 80048e8:	6863      	ldr	r3, [r4, #4]
 80048ea:	4652      	mov	r2, sl
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	4628      	mov	r0, r5
 80048f0:	4643      	mov	r3, r8
 80048f2:	910b      	str	r1, [sp, #44]	; 0x2c
 80048f4:	f7ff fed6 	bl	80046a4 <__cvt>
 80048f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048fa:	4680      	mov	r8, r0
 80048fc:	2947      	cmp	r1, #71	; 0x47
 80048fe:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004900:	d108      	bne.n	8004914 <_printf_float+0x138>
 8004902:	1cc8      	adds	r0, r1, #3
 8004904:	db02      	blt.n	800490c <_printf_float+0x130>
 8004906:	6863      	ldr	r3, [r4, #4]
 8004908:	4299      	cmp	r1, r3
 800490a:	dd40      	ble.n	800498e <_printf_float+0x1b2>
 800490c:	f1a9 0902 	sub.w	r9, r9, #2
 8004910:	fa5f f989 	uxtb.w	r9, r9
 8004914:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004918:	d81f      	bhi.n	800495a <_printf_float+0x17e>
 800491a:	464a      	mov	r2, r9
 800491c:	3901      	subs	r1, #1
 800491e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004922:	910d      	str	r1, [sp, #52]	; 0x34
 8004924:	f7ff ff1d 	bl	8004762 <__exponent>
 8004928:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800492a:	4682      	mov	sl, r0
 800492c:	1813      	adds	r3, r2, r0
 800492e:	2a01      	cmp	r2, #1
 8004930:	6123      	str	r3, [r4, #16]
 8004932:	dc02      	bgt.n	800493a <_printf_float+0x15e>
 8004934:	6822      	ldr	r2, [r4, #0]
 8004936:	07d2      	lsls	r2, r2, #31
 8004938:	d501      	bpl.n	800493e <_printf_float+0x162>
 800493a:	3301      	adds	r3, #1
 800493c:	6123      	str	r3, [r4, #16]
 800493e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004942:	2b00      	cmp	r3, #0
 8004944:	d09b      	beq.n	800487e <_printf_float+0xa2>
 8004946:	232d      	movs	r3, #45	; 0x2d
 8004948:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800494c:	e797      	b.n	800487e <_printf_float+0xa2>
 800494e:	2947      	cmp	r1, #71	; 0x47
 8004950:	d1bc      	bne.n	80048cc <_printf_float+0xf0>
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1ba      	bne.n	80048cc <_printf_float+0xf0>
 8004956:	2301      	movs	r3, #1
 8004958:	e7b7      	b.n	80048ca <_printf_float+0xee>
 800495a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800495e:	d118      	bne.n	8004992 <_printf_float+0x1b6>
 8004960:	2900      	cmp	r1, #0
 8004962:	6863      	ldr	r3, [r4, #4]
 8004964:	dd0b      	ble.n	800497e <_printf_float+0x1a2>
 8004966:	6121      	str	r1, [r4, #16]
 8004968:	b913      	cbnz	r3, 8004970 <_printf_float+0x194>
 800496a:	6822      	ldr	r2, [r4, #0]
 800496c:	07d0      	lsls	r0, r2, #31
 800496e:	d502      	bpl.n	8004976 <_printf_float+0x19a>
 8004970:	3301      	adds	r3, #1
 8004972:	440b      	add	r3, r1
 8004974:	6123      	str	r3, [r4, #16]
 8004976:	f04f 0a00 	mov.w	sl, #0
 800497a:	65a1      	str	r1, [r4, #88]	; 0x58
 800497c:	e7df      	b.n	800493e <_printf_float+0x162>
 800497e:	b913      	cbnz	r3, 8004986 <_printf_float+0x1aa>
 8004980:	6822      	ldr	r2, [r4, #0]
 8004982:	07d2      	lsls	r2, r2, #31
 8004984:	d501      	bpl.n	800498a <_printf_float+0x1ae>
 8004986:	3302      	adds	r3, #2
 8004988:	e7f4      	b.n	8004974 <_printf_float+0x198>
 800498a:	2301      	movs	r3, #1
 800498c:	e7f2      	b.n	8004974 <_printf_float+0x198>
 800498e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004992:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004994:	4299      	cmp	r1, r3
 8004996:	db05      	blt.n	80049a4 <_printf_float+0x1c8>
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	6121      	str	r1, [r4, #16]
 800499c:	07d8      	lsls	r0, r3, #31
 800499e:	d5ea      	bpl.n	8004976 <_printf_float+0x19a>
 80049a0:	1c4b      	adds	r3, r1, #1
 80049a2:	e7e7      	b.n	8004974 <_printf_float+0x198>
 80049a4:	2900      	cmp	r1, #0
 80049a6:	bfcc      	ite	gt
 80049a8:	2201      	movgt	r2, #1
 80049aa:	f1c1 0202 	rsble	r2, r1, #2
 80049ae:	4413      	add	r3, r2
 80049b0:	e7e0      	b.n	8004974 <_printf_float+0x198>
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	055a      	lsls	r2, r3, #21
 80049b6:	d407      	bmi.n	80049c8 <_printf_float+0x1ec>
 80049b8:	6923      	ldr	r3, [r4, #16]
 80049ba:	4642      	mov	r2, r8
 80049bc:	4631      	mov	r1, r6
 80049be:	4628      	mov	r0, r5
 80049c0:	47b8      	blx	r7
 80049c2:	3001      	adds	r0, #1
 80049c4:	d12b      	bne.n	8004a1e <_printf_float+0x242>
 80049c6:	e764      	b.n	8004892 <_printf_float+0xb6>
 80049c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80049cc:	f240 80dd 	bls.w	8004b8a <_printf_float+0x3ae>
 80049d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80049d4:	2200      	movs	r2, #0
 80049d6:	2300      	movs	r3, #0
 80049d8:	f7fb ffe6 	bl	80009a8 <__aeabi_dcmpeq>
 80049dc:	2800      	cmp	r0, #0
 80049de:	d033      	beq.n	8004a48 <_printf_float+0x26c>
 80049e0:	2301      	movs	r3, #1
 80049e2:	4631      	mov	r1, r6
 80049e4:	4628      	mov	r0, r5
 80049e6:	4a35      	ldr	r2, [pc, #212]	; (8004abc <_printf_float+0x2e0>)
 80049e8:	47b8      	blx	r7
 80049ea:	3001      	adds	r0, #1
 80049ec:	f43f af51 	beq.w	8004892 <_printf_float+0xb6>
 80049f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80049f4:	429a      	cmp	r2, r3
 80049f6:	db02      	blt.n	80049fe <_printf_float+0x222>
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	07d8      	lsls	r0, r3, #31
 80049fc:	d50f      	bpl.n	8004a1e <_printf_float+0x242>
 80049fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a02:	4631      	mov	r1, r6
 8004a04:	4628      	mov	r0, r5
 8004a06:	47b8      	blx	r7
 8004a08:	3001      	adds	r0, #1
 8004a0a:	f43f af42 	beq.w	8004892 <_printf_float+0xb6>
 8004a0e:	f04f 0800 	mov.w	r8, #0
 8004a12:	f104 091a 	add.w	r9, r4, #26
 8004a16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	4543      	cmp	r3, r8
 8004a1c:	dc09      	bgt.n	8004a32 <_printf_float+0x256>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	079b      	lsls	r3, r3, #30
 8004a22:	f100 8104 	bmi.w	8004c2e <_printf_float+0x452>
 8004a26:	68e0      	ldr	r0, [r4, #12]
 8004a28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a2a:	4298      	cmp	r0, r3
 8004a2c:	bfb8      	it	lt
 8004a2e:	4618      	movlt	r0, r3
 8004a30:	e731      	b.n	8004896 <_printf_float+0xba>
 8004a32:	2301      	movs	r3, #1
 8004a34:	464a      	mov	r2, r9
 8004a36:	4631      	mov	r1, r6
 8004a38:	4628      	mov	r0, r5
 8004a3a:	47b8      	blx	r7
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	f43f af28 	beq.w	8004892 <_printf_float+0xb6>
 8004a42:	f108 0801 	add.w	r8, r8, #1
 8004a46:	e7e6      	b.n	8004a16 <_printf_float+0x23a>
 8004a48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	dc38      	bgt.n	8004ac0 <_printf_float+0x2e4>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	4631      	mov	r1, r6
 8004a52:	4628      	mov	r0, r5
 8004a54:	4a19      	ldr	r2, [pc, #100]	; (8004abc <_printf_float+0x2e0>)
 8004a56:	47b8      	blx	r7
 8004a58:	3001      	adds	r0, #1
 8004a5a:	f43f af1a 	beq.w	8004892 <_printf_float+0xb6>
 8004a5e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004a62:	4313      	orrs	r3, r2
 8004a64:	d102      	bne.n	8004a6c <_printf_float+0x290>
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	07d9      	lsls	r1, r3, #31
 8004a6a:	d5d8      	bpl.n	8004a1e <_printf_float+0x242>
 8004a6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a70:	4631      	mov	r1, r6
 8004a72:	4628      	mov	r0, r5
 8004a74:	47b8      	blx	r7
 8004a76:	3001      	adds	r0, #1
 8004a78:	f43f af0b 	beq.w	8004892 <_printf_float+0xb6>
 8004a7c:	f04f 0900 	mov.w	r9, #0
 8004a80:	f104 0a1a 	add.w	sl, r4, #26
 8004a84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a86:	425b      	negs	r3, r3
 8004a88:	454b      	cmp	r3, r9
 8004a8a:	dc01      	bgt.n	8004a90 <_printf_float+0x2b4>
 8004a8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a8e:	e794      	b.n	80049ba <_printf_float+0x1de>
 8004a90:	2301      	movs	r3, #1
 8004a92:	4652      	mov	r2, sl
 8004a94:	4631      	mov	r1, r6
 8004a96:	4628      	mov	r0, r5
 8004a98:	47b8      	blx	r7
 8004a9a:	3001      	adds	r0, #1
 8004a9c:	f43f aef9 	beq.w	8004892 <_printf_float+0xb6>
 8004aa0:	f109 0901 	add.w	r9, r9, #1
 8004aa4:	e7ee      	b.n	8004a84 <_printf_float+0x2a8>
 8004aa6:	bf00      	nop
 8004aa8:	7fefffff 	.word	0x7fefffff
 8004aac:	08007046 	.word	0x08007046
 8004ab0:	0800704a 	.word	0x0800704a
 8004ab4:	0800704e 	.word	0x0800704e
 8004ab8:	08007052 	.word	0x08007052
 8004abc:	08007056 	.word	0x08007056
 8004ac0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ac2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	bfa8      	it	ge
 8004ac8:	461a      	movge	r2, r3
 8004aca:	2a00      	cmp	r2, #0
 8004acc:	4691      	mov	r9, r2
 8004ace:	dc37      	bgt.n	8004b40 <_printf_float+0x364>
 8004ad0:	f04f 0b00 	mov.w	fp, #0
 8004ad4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ad8:	f104 021a 	add.w	r2, r4, #26
 8004adc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004ae0:	ebaa 0309 	sub.w	r3, sl, r9
 8004ae4:	455b      	cmp	r3, fp
 8004ae6:	dc33      	bgt.n	8004b50 <_printf_float+0x374>
 8004ae8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004aec:	429a      	cmp	r2, r3
 8004aee:	db3b      	blt.n	8004b68 <_printf_float+0x38c>
 8004af0:	6823      	ldr	r3, [r4, #0]
 8004af2:	07da      	lsls	r2, r3, #31
 8004af4:	d438      	bmi.n	8004b68 <_printf_float+0x38c>
 8004af6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004afa:	eba2 0903 	sub.w	r9, r2, r3
 8004afe:	eba2 020a 	sub.w	r2, r2, sl
 8004b02:	4591      	cmp	r9, r2
 8004b04:	bfa8      	it	ge
 8004b06:	4691      	movge	r9, r2
 8004b08:	f1b9 0f00 	cmp.w	r9, #0
 8004b0c:	dc34      	bgt.n	8004b78 <_printf_float+0x39c>
 8004b0e:	f04f 0800 	mov.w	r8, #0
 8004b12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b16:	f104 0a1a 	add.w	sl, r4, #26
 8004b1a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b1e:	1a9b      	subs	r3, r3, r2
 8004b20:	eba3 0309 	sub.w	r3, r3, r9
 8004b24:	4543      	cmp	r3, r8
 8004b26:	f77f af7a 	ble.w	8004a1e <_printf_float+0x242>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4652      	mov	r2, sl
 8004b2e:	4631      	mov	r1, r6
 8004b30:	4628      	mov	r0, r5
 8004b32:	47b8      	blx	r7
 8004b34:	3001      	adds	r0, #1
 8004b36:	f43f aeac 	beq.w	8004892 <_printf_float+0xb6>
 8004b3a:	f108 0801 	add.w	r8, r8, #1
 8004b3e:	e7ec      	b.n	8004b1a <_printf_float+0x33e>
 8004b40:	4613      	mov	r3, r2
 8004b42:	4631      	mov	r1, r6
 8004b44:	4642      	mov	r2, r8
 8004b46:	4628      	mov	r0, r5
 8004b48:	47b8      	blx	r7
 8004b4a:	3001      	adds	r0, #1
 8004b4c:	d1c0      	bne.n	8004ad0 <_printf_float+0x2f4>
 8004b4e:	e6a0      	b.n	8004892 <_printf_float+0xb6>
 8004b50:	2301      	movs	r3, #1
 8004b52:	4631      	mov	r1, r6
 8004b54:	4628      	mov	r0, r5
 8004b56:	920b      	str	r2, [sp, #44]	; 0x2c
 8004b58:	47b8      	blx	r7
 8004b5a:	3001      	adds	r0, #1
 8004b5c:	f43f ae99 	beq.w	8004892 <_printf_float+0xb6>
 8004b60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b62:	f10b 0b01 	add.w	fp, fp, #1
 8004b66:	e7b9      	b.n	8004adc <_printf_float+0x300>
 8004b68:	4631      	mov	r1, r6
 8004b6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b6e:	4628      	mov	r0, r5
 8004b70:	47b8      	blx	r7
 8004b72:	3001      	adds	r0, #1
 8004b74:	d1bf      	bne.n	8004af6 <_printf_float+0x31a>
 8004b76:	e68c      	b.n	8004892 <_printf_float+0xb6>
 8004b78:	464b      	mov	r3, r9
 8004b7a:	4631      	mov	r1, r6
 8004b7c:	4628      	mov	r0, r5
 8004b7e:	eb08 020a 	add.w	r2, r8, sl
 8004b82:	47b8      	blx	r7
 8004b84:	3001      	adds	r0, #1
 8004b86:	d1c2      	bne.n	8004b0e <_printf_float+0x332>
 8004b88:	e683      	b.n	8004892 <_printf_float+0xb6>
 8004b8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b8c:	2a01      	cmp	r2, #1
 8004b8e:	dc01      	bgt.n	8004b94 <_printf_float+0x3b8>
 8004b90:	07db      	lsls	r3, r3, #31
 8004b92:	d539      	bpl.n	8004c08 <_printf_float+0x42c>
 8004b94:	2301      	movs	r3, #1
 8004b96:	4642      	mov	r2, r8
 8004b98:	4631      	mov	r1, r6
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	47b8      	blx	r7
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	f43f ae77 	beq.w	8004892 <_printf_float+0xb6>
 8004ba4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ba8:	4631      	mov	r1, r6
 8004baa:	4628      	mov	r0, r5
 8004bac:	47b8      	blx	r7
 8004bae:	3001      	adds	r0, #1
 8004bb0:	f43f ae6f 	beq.w	8004892 <_printf_float+0xb6>
 8004bb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004bb8:	2200      	movs	r2, #0
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8004bc0:	f7fb fef2 	bl	80009a8 <__aeabi_dcmpeq>
 8004bc4:	b9d8      	cbnz	r0, 8004bfe <_printf_float+0x422>
 8004bc6:	f109 33ff 	add.w	r3, r9, #4294967295
 8004bca:	f108 0201 	add.w	r2, r8, #1
 8004bce:	4631      	mov	r1, r6
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	47b8      	blx	r7
 8004bd4:	3001      	adds	r0, #1
 8004bd6:	d10e      	bne.n	8004bf6 <_printf_float+0x41a>
 8004bd8:	e65b      	b.n	8004892 <_printf_float+0xb6>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	464a      	mov	r2, r9
 8004bde:	4631      	mov	r1, r6
 8004be0:	4628      	mov	r0, r5
 8004be2:	47b8      	blx	r7
 8004be4:	3001      	adds	r0, #1
 8004be6:	f43f ae54 	beq.w	8004892 <_printf_float+0xb6>
 8004bea:	f108 0801 	add.w	r8, r8, #1
 8004bee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	4543      	cmp	r3, r8
 8004bf4:	dcf1      	bgt.n	8004bda <_printf_float+0x3fe>
 8004bf6:	4653      	mov	r3, sl
 8004bf8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004bfc:	e6de      	b.n	80049bc <_printf_float+0x1e0>
 8004bfe:	f04f 0800 	mov.w	r8, #0
 8004c02:	f104 091a 	add.w	r9, r4, #26
 8004c06:	e7f2      	b.n	8004bee <_printf_float+0x412>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	4642      	mov	r2, r8
 8004c0c:	e7df      	b.n	8004bce <_printf_float+0x3f2>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	464a      	mov	r2, r9
 8004c12:	4631      	mov	r1, r6
 8004c14:	4628      	mov	r0, r5
 8004c16:	47b8      	blx	r7
 8004c18:	3001      	adds	r0, #1
 8004c1a:	f43f ae3a 	beq.w	8004892 <_printf_float+0xb6>
 8004c1e:	f108 0801 	add.w	r8, r8, #1
 8004c22:	68e3      	ldr	r3, [r4, #12]
 8004c24:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004c26:	1a5b      	subs	r3, r3, r1
 8004c28:	4543      	cmp	r3, r8
 8004c2a:	dcf0      	bgt.n	8004c0e <_printf_float+0x432>
 8004c2c:	e6fb      	b.n	8004a26 <_printf_float+0x24a>
 8004c2e:	f04f 0800 	mov.w	r8, #0
 8004c32:	f104 0919 	add.w	r9, r4, #25
 8004c36:	e7f4      	b.n	8004c22 <_printf_float+0x446>

08004c38 <_printf_common>:
 8004c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c3c:	4616      	mov	r6, r2
 8004c3e:	4699      	mov	r9, r3
 8004c40:	688a      	ldr	r2, [r1, #8]
 8004c42:	690b      	ldr	r3, [r1, #16]
 8004c44:	4607      	mov	r7, r0
 8004c46:	4293      	cmp	r3, r2
 8004c48:	bfb8      	it	lt
 8004c4a:	4613      	movlt	r3, r2
 8004c4c:	6033      	str	r3, [r6, #0]
 8004c4e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c52:	460c      	mov	r4, r1
 8004c54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c58:	b10a      	cbz	r2, 8004c5e <_printf_common+0x26>
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	6033      	str	r3, [r6, #0]
 8004c5e:	6823      	ldr	r3, [r4, #0]
 8004c60:	0699      	lsls	r1, r3, #26
 8004c62:	bf42      	ittt	mi
 8004c64:	6833      	ldrmi	r3, [r6, #0]
 8004c66:	3302      	addmi	r3, #2
 8004c68:	6033      	strmi	r3, [r6, #0]
 8004c6a:	6825      	ldr	r5, [r4, #0]
 8004c6c:	f015 0506 	ands.w	r5, r5, #6
 8004c70:	d106      	bne.n	8004c80 <_printf_common+0x48>
 8004c72:	f104 0a19 	add.w	sl, r4, #25
 8004c76:	68e3      	ldr	r3, [r4, #12]
 8004c78:	6832      	ldr	r2, [r6, #0]
 8004c7a:	1a9b      	subs	r3, r3, r2
 8004c7c:	42ab      	cmp	r3, r5
 8004c7e:	dc2b      	bgt.n	8004cd8 <_printf_common+0xa0>
 8004c80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c84:	1e13      	subs	r3, r2, #0
 8004c86:	6822      	ldr	r2, [r4, #0]
 8004c88:	bf18      	it	ne
 8004c8a:	2301      	movne	r3, #1
 8004c8c:	0692      	lsls	r2, r2, #26
 8004c8e:	d430      	bmi.n	8004cf2 <_printf_common+0xba>
 8004c90:	4649      	mov	r1, r9
 8004c92:	4638      	mov	r0, r7
 8004c94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c98:	47c0      	blx	r8
 8004c9a:	3001      	adds	r0, #1
 8004c9c:	d023      	beq.n	8004ce6 <_printf_common+0xae>
 8004c9e:	6823      	ldr	r3, [r4, #0]
 8004ca0:	6922      	ldr	r2, [r4, #16]
 8004ca2:	f003 0306 	and.w	r3, r3, #6
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	bf14      	ite	ne
 8004caa:	2500      	movne	r5, #0
 8004cac:	6833      	ldreq	r3, [r6, #0]
 8004cae:	f04f 0600 	mov.w	r6, #0
 8004cb2:	bf08      	it	eq
 8004cb4:	68e5      	ldreq	r5, [r4, #12]
 8004cb6:	f104 041a 	add.w	r4, r4, #26
 8004cba:	bf08      	it	eq
 8004cbc:	1aed      	subeq	r5, r5, r3
 8004cbe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004cc2:	bf08      	it	eq
 8004cc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	bfc4      	itt	gt
 8004ccc:	1a9b      	subgt	r3, r3, r2
 8004cce:	18ed      	addgt	r5, r5, r3
 8004cd0:	42b5      	cmp	r5, r6
 8004cd2:	d11a      	bne.n	8004d0a <_printf_common+0xd2>
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	e008      	b.n	8004cea <_printf_common+0xb2>
 8004cd8:	2301      	movs	r3, #1
 8004cda:	4652      	mov	r2, sl
 8004cdc:	4649      	mov	r1, r9
 8004cde:	4638      	mov	r0, r7
 8004ce0:	47c0      	blx	r8
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	d103      	bne.n	8004cee <_printf_common+0xb6>
 8004ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cee:	3501      	adds	r5, #1
 8004cf0:	e7c1      	b.n	8004c76 <_printf_common+0x3e>
 8004cf2:	2030      	movs	r0, #48	; 0x30
 8004cf4:	18e1      	adds	r1, r4, r3
 8004cf6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cfa:	1c5a      	adds	r2, r3, #1
 8004cfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d00:	4422      	add	r2, r4
 8004d02:	3302      	adds	r3, #2
 8004d04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d08:	e7c2      	b.n	8004c90 <_printf_common+0x58>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	4622      	mov	r2, r4
 8004d0e:	4649      	mov	r1, r9
 8004d10:	4638      	mov	r0, r7
 8004d12:	47c0      	blx	r8
 8004d14:	3001      	adds	r0, #1
 8004d16:	d0e6      	beq.n	8004ce6 <_printf_common+0xae>
 8004d18:	3601      	adds	r6, #1
 8004d1a:	e7d9      	b.n	8004cd0 <_printf_common+0x98>

08004d1c <_printf_i>:
 8004d1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d20:	7e0f      	ldrb	r7, [r1, #24]
 8004d22:	4691      	mov	r9, r2
 8004d24:	2f78      	cmp	r7, #120	; 0x78
 8004d26:	4680      	mov	r8, r0
 8004d28:	460c      	mov	r4, r1
 8004d2a:	469a      	mov	sl, r3
 8004d2c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d32:	d807      	bhi.n	8004d44 <_printf_i+0x28>
 8004d34:	2f62      	cmp	r7, #98	; 0x62
 8004d36:	d80a      	bhi.n	8004d4e <_printf_i+0x32>
 8004d38:	2f00      	cmp	r7, #0
 8004d3a:	f000 80d5 	beq.w	8004ee8 <_printf_i+0x1cc>
 8004d3e:	2f58      	cmp	r7, #88	; 0x58
 8004d40:	f000 80c1 	beq.w	8004ec6 <_printf_i+0x1aa>
 8004d44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d4c:	e03a      	b.n	8004dc4 <_printf_i+0xa8>
 8004d4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d52:	2b15      	cmp	r3, #21
 8004d54:	d8f6      	bhi.n	8004d44 <_printf_i+0x28>
 8004d56:	a101      	add	r1, pc, #4	; (adr r1, 8004d5c <_printf_i+0x40>)
 8004d58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d5c:	08004db5 	.word	0x08004db5
 8004d60:	08004dc9 	.word	0x08004dc9
 8004d64:	08004d45 	.word	0x08004d45
 8004d68:	08004d45 	.word	0x08004d45
 8004d6c:	08004d45 	.word	0x08004d45
 8004d70:	08004d45 	.word	0x08004d45
 8004d74:	08004dc9 	.word	0x08004dc9
 8004d78:	08004d45 	.word	0x08004d45
 8004d7c:	08004d45 	.word	0x08004d45
 8004d80:	08004d45 	.word	0x08004d45
 8004d84:	08004d45 	.word	0x08004d45
 8004d88:	08004ecf 	.word	0x08004ecf
 8004d8c:	08004df5 	.word	0x08004df5
 8004d90:	08004e89 	.word	0x08004e89
 8004d94:	08004d45 	.word	0x08004d45
 8004d98:	08004d45 	.word	0x08004d45
 8004d9c:	08004ef1 	.word	0x08004ef1
 8004da0:	08004d45 	.word	0x08004d45
 8004da4:	08004df5 	.word	0x08004df5
 8004da8:	08004d45 	.word	0x08004d45
 8004dac:	08004d45 	.word	0x08004d45
 8004db0:	08004e91 	.word	0x08004e91
 8004db4:	682b      	ldr	r3, [r5, #0]
 8004db6:	1d1a      	adds	r2, r3, #4
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	602a      	str	r2, [r5, #0]
 8004dbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004dc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e0a0      	b.n	8004f0a <_printf_i+0x1ee>
 8004dc8:	6820      	ldr	r0, [r4, #0]
 8004dca:	682b      	ldr	r3, [r5, #0]
 8004dcc:	0607      	lsls	r7, r0, #24
 8004dce:	f103 0104 	add.w	r1, r3, #4
 8004dd2:	6029      	str	r1, [r5, #0]
 8004dd4:	d501      	bpl.n	8004dda <_printf_i+0xbe>
 8004dd6:	681e      	ldr	r6, [r3, #0]
 8004dd8:	e003      	b.n	8004de2 <_printf_i+0xc6>
 8004dda:	0646      	lsls	r6, r0, #25
 8004ddc:	d5fb      	bpl.n	8004dd6 <_printf_i+0xba>
 8004dde:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004de2:	2e00      	cmp	r6, #0
 8004de4:	da03      	bge.n	8004dee <_printf_i+0xd2>
 8004de6:	232d      	movs	r3, #45	; 0x2d
 8004de8:	4276      	negs	r6, r6
 8004dea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dee:	230a      	movs	r3, #10
 8004df0:	4859      	ldr	r0, [pc, #356]	; (8004f58 <_printf_i+0x23c>)
 8004df2:	e012      	b.n	8004e1a <_printf_i+0xfe>
 8004df4:	682b      	ldr	r3, [r5, #0]
 8004df6:	6820      	ldr	r0, [r4, #0]
 8004df8:	1d19      	adds	r1, r3, #4
 8004dfa:	6029      	str	r1, [r5, #0]
 8004dfc:	0605      	lsls	r5, r0, #24
 8004dfe:	d501      	bpl.n	8004e04 <_printf_i+0xe8>
 8004e00:	681e      	ldr	r6, [r3, #0]
 8004e02:	e002      	b.n	8004e0a <_printf_i+0xee>
 8004e04:	0641      	lsls	r1, r0, #25
 8004e06:	d5fb      	bpl.n	8004e00 <_printf_i+0xe4>
 8004e08:	881e      	ldrh	r6, [r3, #0]
 8004e0a:	2f6f      	cmp	r7, #111	; 0x6f
 8004e0c:	bf0c      	ite	eq
 8004e0e:	2308      	moveq	r3, #8
 8004e10:	230a      	movne	r3, #10
 8004e12:	4851      	ldr	r0, [pc, #324]	; (8004f58 <_printf_i+0x23c>)
 8004e14:	2100      	movs	r1, #0
 8004e16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e1a:	6865      	ldr	r5, [r4, #4]
 8004e1c:	2d00      	cmp	r5, #0
 8004e1e:	bfa8      	it	ge
 8004e20:	6821      	ldrge	r1, [r4, #0]
 8004e22:	60a5      	str	r5, [r4, #8]
 8004e24:	bfa4      	itt	ge
 8004e26:	f021 0104 	bicge.w	r1, r1, #4
 8004e2a:	6021      	strge	r1, [r4, #0]
 8004e2c:	b90e      	cbnz	r6, 8004e32 <_printf_i+0x116>
 8004e2e:	2d00      	cmp	r5, #0
 8004e30:	d04b      	beq.n	8004eca <_printf_i+0x1ae>
 8004e32:	4615      	mov	r5, r2
 8004e34:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e38:	fb03 6711 	mls	r7, r3, r1, r6
 8004e3c:	5dc7      	ldrb	r7, [r0, r7]
 8004e3e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e42:	4637      	mov	r7, r6
 8004e44:	42bb      	cmp	r3, r7
 8004e46:	460e      	mov	r6, r1
 8004e48:	d9f4      	bls.n	8004e34 <_printf_i+0x118>
 8004e4a:	2b08      	cmp	r3, #8
 8004e4c:	d10b      	bne.n	8004e66 <_printf_i+0x14a>
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	07de      	lsls	r6, r3, #31
 8004e52:	d508      	bpl.n	8004e66 <_printf_i+0x14a>
 8004e54:	6923      	ldr	r3, [r4, #16]
 8004e56:	6861      	ldr	r1, [r4, #4]
 8004e58:	4299      	cmp	r1, r3
 8004e5a:	bfde      	ittt	le
 8004e5c:	2330      	movle	r3, #48	; 0x30
 8004e5e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e62:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e66:	1b52      	subs	r2, r2, r5
 8004e68:	6122      	str	r2, [r4, #16]
 8004e6a:	464b      	mov	r3, r9
 8004e6c:	4621      	mov	r1, r4
 8004e6e:	4640      	mov	r0, r8
 8004e70:	f8cd a000 	str.w	sl, [sp]
 8004e74:	aa03      	add	r2, sp, #12
 8004e76:	f7ff fedf 	bl	8004c38 <_printf_common>
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	d14a      	bne.n	8004f14 <_printf_i+0x1f8>
 8004e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e82:	b004      	add	sp, #16
 8004e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e88:	6823      	ldr	r3, [r4, #0]
 8004e8a:	f043 0320 	orr.w	r3, r3, #32
 8004e8e:	6023      	str	r3, [r4, #0]
 8004e90:	2778      	movs	r7, #120	; 0x78
 8004e92:	4832      	ldr	r0, [pc, #200]	; (8004f5c <_printf_i+0x240>)
 8004e94:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004e98:	6823      	ldr	r3, [r4, #0]
 8004e9a:	6829      	ldr	r1, [r5, #0]
 8004e9c:	061f      	lsls	r7, r3, #24
 8004e9e:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ea2:	d402      	bmi.n	8004eaa <_printf_i+0x18e>
 8004ea4:	065f      	lsls	r7, r3, #25
 8004ea6:	bf48      	it	mi
 8004ea8:	b2b6      	uxthmi	r6, r6
 8004eaa:	07df      	lsls	r7, r3, #31
 8004eac:	bf48      	it	mi
 8004eae:	f043 0320 	orrmi.w	r3, r3, #32
 8004eb2:	6029      	str	r1, [r5, #0]
 8004eb4:	bf48      	it	mi
 8004eb6:	6023      	strmi	r3, [r4, #0]
 8004eb8:	b91e      	cbnz	r6, 8004ec2 <_printf_i+0x1a6>
 8004eba:	6823      	ldr	r3, [r4, #0]
 8004ebc:	f023 0320 	bic.w	r3, r3, #32
 8004ec0:	6023      	str	r3, [r4, #0]
 8004ec2:	2310      	movs	r3, #16
 8004ec4:	e7a6      	b.n	8004e14 <_printf_i+0xf8>
 8004ec6:	4824      	ldr	r0, [pc, #144]	; (8004f58 <_printf_i+0x23c>)
 8004ec8:	e7e4      	b.n	8004e94 <_printf_i+0x178>
 8004eca:	4615      	mov	r5, r2
 8004ecc:	e7bd      	b.n	8004e4a <_printf_i+0x12e>
 8004ece:	682b      	ldr	r3, [r5, #0]
 8004ed0:	6826      	ldr	r6, [r4, #0]
 8004ed2:	1d18      	adds	r0, r3, #4
 8004ed4:	6961      	ldr	r1, [r4, #20]
 8004ed6:	6028      	str	r0, [r5, #0]
 8004ed8:	0635      	lsls	r5, r6, #24
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	d501      	bpl.n	8004ee2 <_printf_i+0x1c6>
 8004ede:	6019      	str	r1, [r3, #0]
 8004ee0:	e002      	b.n	8004ee8 <_printf_i+0x1cc>
 8004ee2:	0670      	lsls	r0, r6, #25
 8004ee4:	d5fb      	bpl.n	8004ede <_printf_i+0x1c2>
 8004ee6:	8019      	strh	r1, [r3, #0]
 8004ee8:	2300      	movs	r3, #0
 8004eea:	4615      	mov	r5, r2
 8004eec:	6123      	str	r3, [r4, #16]
 8004eee:	e7bc      	b.n	8004e6a <_printf_i+0x14e>
 8004ef0:	682b      	ldr	r3, [r5, #0]
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	1d1a      	adds	r2, r3, #4
 8004ef6:	602a      	str	r2, [r5, #0]
 8004ef8:	681d      	ldr	r5, [r3, #0]
 8004efa:	6862      	ldr	r2, [r4, #4]
 8004efc:	4628      	mov	r0, r5
 8004efe:	f000 f9b4 	bl	800526a <memchr>
 8004f02:	b108      	cbz	r0, 8004f08 <_printf_i+0x1ec>
 8004f04:	1b40      	subs	r0, r0, r5
 8004f06:	6060      	str	r0, [r4, #4]
 8004f08:	6863      	ldr	r3, [r4, #4]
 8004f0a:	6123      	str	r3, [r4, #16]
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f12:	e7aa      	b.n	8004e6a <_printf_i+0x14e>
 8004f14:	462a      	mov	r2, r5
 8004f16:	4649      	mov	r1, r9
 8004f18:	4640      	mov	r0, r8
 8004f1a:	6923      	ldr	r3, [r4, #16]
 8004f1c:	47d0      	blx	sl
 8004f1e:	3001      	adds	r0, #1
 8004f20:	d0ad      	beq.n	8004e7e <_printf_i+0x162>
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	079b      	lsls	r3, r3, #30
 8004f26:	d413      	bmi.n	8004f50 <_printf_i+0x234>
 8004f28:	68e0      	ldr	r0, [r4, #12]
 8004f2a:	9b03      	ldr	r3, [sp, #12]
 8004f2c:	4298      	cmp	r0, r3
 8004f2e:	bfb8      	it	lt
 8004f30:	4618      	movlt	r0, r3
 8004f32:	e7a6      	b.n	8004e82 <_printf_i+0x166>
 8004f34:	2301      	movs	r3, #1
 8004f36:	4632      	mov	r2, r6
 8004f38:	4649      	mov	r1, r9
 8004f3a:	4640      	mov	r0, r8
 8004f3c:	47d0      	blx	sl
 8004f3e:	3001      	adds	r0, #1
 8004f40:	d09d      	beq.n	8004e7e <_printf_i+0x162>
 8004f42:	3501      	adds	r5, #1
 8004f44:	68e3      	ldr	r3, [r4, #12]
 8004f46:	9903      	ldr	r1, [sp, #12]
 8004f48:	1a5b      	subs	r3, r3, r1
 8004f4a:	42ab      	cmp	r3, r5
 8004f4c:	dcf2      	bgt.n	8004f34 <_printf_i+0x218>
 8004f4e:	e7eb      	b.n	8004f28 <_printf_i+0x20c>
 8004f50:	2500      	movs	r5, #0
 8004f52:	f104 0619 	add.w	r6, r4, #25
 8004f56:	e7f5      	b.n	8004f44 <_printf_i+0x228>
 8004f58:	08007058 	.word	0x08007058
 8004f5c:	08007069 	.word	0x08007069

08004f60 <std>:
 8004f60:	2300      	movs	r3, #0
 8004f62:	b510      	push	{r4, lr}
 8004f64:	4604      	mov	r4, r0
 8004f66:	e9c0 3300 	strd	r3, r3, [r0]
 8004f6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f6e:	6083      	str	r3, [r0, #8]
 8004f70:	8181      	strh	r1, [r0, #12]
 8004f72:	6643      	str	r3, [r0, #100]	; 0x64
 8004f74:	81c2      	strh	r2, [r0, #14]
 8004f76:	6183      	str	r3, [r0, #24]
 8004f78:	4619      	mov	r1, r3
 8004f7a:	2208      	movs	r2, #8
 8004f7c:	305c      	adds	r0, #92	; 0x5c
 8004f7e:	f000 f8f4 	bl	800516a <memset>
 8004f82:	4b0d      	ldr	r3, [pc, #52]	; (8004fb8 <std+0x58>)
 8004f84:	6224      	str	r4, [r4, #32]
 8004f86:	6263      	str	r3, [r4, #36]	; 0x24
 8004f88:	4b0c      	ldr	r3, [pc, #48]	; (8004fbc <std+0x5c>)
 8004f8a:	62a3      	str	r3, [r4, #40]	; 0x28
 8004f8c:	4b0c      	ldr	r3, [pc, #48]	; (8004fc0 <std+0x60>)
 8004f8e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004f90:	4b0c      	ldr	r3, [pc, #48]	; (8004fc4 <std+0x64>)
 8004f92:	6323      	str	r3, [r4, #48]	; 0x30
 8004f94:	4b0c      	ldr	r3, [pc, #48]	; (8004fc8 <std+0x68>)
 8004f96:	429c      	cmp	r4, r3
 8004f98:	d006      	beq.n	8004fa8 <std+0x48>
 8004f9a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004f9e:	4294      	cmp	r4, r2
 8004fa0:	d002      	beq.n	8004fa8 <std+0x48>
 8004fa2:	33d0      	adds	r3, #208	; 0xd0
 8004fa4:	429c      	cmp	r4, r3
 8004fa6:	d105      	bne.n	8004fb4 <std+0x54>
 8004fa8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fb0:	f000 b958 	b.w	8005264 <__retarget_lock_init_recursive>
 8004fb4:	bd10      	pop	{r4, pc}
 8004fb6:	bf00      	nop
 8004fb8:	080050e5 	.word	0x080050e5
 8004fbc:	08005107 	.word	0x08005107
 8004fc0:	0800513f 	.word	0x0800513f
 8004fc4:	08005163 	.word	0x08005163
 8004fc8:	20000334 	.word	0x20000334

08004fcc <stdio_exit_handler>:
 8004fcc:	4a02      	ldr	r2, [pc, #8]	; (8004fd8 <stdio_exit_handler+0xc>)
 8004fce:	4903      	ldr	r1, [pc, #12]	; (8004fdc <stdio_exit_handler+0x10>)
 8004fd0:	4803      	ldr	r0, [pc, #12]	; (8004fe0 <stdio_exit_handler+0x14>)
 8004fd2:	f000 b869 	b.w	80050a8 <_fwalk_sglue>
 8004fd6:	bf00      	nop
 8004fd8:	20000010 	.word	0x20000010
 8004fdc:	0800694d 	.word	0x0800694d
 8004fe0:	2000001c 	.word	0x2000001c

08004fe4 <cleanup_stdio>:
 8004fe4:	6841      	ldr	r1, [r0, #4]
 8004fe6:	4b0c      	ldr	r3, [pc, #48]	; (8005018 <cleanup_stdio+0x34>)
 8004fe8:	b510      	push	{r4, lr}
 8004fea:	4299      	cmp	r1, r3
 8004fec:	4604      	mov	r4, r0
 8004fee:	d001      	beq.n	8004ff4 <cleanup_stdio+0x10>
 8004ff0:	f001 fcac 	bl	800694c <_fflush_r>
 8004ff4:	68a1      	ldr	r1, [r4, #8]
 8004ff6:	4b09      	ldr	r3, [pc, #36]	; (800501c <cleanup_stdio+0x38>)
 8004ff8:	4299      	cmp	r1, r3
 8004ffa:	d002      	beq.n	8005002 <cleanup_stdio+0x1e>
 8004ffc:	4620      	mov	r0, r4
 8004ffe:	f001 fca5 	bl	800694c <_fflush_r>
 8005002:	68e1      	ldr	r1, [r4, #12]
 8005004:	4b06      	ldr	r3, [pc, #24]	; (8005020 <cleanup_stdio+0x3c>)
 8005006:	4299      	cmp	r1, r3
 8005008:	d004      	beq.n	8005014 <cleanup_stdio+0x30>
 800500a:	4620      	mov	r0, r4
 800500c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005010:	f001 bc9c 	b.w	800694c <_fflush_r>
 8005014:	bd10      	pop	{r4, pc}
 8005016:	bf00      	nop
 8005018:	20000334 	.word	0x20000334
 800501c:	2000039c 	.word	0x2000039c
 8005020:	20000404 	.word	0x20000404

08005024 <global_stdio_init.part.0>:
 8005024:	b510      	push	{r4, lr}
 8005026:	4b0b      	ldr	r3, [pc, #44]	; (8005054 <global_stdio_init.part.0+0x30>)
 8005028:	4c0b      	ldr	r4, [pc, #44]	; (8005058 <global_stdio_init.part.0+0x34>)
 800502a:	4a0c      	ldr	r2, [pc, #48]	; (800505c <global_stdio_init.part.0+0x38>)
 800502c:	4620      	mov	r0, r4
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	2104      	movs	r1, #4
 8005032:	2200      	movs	r2, #0
 8005034:	f7ff ff94 	bl	8004f60 <std>
 8005038:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800503c:	2201      	movs	r2, #1
 800503e:	2109      	movs	r1, #9
 8005040:	f7ff ff8e 	bl	8004f60 <std>
 8005044:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005048:	2202      	movs	r2, #2
 800504a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800504e:	2112      	movs	r1, #18
 8005050:	f7ff bf86 	b.w	8004f60 <std>
 8005054:	2000046c 	.word	0x2000046c
 8005058:	20000334 	.word	0x20000334
 800505c:	08004fcd 	.word	0x08004fcd

08005060 <__sfp_lock_acquire>:
 8005060:	4801      	ldr	r0, [pc, #4]	; (8005068 <__sfp_lock_acquire+0x8>)
 8005062:	f000 b900 	b.w	8005266 <__retarget_lock_acquire_recursive>
 8005066:	bf00      	nop
 8005068:	20000475 	.word	0x20000475

0800506c <__sfp_lock_release>:
 800506c:	4801      	ldr	r0, [pc, #4]	; (8005074 <__sfp_lock_release+0x8>)
 800506e:	f000 b8fb 	b.w	8005268 <__retarget_lock_release_recursive>
 8005072:	bf00      	nop
 8005074:	20000475 	.word	0x20000475

08005078 <__sinit>:
 8005078:	b510      	push	{r4, lr}
 800507a:	4604      	mov	r4, r0
 800507c:	f7ff fff0 	bl	8005060 <__sfp_lock_acquire>
 8005080:	6a23      	ldr	r3, [r4, #32]
 8005082:	b11b      	cbz	r3, 800508c <__sinit+0x14>
 8005084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005088:	f7ff bff0 	b.w	800506c <__sfp_lock_release>
 800508c:	4b04      	ldr	r3, [pc, #16]	; (80050a0 <__sinit+0x28>)
 800508e:	6223      	str	r3, [r4, #32]
 8005090:	4b04      	ldr	r3, [pc, #16]	; (80050a4 <__sinit+0x2c>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1f5      	bne.n	8005084 <__sinit+0xc>
 8005098:	f7ff ffc4 	bl	8005024 <global_stdio_init.part.0>
 800509c:	e7f2      	b.n	8005084 <__sinit+0xc>
 800509e:	bf00      	nop
 80050a0:	08004fe5 	.word	0x08004fe5
 80050a4:	2000046c 	.word	0x2000046c

080050a8 <_fwalk_sglue>:
 80050a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050ac:	4607      	mov	r7, r0
 80050ae:	4688      	mov	r8, r1
 80050b0:	4614      	mov	r4, r2
 80050b2:	2600      	movs	r6, #0
 80050b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050b8:	f1b9 0901 	subs.w	r9, r9, #1
 80050bc:	d505      	bpl.n	80050ca <_fwalk_sglue+0x22>
 80050be:	6824      	ldr	r4, [r4, #0]
 80050c0:	2c00      	cmp	r4, #0
 80050c2:	d1f7      	bne.n	80050b4 <_fwalk_sglue+0xc>
 80050c4:	4630      	mov	r0, r6
 80050c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ca:	89ab      	ldrh	r3, [r5, #12]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d907      	bls.n	80050e0 <_fwalk_sglue+0x38>
 80050d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050d4:	3301      	adds	r3, #1
 80050d6:	d003      	beq.n	80050e0 <_fwalk_sglue+0x38>
 80050d8:	4629      	mov	r1, r5
 80050da:	4638      	mov	r0, r7
 80050dc:	47c0      	blx	r8
 80050de:	4306      	orrs	r6, r0
 80050e0:	3568      	adds	r5, #104	; 0x68
 80050e2:	e7e9      	b.n	80050b8 <_fwalk_sglue+0x10>

080050e4 <__sread>:
 80050e4:	b510      	push	{r4, lr}
 80050e6:	460c      	mov	r4, r1
 80050e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050ec:	f000 f86c 	bl	80051c8 <_read_r>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	bfab      	itete	ge
 80050f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050f6:	89a3      	ldrhlt	r3, [r4, #12]
 80050f8:	181b      	addge	r3, r3, r0
 80050fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050fe:	bfac      	ite	ge
 8005100:	6563      	strge	r3, [r4, #84]	; 0x54
 8005102:	81a3      	strhlt	r3, [r4, #12]
 8005104:	bd10      	pop	{r4, pc}

08005106 <__swrite>:
 8005106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800510a:	461f      	mov	r7, r3
 800510c:	898b      	ldrh	r3, [r1, #12]
 800510e:	4605      	mov	r5, r0
 8005110:	05db      	lsls	r3, r3, #23
 8005112:	460c      	mov	r4, r1
 8005114:	4616      	mov	r6, r2
 8005116:	d505      	bpl.n	8005124 <__swrite+0x1e>
 8005118:	2302      	movs	r3, #2
 800511a:	2200      	movs	r2, #0
 800511c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005120:	f000 f840 	bl	80051a4 <_lseek_r>
 8005124:	89a3      	ldrh	r3, [r4, #12]
 8005126:	4632      	mov	r2, r6
 8005128:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800512c:	81a3      	strh	r3, [r4, #12]
 800512e:	4628      	mov	r0, r5
 8005130:	463b      	mov	r3, r7
 8005132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800513a:	f000 b857 	b.w	80051ec <_write_r>

0800513e <__sseek>:
 800513e:	b510      	push	{r4, lr}
 8005140:	460c      	mov	r4, r1
 8005142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005146:	f000 f82d 	bl	80051a4 <_lseek_r>
 800514a:	1c43      	adds	r3, r0, #1
 800514c:	89a3      	ldrh	r3, [r4, #12]
 800514e:	bf15      	itete	ne
 8005150:	6560      	strne	r0, [r4, #84]	; 0x54
 8005152:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005156:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800515a:	81a3      	strheq	r3, [r4, #12]
 800515c:	bf18      	it	ne
 800515e:	81a3      	strhne	r3, [r4, #12]
 8005160:	bd10      	pop	{r4, pc}

08005162 <__sclose>:
 8005162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005166:	f000 b80d 	b.w	8005184 <_close_r>

0800516a <memset>:
 800516a:	4603      	mov	r3, r0
 800516c:	4402      	add	r2, r0
 800516e:	4293      	cmp	r3, r2
 8005170:	d100      	bne.n	8005174 <memset+0xa>
 8005172:	4770      	bx	lr
 8005174:	f803 1b01 	strb.w	r1, [r3], #1
 8005178:	e7f9      	b.n	800516e <memset+0x4>
	...

0800517c <_localeconv_r>:
 800517c:	4800      	ldr	r0, [pc, #0]	; (8005180 <_localeconv_r+0x4>)
 800517e:	4770      	bx	lr
 8005180:	2000015c 	.word	0x2000015c

08005184 <_close_r>:
 8005184:	b538      	push	{r3, r4, r5, lr}
 8005186:	2300      	movs	r3, #0
 8005188:	4d05      	ldr	r5, [pc, #20]	; (80051a0 <_close_r+0x1c>)
 800518a:	4604      	mov	r4, r0
 800518c:	4608      	mov	r0, r1
 800518e:	602b      	str	r3, [r5, #0]
 8005190:	f7fc fcac 	bl	8001aec <_close>
 8005194:	1c43      	adds	r3, r0, #1
 8005196:	d102      	bne.n	800519e <_close_r+0x1a>
 8005198:	682b      	ldr	r3, [r5, #0]
 800519a:	b103      	cbz	r3, 800519e <_close_r+0x1a>
 800519c:	6023      	str	r3, [r4, #0]
 800519e:	bd38      	pop	{r3, r4, r5, pc}
 80051a0:	20000470 	.word	0x20000470

080051a4 <_lseek_r>:
 80051a4:	b538      	push	{r3, r4, r5, lr}
 80051a6:	4604      	mov	r4, r0
 80051a8:	4608      	mov	r0, r1
 80051aa:	4611      	mov	r1, r2
 80051ac:	2200      	movs	r2, #0
 80051ae:	4d05      	ldr	r5, [pc, #20]	; (80051c4 <_lseek_r+0x20>)
 80051b0:	602a      	str	r2, [r5, #0]
 80051b2:	461a      	mov	r2, r3
 80051b4:	f7fc fcbe 	bl	8001b34 <_lseek>
 80051b8:	1c43      	adds	r3, r0, #1
 80051ba:	d102      	bne.n	80051c2 <_lseek_r+0x1e>
 80051bc:	682b      	ldr	r3, [r5, #0]
 80051be:	b103      	cbz	r3, 80051c2 <_lseek_r+0x1e>
 80051c0:	6023      	str	r3, [r4, #0]
 80051c2:	bd38      	pop	{r3, r4, r5, pc}
 80051c4:	20000470 	.word	0x20000470

080051c8 <_read_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4604      	mov	r4, r0
 80051cc:	4608      	mov	r0, r1
 80051ce:	4611      	mov	r1, r2
 80051d0:	2200      	movs	r2, #0
 80051d2:	4d05      	ldr	r5, [pc, #20]	; (80051e8 <_read_r+0x20>)
 80051d4:	602a      	str	r2, [r5, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	f7fc fc6b 	bl	8001ab2 <_read>
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	d102      	bne.n	80051e6 <_read_r+0x1e>
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	b103      	cbz	r3, 80051e6 <_read_r+0x1e>
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	bd38      	pop	{r3, r4, r5, pc}
 80051e8:	20000470 	.word	0x20000470

080051ec <_write_r>:
 80051ec:	b538      	push	{r3, r4, r5, lr}
 80051ee:	4604      	mov	r4, r0
 80051f0:	4608      	mov	r0, r1
 80051f2:	4611      	mov	r1, r2
 80051f4:	2200      	movs	r2, #0
 80051f6:	4d05      	ldr	r5, [pc, #20]	; (800520c <_write_r+0x20>)
 80051f8:	602a      	str	r2, [r5, #0]
 80051fa:	461a      	mov	r2, r3
 80051fc:	f7fc fa4c 	bl	8001698 <_write>
 8005200:	1c43      	adds	r3, r0, #1
 8005202:	d102      	bne.n	800520a <_write_r+0x1e>
 8005204:	682b      	ldr	r3, [r5, #0]
 8005206:	b103      	cbz	r3, 800520a <_write_r+0x1e>
 8005208:	6023      	str	r3, [r4, #0]
 800520a:	bd38      	pop	{r3, r4, r5, pc}
 800520c:	20000470 	.word	0x20000470

08005210 <__errno>:
 8005210:	4b01      	ldr	r3, [pc, #4]	; (8005218 <__errno+0x8>)
 8005212:	6818      	ldr	r0, [r3, #0]
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	20000068 	.word	0x20000068

0800521c <__libc_init_array>:
 800521c:	b570      	push	{r4, r5, r6, lr}
 800521e:	2600      	movs	r6, #0
 8005220:	4d0c      	ldr	r5, [pc, #48]	; (8005254 <__libc_init_array+0x38>)
 8005222:	4c0d      	ldr	r4, [pc, #52]	; (8005258 <__libc_init_array+0x3c>)
 8005224:	1b64      	subs	r4, r4, r5
 8005226:	10a4      	asrs	r4, r4, #2
 8005228:	42a6      	cmp	r6, r4
 800522a:	d109      	bne.n	8005240 <__libc_init_array+0x24>
 800522c:	f001 fede 	bl	8006fec <_init>
 8005230:	2600      	movs	r6, #0
 8005232:	4d0a      	ldr	r5, [pc, #40]	; (800525c <__libc_init_array+0x40>)
 8005234:	4c0a      	ldr	r4, [pc, #40]	; (8005260 <__libc_init_array+0x44>)
 8005236:	1b64      	subs	r4, r4, r5
 8005238:	10a4      	asrs	r4, r4, #2
 800523a:	42a6      	cmp	r6, r4
 800523c:	d105      	bne.n	800524a <__libc_init_array+0x2e>
 800523e:	bd70      	pop	{r4, r5, r6, pc}
 8005240:	f855 3b04 	ldr.w	r3, [r5], #4
 8005244:	4798      	blx	r3
 8005246:	3601      	adds	r6, #1
 8005248:	e7ee      	b.n	8005228 <__libc_init_array+0xc>
 800524a:	f855 3b04 	ldr.w	r3, [r5], #4
 800524e:	4798      	blx	r3
 8005250:	3601      	adds	r6, #1
 8005252:	e7f2      	b.n	800523a <__libc_init_array+0x1e>
 8005254:	080073b4 	.word	0x080073b4
 8005258:	080073b4 	.word	0x080073b4
 800525c:	080073b4 	.word	0x080073b4
 8005260:	080073b8 	.word	0x080073b8

08005264 <__retarget_lock_init_recursive>:
 8005264:	4770      	bx	lr

08005266 <__retarget_lock_acquire_recursive>:
 8005266:	4770      	bx	lr

08005268 <__retarget_lock_release_recursive>:
 8005268:	4770      	bx	lr

0800526a <memchr>:
 800526a:	4603      	mov	r3, r0
 800526c:	b510      	push	{r4, lr}
 800526e:	b2c9      	uxtb	r1, r1
 8005270:	4402      	add	r2, r0
 8005272:	4293      	cmp	r3, r2
 8005274:	4618      	mov	r0, r3
 8005276:	d101      	bne.n	800527c <memchr+0x12>
 8005278:	2000      	movs	r0, #0
 800527a:	e003      	b.n	8005284 <memchr+0x1a>
 800527c:	7804      	ldrb	r4, [r0, #0]
 800527e:	3301      	adds	r3, #1
 8005280:	428c      	cmp	r4, r1
 8005282:	d1f6      	bne.n	8005272 <memchr+0x8>
 8005284:	bd10      	pop	{r4, pc}

08005286 <quorem>:
 8005286:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528a:	6903      	ldr	r3, [r0, #16]
 800528c:	690c      	ldr	r4, [r1, #16]
 800528e:	4607      	mov	r7, r0
 8005290:	42a3      	cmp	r3, r4
 8005292:	db7f      	blt.n	8005394 <quorem+0x10e>
 8005294:	3c01      	subs	r4, #1
 8005296:	f100 0514 	add.w	r5, r0, #20
 800529a:	f101 0814 	add.w	r8, r1, #20
 800529e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052a2:	9301      	str	r3, [sp, #4]
 80052a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80052a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052ac:	3301      	adds	r3, #1
 80052ae:	429a      	cmp	r2, r3
 80052b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80052b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80052b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80052bc:	d331      	bcc.n	8005322 <quorem+0x9c>
 80052be:	f04f 0e00 	mov.w	lr, #0
 80052c2:	4640      	mov	r0, r8
 80052c4:	46ac      	mov	ip, r5
 80052c6:	46f2      	mov	sl, lr
 80052c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80052cc:	b293      	uxth	r3, r2
 80052ce:	fb06 e303 	mla	r3, r6, r3, lr
 80052d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80052d6:	0c1a      	lsrs	r2, r3, #16
 80052d8:	b29b      	uxth	r3, r3
 80052da:	fb06 220e 	mla	r2, r6, lr, r2
 80052de:	ebaa 0303 	sub.w	r3, sl, r3
 80052e2:	f8dc a000 	ldr.w	sl, [ip]
 80052e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80052ea:	fa1f fa8a 	uxth.w	sl, sl
 80052ee:	4453      	add	r3, sl
 80052f0:	f8dc a000 	ldr.w	sl, [ip]
 80052f4:	b292      	uxth	r2, r2
 80052f6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80052fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052fe:	b29b      	uxth	r3, r3
 8005300:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005304:	4581      	cmp	r9, r0
 8005306:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800530a:	f84c 3b04 	str.w	r3, [ip], #4
 800530e:	d2db      	bcs.n	80052c8 <quorem+0x42>
 8005310:	f855 300b 	ldr.w	r3, [r5, fp]
 8005314:	b92b      	cbnz	r3, 8005322 <quorem+0x9c>
 8005316:	9b01      	ldr	r3, [sp, #4]
 8005318:	3b04      	subs	r3, #4
 800531a:	429d      	cmp	r5, r3
 800531c:	461a      	mov	r2, r3
 800531e:	d32d      	bcc.n	800537c <quorem+0xf6>
 8005320:	613c      	str	r4, [r7, #16]
 8005322:	4638      	mov	r0, r7
 8005324:	f001 f992 	bl	800664c <__mcmp>
 8005328:	2800      	cmp	r0, #0
 800532a:	db23      	blt.n	8005374 <quorem+0xee>
 800532c:	4629      	mov	r1, r5
 800532e:	2000      	movs	r0, #0
 8005330:	3601      	adds	r6, #1
 8005332:	f858 2b04 	ldr.w	r2, [r8], #4
 8005336:	f8d1 c000 	ldr.w	ip, [r1]
 800533a:	b293      	uxth	r3, r2
 800533c:	1ac3      	subs	r3, r0, r3
 800533e:	0c12      	lsrs	r2, r2, #16
 8005340:	fa1f f08c 	uxth.w	r0, ip
 8005344:	4403      	add	r3, r0
 8005346:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800534a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800534e:	b29b      	uxth	r3, r3
 8005350:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005354:	45c1      	cmp	r9, r8
 8005356:	ea4f 4022 	mov.w	r0, r2, asr #16
 800535a:	f841 3b04 	str.w	r3, [r1], #4
 800535e:	d2e8      	bcs.n	8005332 <quorem+0xac>
 8005360:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005364:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005368:	b922      	cbnz	r2, 8005374 <quorem+0xee>
 800536a:	3b04      	subs	r3, #4
 800536c:	429d      	cmp	r5, r3
 800536e:	461a      	mov	r2, r3
 8005370:	d30a      	bcc.n	8005388 <quorem+0x102>
 8005372:	613c      	str	r4, [r7, #16]
 8005374:	4630      	mov	r0, r6
 8005376:	b003      	add	sp, #12
 8005378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800537c:	6812      	ldr	r2, [r2, #0]
 800537e:	3b04      	subs	r3, #4
 8005380:	2a00      	cmp	r2, #0
 8005382:	d1cd      	bne.n	8005320 <quorem+0x9a>
 8005384:	3c01      	subs	r4, #1
 8005386:	e7c8      	b.n	800531a <quorem+0x94>
 8005388:	6812      	ldr	r2, [r2, #0]
 800538a:	3b04      	subs	r3, #4
 800538c:	2a00      	cmp	r2, #0
 800538e:	d1f0      	bne.n	8005372 <quorem+0xec>
 8005390:	3c01      	subs	r4, #1
 8005392:	e7eb      	b.n	800536c <quorem+0xe6>
 8005394:	2000      	movs	r0, #0
 8005396:	e7ee      	b.n	8005376 <quorem+0xf0>

08005398 <_dtoa_r>:
 8005398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800539c:	4616      	mov	r6, r2
 800539e:	461f      	mov	r7, r3
 80053a0:	69c4      	ldr	r4, [r0, #28]
 80053a2:	b099      	sub	sp, #100	; 0x64
 80053a4:	4605      	mov	r5, r0
 80053a6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80053aa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80053ae:	b974      	cbnz	r4, 80053ce <_dtoa_r+0x36>
 80053b0:	2010      	movs	r0, #16
 80053b2:	f000 fe1d 	bl	8005ff0 <malloc>
 80053b6:	4602      	mov	r2, r0
 80053b8:	61e8      	str	r0, [r5, #28]
 80053ba:	b920      	cbnz	r0, 80053c6 <_dtoa_r+0x2e>
 80053bc:	21ef      	movs	r1, #239	; 0xef
 80053be:	4bac      	ldr	r3, [pc, #688]	; (8005670 <_dtoa_r+0x2d8>)
 80053c0:	48ac      	ldr	r0, [pc, #688]	; (8005674 <_dtoa_r+0x2dc>)
 80053c2:	f001 fb09 	bl	80069d8 <__assert_func>
 80053c6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80053ca:	6004      	str	r4, [r0, #0]
 80053cc:	60c4      	str	r4, [r0, #12]
 80053ce:	69eb      	ldr	r3, [r5, #28]
 80053d0:	6819      	ldr	r1, [r3, #0]
 80053d2:	b151      	cbz	r1, 80053ea <_dtoa_r+0x52>
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	2301      	movs	r3, #1
 80053d8:	4093      	lsls	r3, r2
 80053da:	604a      	str	r2, [r1, #4]
 80053dc:	608b      	str	r3, [r1, #8]
 80053de:	4628      	mov	r0, r5
 80053e0:	f000 fefa 	bl	80061d8 <_Bfree>
 80053e4:	2200      	movs	r2, #0
 80053e6:	69eb      	ldr	r3, [r5, #28]
 80053e8:	601a      	str	r2, [r3, #0]
 80053ea:	1e3b      	subs	r3, r7, #0
 80053ec:	bfaf      	iteee	ge
 80053ee:	2300      	movge	r3, #0
 80053f0:	2201      	movlt	r2, #1
 80053f2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80053f6:	9305      	strlt	r3, [sp, #20]
 80053f8:	bfa8      	it	ge
 80053fa:	f8c8 3000 	strge.w	r3, [r8]
 80053fe:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005402:	4b9d      	ldr	r3, [pc, #628]	; (8005678 <_dtoa_r+0x2e0>)
 8005404:	bfb8      	it	lt
 8005406:	f8c8 2000 	strlt.w	r2, [r8]
 800540a:	ea33 0309 	bics.w	r3, r3, r9
 800540e:	d119      	bne.n	8005444 <_dtoa_r+0xac>
 8005410:	f242 730f 	movw	r3, #9999	; 0x270f
 8005414:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005416:	6013      	str	r3, [r2, #0]
 8005418:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800541c:	4333      	orrs	r3, r6
 800541e:	f000 8589 	beq.w	8005f34 <_dtoa_r+0xb9c>
 8005422:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005424:	b953      	cbnz	r3, 800543c <_dtoa_r+0xa4>
 8005426:	4b95      	ldr	r3, [pc, #596]	; (800567c <_dtoa_r+0x2e4>)
 8005428:	e023      	b.n	8005472 <_dtoa_r+0xda>
 800542a:	4b95      	ldr	r3, [pc, #596]	; (8005680 <_dtoa_r+0x2e8>)
 800542c:	9303      	str	r3, [sp, #12]
 800542e:	3308      	adds	r3, #8
 8005430:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005432:	6013      	str	r3, [r2, #0]
 8005434:	9803      	ldr	r0, [sp, #12]
 8005436:	b019      	add	sp, #100	; 0x64
 8005438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800543c:	4b8f      	ldr	r3, [pc, #572]	; (800567c <_dtoa_r+0x2e4>)
 800543e:	9303      	str	r3, [sp, #12]
 8005440:	3303      	adds	r3, #3
 8005442:	e7f5      	b.n	8005430 <_dtoa_r+0x98>
 8005444:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005448:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800544c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005450:	2200      	movs	r2, #0
 8005452:	2300      	movs	r3, #0
 8005454:	f7fb faa8 	bl	80009a8 <__aeabi_dcmpeq>
 8005458:	4680      	mov	r8, r0
 800545a:	b160      	cbz	r0, 8005476 <_dtoa_r+0xde>
 800545c:	2301      	movs	r3, #1
 800545e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005460:	6013      	str	r3, [r2, #0]
 8005462:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005464:	2b00      	cmp	r3, #0
 8005466:	f000 8562 	beq.w	8005f2e <_dtoa_r+0xb96>
 800546a:	4b86      	ldr	r3, [pc, #536]	; (8005684 <_dtoa_r+0x2ec>)
 800546c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	3b01      	subs	r3, #1
 8005472:	9303      	str	r3, [sp, #12]
 8005474:	e7de      	b.n	8005434 <_dtoa_r+0x9c>
 8005476:	ab16      	add	r3, sp, #88	; 0x58
 8005478:	9301      	str	r3, [sp, #4]
 800547a:	ab17      	add	r3, sp, #92	; 0x5c
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	4628      	mov	r0, r5
 8005480:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005484:	f001 f98a 	bl	800679c <__d2b>
 8005488:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800548c:	4682      	mov	sl, r0
 800548e:	2c00      	cmp	r4, #0
 8005490:	d07e      	beq.n	8005590 <_dtoa_r+0x1f8>
 8005492:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005496:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005498:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800549c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054a0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80054a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80054a8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80054ac:	4619      	mov	r1, r3
 80054ae:	2200      	movs	r2, #0
 80054b0:	4b75      	ldr	r3, [pc, #468]	; (8005688 <_dtoa_r+0x2f0>)
 80054b2:	f7fa fe59 	bl	8000168 <__aeabi_dsub>
 80054b6:	a368      	add	r3, pc, #416	; (adr r3, 8005658 <_dtoa_r+0x2c0>)
 80054b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054bc:	f7fb f80c 	bl	80004d8 <__aeabi_dmul>
 80054c0:	a367      	add	r3, pc, #412	; (adr r3, 8005660 <_dtoa_r+0x2c8>)
 80054c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c6:	f7fa fe51 	bl	800016c <__adddf3>
 80054ca:	4606      	mov	r6, r0
 80054cc:	4620      	mov	r0, r4
 80054ce:	460f      	mov	r7, r1
 80054d0:	f7fa ff98 	bl	8000404 <__aeabi_i2d>
 80054d4:	a364      	add	r3, pc, #400	; (adr r3, 8005668 <_dtoa_r+0x2d0>)
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	f7fa fffd 	bl	80004d8 <__aeabi_dmul>
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	4630      	mov	r0, r6
 80054e4:	4639      	mov	r1, r7
 80054e6:	f7fa fe41 	bl	800016c <__adddf3>
 80054ea:	4606      	mov	r6, r0
 80054ec:	460f      	mov	r7, r1
 80054ee:	f7fb faa3 	bl	8000a38 <__aeabi_d2iz>
 80054f2:	2200      	movs	r2, #0
 80054f4:	4683      	mov	fp, r0
 80054f6:	2300      	movs	r3, #0
 80054f8:	4630      	mov	r0, r6
 80054fa:	4639      	mov	r1, r7
 80054fc:	f7fb fa5e 	bl	80009bc <__aeabi_dcmplt>
 8005500:	b148      	cbz	r0, 8005516 <_dtoa_r+0x17e>
 8005502:	4658      	mov	r0, fp
 8005504:	f7fa ff7e 	bl	8000404 <__aeabi_i2d>
 8005508:	4632      	mov	r2, r6
 800550a:	463b      	mov	r3, r7
 800550c:	f7fb fa4c 	bl	80009a8 <__aeabi_dcmpeq>
 8005510:	b908      	cbnz	r0, 8005516 <_dtoa_r+0x17e>
 8005512:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005516:	f1bb 0f16 	cmp.w	fp, #22
 800551a:	d857      	bhi.n	80055cc <_dtoa_r+0x234>
 800551c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005520:	4b5a      	ldr	r3, [pc, #360]	; (800568c <_dtoa_r+0x2f4>)
 8005522:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	f7fb fa47 	bl	80009bc <__aeabi_dcmplt>
 800552e:	2800      	cmp	r0, #0
 8005530:	d04e      	beq.n	80055d0 <_dtoa_r+0x238>
 8005532:	2300      	movs	r3, #0
 8005534:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005538:	930f      	str	r3, [sp, #60]	; 0x3c
 800553a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800553c:	1b1b      	subs	r3, r3, r4
 800553e:	1e5a      	subs	r2, r3, #1
 8005540:	bf46      	itte	mi
 8005542:	f1c3 0901 	rsbmi	r9, r3, #1
 8005546:	2300      	movmi	r3, #0
 8005548:	f04f 0900 	movpl.w	r9, #0
 800554c:	9209      	str	r2, [sp, #36]	; 0x24
 800554e:	bf48      	it	mi
 8005550:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005552:	f1bb 0f00 	cmp.w	fp, #0
 8005556:	db3d      	blt.n	80055d4 <_dtoa_r+0x23c>
 8005558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800555a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800555e:	445b      	add	r3, fp
 8005560:	9309      	str	r3, [sp, #36]	; 0x24
 8005562:	2300      	movs	r3, #0
 8005564:	930a      	str	r3, [sp, #40]	; 0x28
 8005566:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005568:	2b09      	cmp	r3, #9
 800556a:	d867      	bhi.n	800563c <_dtoa_r+0x2a4>
 800556c:	2b05      	cmp	r3, #5
 800556e:	bfc4      	itt	gt
 8005570:	3b04      	subgt	r3, #4
 8005572:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005574:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005576:	bfc8      	it	gt
 8005578:	2400      	movgt	r4, #0
 800557a:	f1a3 0302 	sub.w	r3, r3, #2
 800557e:	bfd8      	it	le
 8005580:	2401      	movle	r4, #1
 8005582:	2b03      	cmp	r3, #3
 8005584:	f200 8086 	bhi.w	8005694 <_dtoa_r+0x2fc>
 8005588:	e8df f003 	tbb	[pc, r3]
 800558c:	5637392c 	.word	0x5637392c
 8005590:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005594:	441c      	add	r4, r3
 8005596:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800559a:	2b20      	cmp	r3, #32
 800559c:	bfc1      	itttt	gt
 800559e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80055a2:	fa09 f903 	lslgt.w	r9, r9, r3
 80055a6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80055aa:	fa26 f303 	lsrgt.w	r3, r6, r3
 80055ae:	bfd6      	itet	le
 80055b0:	f1c3 0320 	rsble	r3, r3, #32
 80055b4:	ea49 0003 	orrgt.w	r0, r9, r3
 80055b8:	fa06 f003 	lslle.w	r0, r6, r3
 80055bc:	f7fa ff12 	bl	80003e4 <__aeabi_ui2d>
 80055c0:	2201      	movs	r2, #1
 80055c2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80055c6:	3c01      	subs	r4, #1
 80055c8:	9213      	str	r2, [sp, #76]	; 0x4c
 80055ca:	e76f      	b.n	80054ac <_dtoa_r+0x114>
 80055cc:	2301      	movs	r3, #1
 80055ce:	e7b3      	b.n	8005538 <_dtoa_r+0x1a0>
 80055d0:	900f      	str	r0, [sp, #60]	; 0x3c
 80055d2:	e7b2      	b.n	800553a <_dtoa_r+0x1a2>
 80055d4:	f1cb 0300 	rsb	r3, fp, #0
 80055d8:	930a      	str	r3, [sp, #40]	; 0x28
 80055da:	2300      	movs	r3, #0
 80055dc:	eba9 090b 	sub.w	r9, r9, fp
 80055e0:	930e      	str	r3, [sp, #56]	; 0x38
 80055e2:	e7c0      	b.n	8005566 <_dtoa_r+0x1ce>
 80055e4:	2300      	movs	r3, #0
 80055e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80055e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	dc55      	bgt.n	800569a <_dtoa_r+0x302>
 80055ee:	2301      	movs	r3, #1
 80055f0:	461a      	mov	r2, r3
 80055f2:	9306      	str	r3, [sp, #24]
 80055f4:	9308      	str	r3, [sp, #32]
 80055f6:	9223      	str	r2, [sp, #140]	; 0x8c
 80055f8:	e00b      	b.n	8005612 <_dtoa_r+0x27a>
 80055fa:	2301      	movs	r3, #1
 80055fc:	e7f3      	b.n	80055e6 <_dtoa_r+0x24e>
 80055fe:	2300      	movs	r3, #0
 8005600:	930b      	str	r3, [sp, #44]	; 0x2c
 8005602:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005604:	445b      	add	r3, fp
 8005606:	9306      	str	r3, [sp, #24]
 8005608:	3301      	adds	r3, #1
 800560a:	2b01      	cmp	r3, #1
 800560c:	9308      	str	r3, [sp, #32]
 800560e:	bfb8      	it	lt
 8005610:	2301      	movlt	r3, #1
 8005612:	2100      	movs	r1, #0
 8005614:	2204      	movs	r2, #4
 8005616:	69e8      	ldr	r0, [r5, #28]
 8005618:	f102 0614 	add.w	r6, r2, #20
 800561c:	429e      	cmp	r6, r3
 800561e:	d940      	bls.n	80056a2 <_dtoa_r+0x30a>
 8005620:	6041      	str	r1, [r0, #4]
 8005622:	4628      	mov	r0, r5
 8005624:	f000 fd98 	bl	8006158 <_Balloc>
 8005628:	9003      	str	r0, [sp, #12]
 800562a:	2800      	cmp	r0, #0
 800562c:	d13c      	bne.n	80056a8 <_dtoa_r+0x310>
 800562e:	4602      	mov	r2, r0
 8005630:	f240 11af 	movw	r1, #431	; 0x1af
 8005634:	4b16      	ldr	r3, [pc, #88]	; (8005690 <_dtoa_r+0x2f8>)
 8005636:	e6c3      	b.n	80053c0 <_dtoa_r+0x28>
 8005638:	2301      	movs	r3, #1
 800563a:	e7e1      	b.n	8005600 <_dtoa_r+0x268>
 800563c:	2401      	movs	r4, #1
 800563e:	2300      	movs	r3, #0
 8005640:	940b      	str	r4, [sp, #44]	; 0x2c
 8005642:	9322      	str	r3, [sp, #136]	; 0x88
 8005644:	f04f 33ff 	mov.w	r3, #4294967295
 8005648:	2200      	movs	r2, #0
 800564a:	9306      	str	r3, [sp, #24]
 800564c:	9308      	str	r3, [sp, #32]
 800564e:	2312      	movs	r3, #18
 8005650:	e7d1      	b.n	80055f6 <_dtoa_r+0x25e>
 8005652:	bf00      	nop
 8005654:	f3af 8000 	nop.w
 8005658:	636f4361 	.word	0x636f4361
 800565c:	3fd287a7 	.word	0x3fd287a7
 8005660:	8b60c8b3 	.word	0x8b60c8b3
 8005664:	3fc68a28 	.word	0x3fc68a28
 8005668:	509f79fb 	.word	0x509f79fb
 800566c:	3fd34413 	.word	0x3fd34413
 8005670:	08007087 	.word	0x08007087
 8005674:	0800709e 	.word	0x0800709e
 8005678:	7ff00000 	.word	0x7ff00000
 800567c:	08007083 	.word	0x08007083
 8005680:	0800707a 	.word	0x0800707a
 8005684:	08007057 	.word	0x08007057
 8005688:	3ff80000 	.word	0x3ff80000
 800568c:	08007188 	.word	0x08007188
 8005690:	080070f6 	.word	0x080070f6
 8005694:	2301      	movs	r3, #1
 8005696:	930b      	str	r3, [sp, #44]	; 0x2c
 8005698:	e7d4      	b.n	8005644 <_dtoa_r+0x2ac>
 800569a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800569c:	9306      	str	r3, [sp, #24]
 800569e:	9308      	str	r3, [sp, #32]
 80056a0:	e7b7      	b.n	8005612 <_dtoa_r+0x27a>
 80056a2:	3101      	adds	r1, #1
 80056a4:	0052      	lsls	r2, r2, #1
 80056a6:	e7b7      	b.n	8005618 <_dtoa_r+0x280>
 80056a8:	69eb      	ldr	r3, [r5, #28]
 80056aa:	9a03      	ldr	r2, [sp, #12]
 80056ac:	601a      	str	r2, [r3, #0]
 80056ae:	9b08      	ldr	r3, [sp, #32]
 80056b0:	2b0e      	cmp	r3, #14
 80056b2:	f200 80a8 	bhi.w	8005806 <_dtoa_r+0x46e>
 80056b6:	2c00      	cmp	r4, #0
 80056b8:	f000 80a5 	beq.w	8005806 <_dtoa_r+0x46e>
 80056bc:	f1bb 0f00 	cmp.w	fp, #0
 80056c0:	dd34      	ble.n	800572c <_dtoa_r+0x394>
 80056c2:	4b9a      	ldr	r3, [pc, #616]	; (800592c <_dtoa_r+0x594>)
 80056c4:	f00b 020f 	and.w	r2, fp, #15
 80056c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056cc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80056d0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80056d4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80056d8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80056dc:	d016      	beq.n	800570c <_dtoa_r+0x374>
 80056de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056e2:	4b93      	ldr	r3, [pc, #588]	; (8005930 <_dtoa_r+0x598>)
 80056e4:	2703      	movs	r7, #3
 80056e6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80056ea:	f7fb f81f 	bl	800072c <__aeabi_ddiv>
 80056ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056f2:	f004 040f 	and.w	r4, r4, #15
 80056f6:	4e8e      	ldr	r6, [pc, #568]	; (8005930 <_dtoa_r+0x598>)
 80056f8:	b954      	cbnz	r4, 8005710 <_dtoa_r+0x378>
 80056fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80056fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005702:	f7fb f813 	bl	800072c <__aeabi_ddiv>
 8005706:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800570a:	e029      	b.n	8005760 <_dtoa_r+0x3c8>
 800570c:	2702      	movs	r7, #2
 800570e:	e7f2      	b.n	80056f6 <_dtoa_r+0x35e>
 8005710:	07e1      	lsls	r1, r4, #31
 8005712:	d508      	bpl.n	8005726 <_dtoa_r+0x38e>
 8005714:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005718:	e9d6 2300 	ldrd	r2, r3, [r6]
 800571c:	f7fa fedc 	bl	80004d8 <__aeabi_dmul>
 8005720:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005724:	3701      	adds	r7, #1
 8005726:	1064      	asrs	r4, r4, #1
 8005728:	3608      	adds	r6, #8
 800572a:	e7e5      	b.n	80056f8 <_dtoa_r+0x360>
 800572c:	f000 80a5 	beq.w	800587a <_dtoa_r+0x4e2>
 8005730:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005734:	f1cb 0400 	rsb	r4, fp, #0
 8005738:	4b7c      	ldr	r3, [pc, #496]	; (800592c <_dtoa_r+0x594>)
 800573a:	f004 020f 	and.w	r2, r4, #15
 800573e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005746:	f7fa fec7 	bl	80004d8 <__aeabi_dmul>
 800574a:	2702      	movs	r7, #2
 800574c:	2300      	movs	r3, #0
 800574e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005752:	4e77      	ldr	r6, [pc, #476]	; (8005930 <_dtoa_r+0x598>)
 8005754:	1124      	asrs	r4, r4, #4
 8005756:	2c00      	cmp	r4, #0
 8005758:	f040 8084 	bne.w	8005864 <_dtoa_r+0x4cc>
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1d2      	bne.n	8005706 <_dtoa_r+0x36e>
 8005760:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005764:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005768:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800576a:	2b00      	cmp	r3, #0
 800576c:	f000 8087 	beq.w	800587e <_dtoa_r+0x4e6>
 8005770:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005774:	2200      	movs	r2, #0
 8005776:	4b6f      	ldr	r3, [pc, #444]	; (8005934 <_dtoa_r+0x59c>)
 8005778:	f7fb f920 	bl	80009bc <__aeabi_dcmplt>
 800577c:	2800      	cmp	r0, #0
 800577e:	d07e      	beq.n	800587e <_dtoa_r+0x4e6>
 8005780:	9b08      	ldr	r3, [sp, #32]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d07b      	beq.n	800587e <_dtoa_r+0x4e6>
 8005786:	9b06      	ldr	r3, [sp, #24]
 8005788:	2b00      	cmp	r3, #0
 800578a:	dd38      	ble.n	80057fe <_dtoa_r+0x466>
 800578c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005790:	2200      	movs	r2, #0
 8005792:	4b69      	ldr	r3, [pc, #420]	; (8005938 <_dtoa_r+0x5a0>)
 8005794:	f7fa fea0 	bl	80004d8 <__aeabi_dmul>
 8005798:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800579c:	9c06      	ldr	r4, [sp, #24]
 800579e:	f10b 38ff 	add.w	r8, fp, #4294967295
 80057a2:	3701      	adds	r7, #1
 80057a4:	4638      	mov	r0, r7
 80057a6:	f7fa fe2d 	bl	8000404 <__aeabi_i2d>
 80057aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ae:	f7fa fe93 	bl	80004d8 <__aeabi_dmul>
 80057b2:	2200      	movs	r2, #0
 80057b4:	4b61      	ldr	r3, [pc, #388]	; (800593c <_dtoa_r+0x5a4>)
 80057b6:	f7fa fcd9 	bl	800016c <__adddf3>
 80057ba:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80057be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80057c2:	9611      	str	r6, [sp, #68]	; 0x44
 80057c4:	2c00      	cmp	r4, #0
 80057c6:	d15d      	bne.n	8005884 <_dtoa_r+0x4ec>
 80057c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057cc:	2200      	movs	r2, #0
 80057ce:	4b5c      	ldr	r3, [pc, #368]	; (8005940 <_dtoa_r+0x5a8>)
 80057d0:	f7fa fcca 	bl	8000168 <__aeabi_dsub>
 80057d4:	4602      	mov	r2, r0
 80057d6:	460b      	mov	r3, r1
 80057d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80057dc:	4633      	mov	r3, r6
 80057de:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80057e0:	f7fb f90a 	bl	80009f8 <__aeabi_dcmpgt>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	f040 8295 	bne.w	8005d14 <_dtoa_r+0x97c>
 80057ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80057f0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80057f4:	f7fb f8e2 	bl	80009bc <__aeabi_dcmplt>
 80057f8:	2800      	cmp	r0, #0
 80057fa:	f040 8289 	bne.w	8005d10 <_dtoa_r+0x978>
 80057fe:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005802:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005806:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005808:	2b00      	cmp	r3, #0
 800580a:	f2c0 8151 	blt.w	8005ab0 <_dtoa_r+0x718>
 800580e:	f1bb 0f0e 	cmp.w	fp, #14
 8005812:	f300 814d 	bgt.w	8005ab0 <_dtoa_r+0x718>
 8005816:	4b45      	ldr	r3, [pc, #276]	; (800592c <_dtoa_r+0x594>)
 8005818:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800581c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005820:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005824:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005826:	2b00      	cmp	r3, #0
 8005828:	f280 80da 	bge.w	80059e0 <_dtoa_r+0x648>
 800582c:	9b08      	ldr	r3, [sp, #32]
 800582e:	2b00      	cmp	r3, #0
 8005830:	f300 80d6 	bgt.w	80059e0 <_dtoa_r+0x648>
 8005834:	f040 826b 	bne.w	8005d0e <_dtoa_r+0x976>
 8005838:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800583c:	2200      	movs	r2, #0
 800583e:	4b40      	ldr	r3, [pc, #256]	; (8005940 <_dtoa_r+0x5a8>)
 8005840:	f7fa fe4a 	bl	80004d8 <__aeabi_dmul>
 8005844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005848:	f7fb f8cc 	bl	80009e4 <__aeabi_dcmpge>
 800584c:	9c08      	ldr	r4, [sp, #32]
 800584e:	4626      	mov	r6, r4
 8005850:	2800      	cmp	r0, #0
 8005852:	f040 8241 	bne.w	8005cd8 <_dtoa_r+0x940>
 8005856:	2331      	movs	r3, #49	; 0x31
 8005858:	9f03      	ldr	r7, [sp, #12]
 800585a:	f10b 0b01 	add.w	fp, fp, #1
 800585e:	f807 3b01 	strb.w	r3, [r7], #1
 8005862:	e23d      	b.n	8005ce0 <_dtoa_r+0x948>
 8005864:	07e2      	lsls	r2, r4, #31
 8005866:	d505      	bpl.n	8005874 <_dtoa_r+0x4dc>
 8005868:	e9d6 2300 	ldrd	r2, r3, [r6]
 800586c:	f7fa fe34 	bl	80004d8 <__aeabi_dmul>
 8005870:	2301      	movs	r3, #1
 8005872:	3701      	adds	r7, #1
 8005874:	1064      	asrs	r4, r4, #1
 8005876:	3608      	adds	r6, #8
 8005878:	e76d      	b.n	8005756 <_dtoa_r+0x3be>
 800587a:	2702      	movs	r7, #2
 800587c:	e770      	b.n	8005760 <_dtoa_r+0x3c8>
 800587e:	46d8      	mov	r8, fp
 8005880:	9c08      	ldr	r4, [sp, #32]
 8005882:	e78f      	b.n	80057a4 <_dtoa_r+0x40c>
 8005884:	9903      	ldr	r1, [sp, #12]
 8005886:	4b29      	ldr	r3, [pc, #164]	; (800592c <_dtoa_r+0x594>)
 8005888:	4421      	add	r1, r4
 800588a:	9112      	str	r1, [sp, #72]	; 0x48
 800588c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800588e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005892:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005896:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800589a:	2900      	cmp	r1, #0
 800589c:	d054      	beq.n	8005948 <_dtoa_r+0x5b0>
 800589e:	2000      	movs	r0, #0
 80058a0:	4928      	ldr	r1, [pc, #160]	; (8005944 <_dtoa_r+0x5ac>)
 80058a2:	f7fa ff43 	bl	800072c <__aeabi_ddiv>
 80058a6:	463b      	mov	r3, r7
 80058a8:	4632      	mov	r2, r6
 80058aa:	f7fa fc5d 	bl	8000168 <__aeabi_dsub>
 80058ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80058b2:	9f03      	ldr	r7, [sp, #12]
 80058b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058b8:	f7fb f8be 	bl	8000a38 <__aeabi_d2iz>
 80058bc:	4604      	mov	r4, r0
 80058be:	f7fa fda1 	bl	8000404 <__aeabi_i2d>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058ca:	f7fa fc4d 	bl	8000168 <__aeabi_dsub>
 80058ce:	4602      	mov	r2, r0
 80058d0:	460b      	mov	r3, r1
 80058d2:	3430      	adds	r4, #48	; 0x30
 80058d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80058d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058dc:	f807 4b01 	strb.w	r4, [r7], #1
 80058e0:	f7fb f86c 	bl	80009bc <__aeabi_dcmplt>
 80058e4:	2800      	cmp	r0, #0
 80058e6:	d173      	bne.n	80059d0 <_dtoa_r+0x638>
 80058e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058ec:	2000      	movs	r0, #0
 80058ee:	4911      	ldr	r1, [pc, #68]	; (8005934 <_dtoa_r+0x59c>)
 80058f0:	f7fa fc3a 	bl	8000168 <__aeabi_dsub>
 80058f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058f8:	f7fb f860 	bl	80009bc <__aeabi_dcmplt>
 80058fc:	2800      	cmp	r0, #0
 80058fe:	f040 80b6 	bne.w	8005a6e <_dtoa_r+0x6d6>
 8005902:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005904:	429f      	cmp	r7, r3
 8005906:	f43f af7a 	beq.w	80057fe <_dtoa_r+0x466>
 800590a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800590e:	2200      	movs	r2, #0
 8005910:	4b09      	ldr	r3, [pc, #36]	; (8005938 <_dtoa_r+0x5a0>)
 8005912:	f7fa fde1 	bl	80004d8 <__aeabi_dmul>
 8005916:	2200      	movs	r2, #0
 8005918:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800591c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005920:	4b05      	ldr	r3, [pc, #20]	; (8005938 <_dtoa_r+0x5a0>)
 8005922:	f7fa fdd9 	bl	80004d8 <__aeabi_dmul>
 8005926:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800592a:	e7c3      	b.n	80058b4 <_dtoa_r+0x51c>
 800592c:	08007188 	.word	0x08007188
 8005930:	08007160 	.word	0x08007160
 8005934:	3ff00000 	.word	0x3ff00000
 8005938:	40240000 	.word	0x40240000
 800593c:	401c0000 	.word	0x401c0000
 8005940:	40140000 	.word	0x40140000
 8005944:	3fe00000 	.word	0x3fe00000
 8005948:	4630      	mov	r0, r6
 800594a:	4639      	mov	r1, r7
 800594c:	f7fa fdc4 	bl	80004d8 <__aeabi_dmul>
 8005950:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005952:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005956:	9c03      	ldr	r4, [sp, #12]
 8005958:	9314      	str	r3, [sp, #80]	; 0x50
 800595a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800595e:	f7fb f86b 	bl	8000a38 <__aeabi_d2iz>
 8005962:	9015      	str	r0, [sp, #84]	; 0x54
 8005964:	f7fa fd4e 	bl	8000404 <__aeabi_i2d>
 8005968:	4602      	mov	r2, r0
 800596a:	460b      	mov	r3, r1
 800596c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005970:	f7fa fbfa 	bl	8000168 <__aeabi_dsub>
 8005974:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005976:	4606      	mov	r6, r0
 8005978:	3330      	adds	r3, #48	; 0x30
 800597a:	f804 3b01 	strb.w	r3, [r4], #1
 800597e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005980:	460f      	mov	r7, r1
 8005982:	429c      	cmp	r4, r3
 8005984:	f04f 0200 	mov.w	r2, #0
 8005988:	d124      	bne.n	80059d4 <_dtoa_r+0x63c>
 800598a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800598e:	4baf      	ldr	r3, [pc, #700]	; (8005c4c <_dtoa_r+0x8b4>)
 8005990:	f7fa fbec 	bl	800016c <__adddf3>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4630      	mov	r0, r6
 800599a:	4639      	mov	r1, r7
 800599c:	f7fb f82c 	bl	80009f8 <__aeabi_dcmpgt>
 80059a0:	2800      	cmp	r0, #0
 80059a2:	d163      	bne.n	8005a6c <_dtoa_r+0x6d4>
 80059a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80059a8:	2000      	movs	r0, #0
 80059aa:	49a8      	ldr	r1, [pc, #672]	; (8005c4c <_dtoa_r+0x8b4>)
 80059ac:	f7fa fbdc 	bl	8000168 <__aeabi_dsub>
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	4630      	mov	r0, r6
 80059b6:	4639      	mov	r1, r7
 80059b8:	f7fb f800 	bl	80009bc <__aeabi_dcmplt>
 80059bc:	2800      	cmp	r0, #0
 80059be:	f43f af1e 	beq.w	80057fe <_dtoa_r+0x466>
 80059c2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80059c4:	1e7b      	subs	r3, r7, #1
 80059c6:	9314      	str	r3, [sp, #80]	; 0x50
 80059c8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80059cc:	2b30      	cmp	r3, #48	; 0x30
 80059ce:	d0f8      	beq.n	80059c2 <_dtoa_r+0x62a>
 80059d0:	46c3      	mov	fp, r8
 80059d2:	e03b      	b.n	8005a4c <_dtoa_r+0x6b4>
 80059d4:	4b9e      	ldr	r3, [pc, #632]	; (8005c50 <_dtoa_r+0x8b8>)
 80059d6:	f7fa fd7f 	bl	80004d8 <__aeabi_dmul>
 80059da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059de:	e7bc      	b.n	800595a <_dtoa_r+0x5c2>
 80059e0:	9f03      	ldr	r7, [sp, #12]
 80059e2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80059e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059ea:	4640      	mov	r0, r8
 80059ec:	4649      	mov	r1, r9
 80059ee:	f7fa fe9d 	bl	800072c <__aeabi_ddiv>
 80059f2:	f7fb f821 	bl	8000a38 <__aeabi_d2iz>
 80059f6:	4604      	mov	r4, r0
 80059f8:	f7fa fd04 	bl	8000404 <__aeabi_i2d>
 80059fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a00:	f7fa fd6a 	bl	80004d8 <__aeabi_dmul>
 8005a04:	4602      	mov	r2, r0
 8005a06:	460b      	mov	r3, r1
 8005a08:	4640      	mov	r0, r8
 8005a0a:	4649      	mov	r1, r9
 8005a0c:	f7fa fbac 	bl	8000168 <__aeabi_dsub>
 8005a10:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005a14:	f807 6b01 	strb.w	r6, [r7], #1
 8005a18:	9e03      	ldr	r6, [sp, #12]
 8005a1a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005a1e:	1bbe      	subs	r6, r7, r6
 8005a20:	45b4      	cmp	ip, r6
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	d136      	bne.n	8005a96 <_dtoa_r+0x6fe>
 8005a28:	f7fa fba0 	bl	800016c <__adddf3>
 8005a2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a30:	4680      	mov	r8, r0
 8005a32:	4689      	mov	r9, r1
 8005a34:	f7fa ffe0 	bl	80009f8 <__aeabi_dcmpgt>
 8005a38:	bb58      	cbnz	r0, 8005a92 <_dtoa_r+0x6fa>
 8005a3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a3e:	4640      	mov	r0, r8
 8005a40:	4649      	mov	r1, r9
 8005a42:	f7fa ffb1 	bl	80009a8 <__aeabi_dcmpeq>
 8005a46:	b108      	cbz	r0, 8005a4c <_dtoa_r+0x6b4>
 8005a48:	07e3      	lsls	r3, r4, #31
 8005a4a:	d422      	bmi.n	8005a92 <_dtoa_r+0x6fa>
 8005a4c:	4651      	mov	r1, sl
 8005a4e:	4628      	mov	r0, r5
 8005a50:	f000 fbc2 	bl	80061d8 <_Bfree>
 8005a54:	2300      	movs	r3, #0
 8005a56:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005a58:	703b      	strb	r3, [r7, #0]
 8005a5a:	f10b 0301 	add.w	r3, fp, #1
 8005a5e:	6013      	str	r3, [r2, #0]
 8005a60:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f43f ace6 	beq.w	8005434 <_dtoa_r+0x9c>
 8005a68:	601f      	str	r7, [r3, #0]
 8005a6a:	e4e3      	b.n	8005434 <_dtoa_r+0x9c>
 8005a6c:	4627      	mov	r7, r4
 8005a6e:	463b      	mov	r3, r7
 8005a70:	461f      	mov	r7, r3
 8005a72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a76:	2a39      	cmp	r2, #57	; 0x39
 8005a78:	d107      	bne.n	8005a8a <_dtoa_r+0x6f2>
 8005a7a:	9a03      	ldr	r2, [sp, #12]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d1f7      	bne.n	8005a70 <_dtoa_r+0x6d8>
 8005a80:	2230      	movs	r2, #48	; 0x30
 8005a82:	9903      	ldr	r1, [sp, #12]
 8005a84:	f108 0801 	add.w	r8, r8, #1
 8005a88:	700a      	strb	r2, [r1, #0]
 8005a8a:	781a      	ldrb	r2, [r3, #0]
 8005a8c:	3201      	adds	r2, #1
 8005a8e:	701a      	strb	r2, [r3, #0]
 8005a90:	e79e      	b.n	80059d0 <_dtoa_r+0x638>
 8005a92:	46d8      	mov	r8, fp
 8005a94:	e7eb      	b.n	8005a6e <_dtoa_r+0x6d6>
 8005a96:	2200      	movs	r2, #0
 8005a98:	4b6d      	ldr	r3, [pc, #436]	; (8005c50 <_dtoa_r+0x8b8>)
 8005a9a:	f7fa fd1d 	bl	80004d8 <__aeabi_dmul>
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	4680      	mov	r8, r0
 8005aa4:	4689      	mov	r9, r1
 8005aa6:	f7fa ff7f 	bl	80009a8 <__aeabi_dcmpeq>
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	d09b      	beq.n	80059e6 <_dtoa_r+0x64e>
 8005aae:	e7cd      	b.n	8005a4c <_dtoa_r+0x6b4>
 8005ab0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ab2:	2a00      	cmp	r2, #0
 8005ab4:	f000 80c4 	beq.w	8005c40 <_dtoa_r+0x8a8>
 8005ab8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005aba:	2a01      	cmp	r2, #1
 8005abc:	f300 80a8 	bgt.w	8005c10 <_dtoa_r+0x878>
 8005ac0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ac2:	2a00      	cmp	r2, #0
 8005ac4:	f000 80a0 	beq.w	8005c08 <_dtoa_r+0x870>
 8005ac8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005acc:	464f      	mov	r7, r9
 8005ace:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005ad0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ad2:	2101      	movs	r1, #1
 8005ad4:	441a      	add	r2, r3
 8005ad6:	4628      	mov	r0, r5
 8005ad8:	4499      	add	r9, r3
 8005ada:	9209      	str	r2, [sp, #36]	; 0x24
 8005adc:	f000 fc32 	bl	8006344 <__i2b>
 8005ae0:	4606      	mov	r6, r0
 8005ae2:	b15f      	cbz	r7, 8005afc <_dtoa_r+0x764>
 8005ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	dd08      	ble.n	8005afc <_dtoa_r+0x764>
 8005aea:	42bb      	cmp	r3, r7
 8005aec:	bfa8      	it	ge
 8005aee:	463b      	movge	r3, r7
 8005af0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005af2:	eba9 0903 	sub.w	r9, r9, r3
 8005af6:	1aff      	subs	r7, r7, r3
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	9309      	str	r3, [sp, #36]	; 0x24
 8005afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005afe:	b1f3      	cbz	r3, 8005b3e <_dtoa_r+0x7a6>
 8005b00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 80a0 	beq.w	8005c48 <_dtoa_r+0x8b0>
 8005b08:	2c00      	cmp	r4, #0
 8005b0a:	dd10      	ble.n	8005b2e <_dtoa_r+0x796>
 8005b0c:	4631      	mov	r1, r6
 8005b0e:	4622      	mov	r2, r4
 8005b10:	4628      	mov	r0, r5
 8005b12:	f000 fcd5 	bl	80064c0 <__pow5mult>
 8005b16:	4652      	mov	r2, sl
 8005b18:	4601      	mov	r1, r0
 8005b1a:	4606      	mov	r6, r0
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	f000 fc27 	bl	8006370 <__multiply>
 8005b22:	4680      	mov	r8, r0
 8005b24:	4651      	mov	r1, sl
 8005b26:	4628      	mov	r0, r5
 8005b28:	f000 fb56 	bl	80061d8 <_Bfree>
 8005b2c:	46c2      	mov	sl, r8
 8005b2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b30:	1b1a      	subs	r2, r3, r4
 8005b32:	d004      	beq.n	8005b3e <_dtoa_r+0x7a6>
 8005b34:	4651      	mov	r1, sl
 8005b36:	4628      	mov	r0, r5
 8005b38:	f000 fcc2 	bl	80064c0 <__pow5mult>
 8005b3c:	4682      	mov	sl, r0
 8005b3e:	2101      	movs	r1, #1
 8005b40:	4628      	mov	r0, r5
 8005b42:	f000 fbff 	bl	8006344 <__i2b>
 8005b46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b48:	4604      	mov	r4, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f340 8082 	ble.w	8005c54 <_dtoa_r+0x8bc>
 8005b50:	461a      	mov	r2, r3
 8005b52:	4601      	mov	r1, r0
 8005b54:	4628      	mov	r0, r5
 8005b56:	f000 fcb3 	bl	80064c0 <__pow5mult>
 8005b5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b5c:	4604      	mov	r4, r0
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	dd7b      	ble.n	8005c5a <_dtoa_r+0x8c2>
 8005b62:	f04f 0800 	mov.w	r8, #0
 8005b66:	6923      	ldr	r3, [r4, #16]
 8005b68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b6c:	6918      	ldr	r0, [r3, #16]
 8005b6e:	f000 fb9b 	bl	80062a8 <__hi0bits>
 8005b72:	f1c0 0020 	rsb	r0, r0, #32
 8005b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b78:	4418      	add	r0, r3
 8005b7a:	f010 001f 	ands.w	r0, r0, #31
 8005b7e:	f000 8092 	beq.w	8005ca6 <_dtoa_r+0x90e>
 8005b82:	f1c0 0320 	rsb	r3, r0, #32
 8005b86:	2b04      	cmp	r3, #4
 8005b88:	f340 8085 	ble.w	8005c96 <_dtoa_r+0x8fe>
 8005b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b8e:	f1c0 001c 	rsb	r0, r0, #28
 8005b92:	4403      	add	r3, r0
 8005b94:	4481      	add	r9, r0
 8005b96:	4407      	add	r7, r0
 8005b98:	9309      	str	r3, [sp, #36]	; 0x24
 8005b9a:	f1b9 0f00 	cmp.w	r9, #0
 8005b9e:	dd05      	ble.n	8005bac <_dtoa_r+0x814>
 8005ba0:	4651      	mov	r1, sl
 8005ba2:	464a      	mov	r2, r9
 8005ba4:	4628      	mov	r0, r5
 8005ba6:	f000 fce5 	bl	8006574 <__lshift>
 8005baa:	4682      	mov	sl, r0
 8005bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	dd05      	ble.n	8005bbe <_dtoa_r+0x826>
 8005bb2:	4621      	mov	r1, r4
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f000 fcdc 	bl	8006574 <__lshift>
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d072      	beq.n	8005caa <_dtoa_r+0x912>
 8005bc4:	4621      	mov	r1, r4
 8005bc6:	4650      	mov	r0, sl
 8005bc8:	f000 fd40 	bl	800664c <__mcmp>
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	da6c      	bge.n	8005caa <_dtoa_r+0x912>
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	4651      	mov	r1, sl
 8005bd4:	220a      	movs	r2, #10
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	f000 fb20 	bl	800621c <__multadd>
 8005bdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bde:	4682      	mov	sl, r0
 8005be0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 81ac 	beq.w	8005f42 <_dtoa_r+0xbaa>
 8005bea:	2300      	movs	r3, #0
 8005bec:	4631      	mov	r1, r6
 8005bee:	220a      	movs	r2, #10
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	f000 fb13 	bl	800621c <__multadd>
 8005bf6:	9b06      	ldr	r3, [sp, #24]
 8005bf8:	4606      	mov	r6, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f300 8093 	bgt.w	8005d26 <_dtoa_r+0x98e>
 8005c00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c02:	2b02      	cmp	r3, #2
 8005c04:	dc59      	bgt.n	8005cba <_dtoa_r+0x922>
 8005c06:	e08e      	b.n	8005d26 <_dtoa_r+0x98e>
 8005c08:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c0a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005c0e:	e75d      	b.n	8005acc <_dtoa_r+0x734>
 8005c10:	9b08      	ldr	r3, [sp, #32]
 8005c12:	1e5c      	subs	r4, r3, #1
 8005c14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c16:	42a3      	cmp	r3, r4
 8005c18:	bfbf      	itttt	lt
 8005c1a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005c1c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8005c1e:	1ae3      	sublt	r3, r4, r3
 8005c20:	18d2      	addlt	r2, r2, r3
 8005c22:	bfa8      	it	ge
 8005c24:	1b1c      	subge	r4, r3, r4
 8005c26:	9b08      	ldr	r3, [sp, #32]
 8005c28:	bfbe      	ittt	lt
 8005c2a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005c2c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8005c2e:	2400      	movlt	r4, #0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	bfb5      	itete	lt
 8005c34:	eba9 0703 	sublt.w	r7, r9, r3
 8005c38:	464f      	movge	r7, r9
 8005c3a:	2300      	movlt	r3, #0
 8005c3c:	9b08      	ldrge	r3, [sp, #32]
 8005c3e:	e747      	b.n	8005ad0 <_dtoa_r+0x738>
 8005c40:	464f      	mov	r7, r9
 8005c42:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005c44:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005c46:	e74c      	b.n	8005ae2 <_dtoa_r+0x74a>
 8005c48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c4a:	e773      	b.n	8005b34 <_dtoa_r+0x79c>
 8005c4c:	3fe00000 	.word	0x3fe00000
 8005c50:	40240000 	.word	0x40240000
 8005c54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	dc18      	bgt.n	8005c8c <_dtoa_r+0x8f4>
 8005c5a:	9b04      	ldr	r3, [sp, #16]
 8005c5c:	b9b3      	cbnz	r3, 8005c8c <_dtoa_r+0x8f4>
 8005c5e:	9b05      	ldr	r3, [sp, #20]
 8005c60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c64:	b993      	cbnz	r3, 8005c8c <_dtoa_r+0x8f4>
 8005c66:	9b05      	ldr	r3, [sp, #20]
 8005c68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c6c:	0d1b      	lsrs	r3, r3, #20
 8005c6e:	051b      	lsls	r3, r3, #20
 8005c70:	b17b      	cbz	r3, 8005c92 <_dtoa_r+0x8fa>
 8005c72:	f04f 0801 	mov.w	r8, #1
 8005c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c78:	f109 0901 	add.w	r9, r9, #1
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8005c80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f47f af6f 	bne.w	8005b66 <_dtoa_r+0x7ce>
 8005c88:	2001      	movs	r0, #1
 8005c8a:	e774      	b.n	8005b76 <_dtoa_r+0x7de>
 8005c8c:	f04f 0800 	mov.w	r8, #0
 8005c90:	e7f6      	b.n	8005c80 <_dtoa_r+0x8e8>
 8005c92:	4698      	mov	r8, r3
 8005c94:	e7f4      	b.n	8005c80 <_dtoa_r+0x8e8>
 8005c96:	d080      	beq.n	8005b9a <_dtoa_r+0x802>
 8005c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c9a:	331c      	adds	r3, #28
 8005c9c:	441a      	add	r2, r3
 8005c9e:	4499      	add	r9, r3
 8005ca0:	441f      	add	r7, r3
 8005ca2:	9209      	str	r2, [sp, #36]	; 0x24
 8005ca4:	e779      	b.n	8005b9a <_dtoa_r+0x802>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	e7f6      	b.n	8005c98 <_dtoa_r+0x900>
 8005caa:	9b08      	ldr	r3, [sp, #32]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	dc34      	bgt.n	8005d1a <_dtoa_r+0x982>
 8005cb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	dd31      	ble.n	8005d1a <_dtoa_r+0x982>
 8005cb6:	9b08      	ldr	r3, [sp, #32]
 8005cb8:	9306      	str	r3, [sp, #24]
 8005cba:	9b06      	ldr	r3, [sp, #24]
 8005cbc:	b963      	cbnz	r3, 8005cd8 <_dtoa_r+0x940>
 8005cbe:	4621      	mov	r1, r4
 8005cc0:	2205      	movs	r2, #5
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	f000 faaa 	bl	800621c <__multadd>
 8005cc8:	4601      	mov	r1, r0
 8005cca:	4604      	mov	r4, r0
 8005ccc:	4650      	mov	r0, sl
 8005cce:	f000 fcbd 	bl	800664c <__mcmp>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	f73f adbf 	bgt.w	8005856 <_dtoa_r+0x4be>
 8005cd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005cda:	9f03      	ldr	r7, [sp, #12]
 8005cdc:	ea6f 0b03 	mvn.w	fp, r3
 8005ce0:	f04f 0800 	mov.w	r8, #0
 8005ce4:	4621      	mov	r1, r4
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	f000 fa76 	bl	80061d8 <_Bfree>
 8005cec:	2e00      	cmp	r6, #0
 8005cee:	f43f aead 	beq.w	8005a4c <_dtoa_r+0x6b4>
 8005cf2:	f1b8 0f00 	cmp.w	r8, #0
 8005cf6:	d005      	beq.n	8005d04 <_dtoa_r+0x96c>
 8005cf8:	45b0      	cmp	r8, r6
 8005cfa:	d003      	beq.n	8005d04 <_dtoa_r+0x96c>
 8005cfc:	4641      	mov	r1, r8
 8005cfe:	4628      	mov	r0, r5
 8005d00:	f000 fa6a 	bl	80061d8 <_Bfree>
 8005d04:	4631      	mov	r1, r6
 8005d06:	4628      	mov	r0, r5
 8005d08:	f000 fa66 	bl	80061d8 <_Bfree>
 8005d0c:	e69e      	b.n	8005a4c <_dtoa_r+0x6b4>
 8005d0e:	2400      	movs	r4, #0
 8005d10:	4626      	mov	r6, r4
 8005d12:	e7e1      	b.n	8005cd8 <_dtoa_r+0x940>
 8005d14:	46c3      	mov	fp, r8
 8005d16:	4626      	mov	r6, r4
 8005d18:	e59d      	b.n	8005856 <_dtoa_r+0x4be>
 8005d1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 80c8 	beq.w	8005eb2 <_dtoa_r+0xb1a>
 8005d22:	9b08      	ldr	r3, [sp, #32]
 8005d24:	9306      	str	r3, [sp, #24]
 8005d26:	2f00      	cmp	r7, #0
 8005d28:	dd05      	ble.n	8005d36 <_dtoa_r+0x99e>
 8005d2a:	4631      	mov	r1, r6
 8005d2c:	463a      	mov	r2, r7
 8005d2e:	4628      	mov	r0, r5
 8005d30:	f000 fc20 	bl	8006574 <__lshift>
 8005d34:	4606      	mov	r6, r0
 8005d36:	f1b8 0f00 	cmp.w	r8, #0
 8005d3a:	d05b      	beq.n	8005df4 <_dtoa_r+0xa5c>
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	6871      	ldr	r1, [r6, #4]
 8005d40:	f000 fa0a 	bl	8006158 <_Balloc>
 8005d44:	4607      	mov	r7, r0
 8005d46:	b928      	cbnz	r0, 8005d54 <_dtoa_r+0x9bc>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005d4e:	4b81      	ldr	r3, [pc, #516]	; (8005f54 <_dtoa_r+0xbbc>)
 8005d50:	f7ff bb36 	b.w	80053c0 <_dtoa_r+0x28>
 8005d54:	6932      	ldr	r2, [r6, #16]
 8005d56:	f106 010c 	add.w	r1, r6, #12
 8005d5a:	3202      	adds	r2, #2
 8005d5c:	0092      	lsls	r2, r2, #2
 8005d5e:	300c      	adds	r0, #12
 8005d60:	f000 fe2c 	bl	80069bc <memcpy>
 8005d64:	2201      	movs	r2, #1
 8005d66:	4639      	mov	r1, r7
 8005d68:	4628      	mov	r0, r5
 8005d6a:	f000 fc03 	bl	8006574 <__lshift>
 8005d6e:	46b0      	mov	r8, r6
 8005d70:	4606      	mov	r6, r0
 8005d72:	9b03      	ldr	r3, [sp, #12]
 8005d74:	9a03      	ldr	r2, [sp, #12]
 8005d76:	3301      	adds	r3, #1
 8005d78:	9308      	str	r3, [sp, #32]
 8005d7a:	9b06      	ldr	r3, [sp, #24]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d80:	9b04      	ldr	r3, [sp, #16]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	930a      	str	r3, [sp, #40]	; 0x28
 8005d88:	9b08      	ldr	r3, [sp, #32]
 8005d8a:	4621      	mov	r1, r4
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	4650      	mov	r0, sl
 8005d90:	9304      	str	r3, [sp, #16]
 8005d92:	f7ff fa78 	bl	8005286 <quorem>
 8005d96:	4641      	mov	r1, r8
 8005d98:	9006      	str	r0, [sp, #24]
 8005d9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005d9e:	4650      	mov	r0, sl
 8005da0:	f000 fc54 	bl	800664c <__mcmp>
 8005da4:	4632      	mov	r2, r6
 8005da6:	9009      	str	r0, [sp, #36]	; 0x24
 8005da8:	4621      	mov	r1, r4
 8005daa:	4628      	mov	r0, r5
 8005dac:	f000 fc6a 	bl	8006684 <__mdiff>
 8005db0:	68c2      	ldr	r2, [r0, #12]
 8005db2:	4607      	mov	r7, r0
 8005db4:	bb02      	cbnz	r2, 8005df8 <_dtoa_r+0xa60>
 8005db6:	4601      	mov	r1, r0
 8005db8:	4650      	mov	r0, sl
 8005dba:	f000 fc47 	bl	800664c <__mcmp>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	4639      	mov	r1, r7
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	920c      	str	r2, [sp, #48]	; 0x30
 8005dc6:	f000 fa07 	bl	80061d8 <_Bfree>
 8005dca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005dcc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005dce:	9f08      	ldr	r7, [sp, #32]
 8005dd0:	ea43 0102 	orr.w	r1, r3, r2
 8005dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dd6:	4319      	orrs	r1, r3
 8005dd8:	d110      	bne.n	8005dfc <_dtoa_r+0xa64>
 8005dda:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005dde:	d029      	beq.n	8005e34 <_dtoa_r+0xa9c>
 8005de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	dd02      	ble.n	8005dec <_dtoa_r+0xa54>
 8005de6:	9b06      	ldr	r3, [sp, #24]
 8005de8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005dec:	9b04      	ldr	r3, [sp, #16]
 8005dee:	f883 9000 	strb.w	r9, [r3]
 8005df2:	e777      	b.n	8005ce4 <_dtoa_r+0x94c>
 8005df4:	4630      	mov	r0, r6
 8005df6:	e7ba      	b.n	8005d6e <_dtoa_r+0x9d6>
 8005df8:	2201      	movs	r2, #1
 8005dfa:	e7e1      	b.n	8005dc0 <_dtoa_r+0xa28>
 8005dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	db04      	blt.n	8005e0c <_dtoa_r+0xa74>
 8005e02:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005e04:	430b      	orrs	r3, r1
 8005e06:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e08:	430b      	orrs	r3, r1
 8005e0a:	d120      	bne.n	8005e4e <_dtoa_r+0xab6>
 8005e0c:	2a00      	cmp	r2, #0
 8005e0e:	dded      	ble.n	8005dec <_dtoa_r+0xa54>
 8005e10:	4651      	mov	r1, sl
 8005e12:	2201      	movs	r2, #1
 8005e14:	4628      	mov	r0, r5
 8005e16:	f000 fbad 	bl	8006574 <__lshift>
 8005e1a:	4621      	mov	r1, r4
 8005e1c:	4682      	mov	sl, r0
 8005e1e:	f000 fc15 	bl	800664c <__mcmp>
 8005e22:	2800      	cmp	r0, #0
 8005e24:	dc03      	bgt.n	8005e2e <_dtoa_r+0xa96>
 8005e26:	d1e1      	bne.n	8005dec <_dtoa_r+0xa54>
 8005e28:	f019 0f01 	tst.w	r9, #1
 8005e2c:	d0de      	beq.n	8005dec <_dtoa_r+0xa54>
 8005e2e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005e32:	d1d8      	bne.n	8005de6 <_dtoa_r+0xa4e>
 8005e34:	2339      	movs	r3, #57	; 0x39
 8005e36:	9a04      	ldr	r2, [sp, #16]
 8005e38:	7013      	strb	r3, [r2, #0]
 8005e3a:	463b      	mov	r3, r7
 8005e3c:	461f      	mov	r7, r3
 8005e3e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005e42:	3b01      	subs	r3, #1
 8005e44:	2a39      	cmp	r2, #57	; 0x39
 8005e46:	d06b      	beq.n	8005f20 <_dtoa_r+0xb88>
 8005e48:	3201      	adds	r2, #1
 8005e4a:	701a      	strb	r2, [r3, #0]
 8005e4c:	e74a      	b.n	8005ce4 <_dtoa_r+0x94c>
 8005e4e:	2a00      	cmp	r2, #0
 8005e50:	dd07      	ble.n	8005e62 <_dtoa_r+0xaca>
 8005e52:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005e56:	d0ed      	beq.n	8005e34 <_dtoa_r+0xa9c>
 8005e58:	9a04      	ldr	r2, [sp, #16]
 8005e5a:	f109 0301 	add.w	r3, r9, #1
 8005e5e:	7013      	strb	r3, [r2, #0]
 8005e60:	e740      	b.n	8005ce4 <_dtoa_r+0x94c>
 8005e62:	9b08      	ldr	r3, [sp, #32]
 8005e64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e66:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d042      	beq.n	8005ef4 <_dtoa_r+0xb5c>
 8005e6e:	4651      	mov	r1, sl
 8005e70:	2300      	movs	r3, #0
 8005e72:	220a      	movs	r2, #10
 8005e74:	4628      	mov	r0, r5
 8005e76:	f000 f9d1 	bl	800621c <__multadd>
 8005e7a:	45b0      	cmp	r8, r6
 8005e7c:	4682      	mov	sl, r0
 8005e7e:	f04f 0300 	mov.w	r3, #0
 8005e82:	f04f 020a 	mov.w	r2, #10
 8005e86:	4641      	mov	r1, r8
 8005e88:	4628      	mov	r0, r5
 8005e8a:	d107      	bne.n	8005e9c <_dtoa_r+0xb04>
 8005e8c:	f000 f9c6 	bl	800621c <__multadd>
 8005e90:	4680      	mov	r8, r0
 8005e92:	4606      	mov	r6, r0
 8005e94:	9b08      	ldr	r3, [sp, #32]
 8005e96:	3301      	adds	r3, #1
 8005e98:	9308      	str	r3, [sp, #32]
 8005e9a:	e775      	b.n	8005d88 <_dtoa_r+0x9f0>
 8005e9c:	f000 f9be 	bl	800621c <__multadd>
 8005ea0:	4631      	mov	r1, r6
 8005ea2:	4680      	mov	r8, r0
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	220a      	movs	r2, #10
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	f000 f9b7 	bl	800621c <__multadd>
 8005eae:	4606      	mov	r6, r0
 8005eb0:	e7f0      	b.n	8005e94 <_dtoa_r+0xafc>
 8005eb2:	9b08      	ldr	r3, [sp, #32]
 8005eb4:	9306      	str	r3, [sp, #24]
 8005eb6:	9f03      	ldr	r7, [sp, #12]
 8005eb8:	4621      	mov	r1, r4
 8005eba:	4650      	mov	r0, sl
 8005ebc:	f7ff f9e3 	bl	8005286 <quorem>
 8005ec0:	9b03      	ldr	r3, [sp, #12]
 8005ec2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005ec6:	f807 9b01 	strb.w	r9, [r7], #1
 8005eca:	1afa      	subs	r2, r7, r3
 8005ecc:	9b06      	ldr	r3, [sp, #24]
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	dd07      	ble.n	8005ee2 <_dtoa_r+0xb4a>
 8005ed2:	4651      	mov	r1, sl
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	220a      	movs	r2, #10
 8005ed8:	4628      	mov	r0, r5
 8005eda:	f000 f99f 	bl	800621c <__multadd>
 8005ede:	4682      	mov	sl, r0
 8005ee0:	e7ea      	b.n	8005eb8 <_dtoa_r+0xb20>
 8005ee2:	9b06      	ldr	r3, [sp, #24]
 8005ee4:	f04f 0800 	mov.w	r8, #0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	bfcc      	ite	gt
 8005eec:	461f      	movgt	r7, r3
 8005eee:	2701      	movle	r7, #1
 8005ef0:	9b03      	ldr	r3, [sp, #12]
 8005ef2:	441f      	add	r7, r3
 8005ef4:	4651      	mov	r1, sl
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f000 fb3b 	bl	8006574 <__lshift>
 8005efe:	4621      	mov	r1, r4
 8005f00:	4682      	mov	sl, r0
 8005f02:	f000 fba3 	bl	800664c <__mcmp>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	dc97      	bgt.n	8005e3a <_dtoa_r+0xaa2>
 8005f0a:	d102      	bne.n	8005f12 <_dtoa_r+0xb7a>
 8005f0c:	f019 0f01 	tst.w	r9, #1
 8005f10:	d193      	bne.n	8005e3a <_dtoa_r+0xaa2>
 8005f12:	463b      	mov	r3, r7
 8005f14:	461f      	mov	r7, r3
 8005f16:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f1a:	2a30      	cmp	r2, #48	; 0x30
 8005f1c:	d0fa      	beq.n	8005f14 <_dtoa_r+0xb7c>
 8005f1e:	e6e1      	b.n	8005ce4 <_dtoa_r+0x94c>
 8005f20:	9a03      	ldr	r2, [sp, #12]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d18a      	bne.n	8005e3c <_dtoa_r+0xaa4>
 8005f26:	2331      	movs	r3, #49	; 0x31
 8005f28:	f10b 0b01 	add.w	fp, fp, #1
 8005f2c:	e797      	b.n	8005e5e <_dtoa_r+0xac6>
 8005f2e:	4b0a      	ldr	r3, [pc, #40]	; (8005f58 <_dtoa_r+0xbc0>)
 8005f30:	f7ff ba9f 	b.w	8005472 <_dtoa_r+0xda>
 8005f34:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f47f aa77 	bne.w	800542a <_dtoa_r+0x92>
 8005f3c:	4b07      	ldr	r3, [pc, #28]	; (8005f5c <_dtoa_r+0xbc4>)
 8005f3e:	f7ff ba98 	b.w	8005472 <_dtoa_r+0xda>
 8005f42:	9b06      	ldr	r3, [sp, #24]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	dcb6      	bgt.n	8005eb6 <_dtoa_r+0xb1e>
 8005f48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	f73f aeb5 	bgt.w	8005cba <_dtoa_r+0x922>
 8005f50:	e7b1      	b.n	8005eb6 <_dtoa_r+0xb1e>
 8005f52:	bf00      	nop
 8005f54:	080070f6 	.word	0x080070f6
 8005f58:	08007056 	.word	0x08007056
 8005f5c:	0800707a 	.word	0x0800707a

08005f60 <_free_r>:
 8005f60:	b538      	push	{r3, r4, r5, lr}
 8005f62:	4605      	mov	r5, r0
 8005f64:	2900      	cmp	r1, #0
 8005f66:	d040      	beq.n	8005fea <_free_r+0x8a>
 8005f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f6c:	1f0c      	subs	r4, r1, #4
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	bfb8      	it	lt
 8005f72:	18e4      	addlt	r4, r4, r3
 8005f74:	f000 f8e4 	bl	8006140 <__malloc_lock>
 8005f78:	4a1c      	ldr	r2, [pc, #112]	; (8005fec <_free_r+0x8c>)
 8005f7a:	6813      	ldr	r3, [r2, #0]
 8005f7c:	b933      	cbnz	r3, 8005f8c <_free_r+0x2c>
 8005f7e:	6063      	str	r3, [r4, #4]
 8005f80:	6014      	str	r4, [r2, #0]
 8005f82:	4628      	mov	r0, r5
 8005f84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f88:	f000 b8e0 	b.w	800614c <__malloc_unlock>
 8005f8c:	42a3      	cmp	r3, r4
 8005f8e:	d908      	bls.n	8005fa2 <_free_r+0x42>
 8005f90:	6820      	ldr	r0, [r4, #0]
 8005f92:	1821      	adds	r1, r4, r0
 8005f94:	428b      	cmp	r3, r1
 8005f96:	bf01      	itttt	eq
 8005f98:	6819      	ldreq	r1, [r3, #0]
 8005f9a:	685b      	ldreq	r3, [r3, #4]
 8005f9c:	1809      	addeq	r1, r1, r0
 8005f9e:	6021      	streq	r1, [r4, #0]
 8005fa0:	e7ed      	b.n	8005f7e <_free_r+0x1e>
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	b10b      	cbz	r3, 8005fac <_free_r+0x4c>
 8005fa8:	42a3      	cmp	r3, r4
 8005faa:	d9fa      	bls.n	8005fa2 <_free_r+0x42>
 8005fac:	6811      	ldr	r1, [r2, #0]
 8005fae:	1850      	adds	r0, r2, r1
 8005fb0:	42a0      	cmp	r0, r4
 8005fb2:	d10b      	bne.n	8005fcc <_free_r+0x6c>
 8005fb4:	6820      	ldr	r0, [r4, #0]
 8005fb6:	4401      	add	r1, r0
 8005fb8:	1850      	adds	r0, r2, r1
 8005fba:	4283      	cmp	r3, r0
 8005fbc:	6011      	str	r1, [r2, #0]
 8005fbe:	d1e0      	bne.n	8005f82 <_free_r+0x22>
 8005fc0:	6818      	ldr	r0, [r3, #0]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	4408      	add	r0, r1
 8005fc6:	6010      	str	r0, [r2, #0]
 8005fc8:	6053      	str	r3, [r2, #4]
 8005fca:	e7da      	b.n	8005f82 <_free_r+0x22>
 8005fcc:	d902      	bls.n	8005fd4 <_free_r+0x74>
 8005fce:	230c      	movs	r3, #12
 8005fd0:	602b      	str	r3, [r5, #0]
 8005fd2:	e7d6      	b.n	8005f82 <_free_r+0x22>
 8005fd4:	6820      	ldr	r0, [r4, #0]
 8005fd6:	1821      	adds	r1, r4, r0
 8005fd8:	428b      	cmp	r3, r1
 8005fda:	bf01      	itttt	eq
 8005fdc:	6819      	ldreq	r1, [r3, #0]
 8005fde:	685b      	ldreq	r3, [r3, #4]
 8005fe0:	1809      	addeq	r1, r1, r0
 8005fe2:	6021      	streq	r1, [r4, #0]
 8005fe4:	6063      	str	r3, [r4, #4]
 8005fe6:	6054      	str	r4, [r2, #4]
 8005fe8:	e7cb      	b.n	8005f82 <_free_r+0x22>
 8005fea:	bd38      	pop	{r3, r4, r5, pc}
 8005fec:	20000478 	.word	0x20000478

08005ff0 <malloc>:
 8005ff0:	4b02      	ldr	r3, [pc, #8]	; (8005ffc <malloc+0xc>)
 8005ff2:	4601      	mov	r1, r0
 8005ff4:	6818      	ldr	r0, [r3, #0]
 8005ff6:	f000 b823 	b.w	8006040 <_malloc_r>
 8005ffa:	bf00      	nop
 8005ffc:	20000068 	.word	0x20000068

08006000 <sbrk_aligned>:
 8006000:	b570      	push	{r4, r5, r6, lr}
 8006002:	4e0e      	ldr	r6, [pc, #56]	; (800603c <sbrk_aligned+0x3c>)
 8006004:	460c      	mov	r4, r1
 8006006:	6831      	ldr	r1, [r6, #0]
 8006008:	4605      	mov	r5, r0
 800600a:	b911      	cbnz	r1, 8006012 <sbrk_aligned+0x12>
 800600c:	f000 fcc6 	bl	800699c <_sbrk_r>
 8006010:	6030      	str	r0, [r6, #0]
 8006012:	4621      	mov	r1, r4
 8006014:	4628      	mov	r0, r5
 8006016:	f000 fcc1 	bl	800699c <_sbrk_r>
 800601a:	1c43      	adds	r3, r0, #1
 800601c:	d00a      	beq.n	8006034 <sbrk_aligned+0x34>
 800601e:	1cc4      	adds	r4, r0, #3
 8006020:	f024 0403 	bic.w	r4, r4, #3
 8006024:	42a0      	cmp	r0, r4
 8006026:	d007      	beq.n	8006038 <sbrk_aligned+0x38>
 8006028:	1a21      	subs	r1, r4, r0
 800602a:	4628      	mov	r0, r5
 800602c:	f000 fcb6 	bl	800699c <_sbrk_r>
 8006030:	3001      	adds	r0, #1
 8006032:	d101      	bne.n	8006038 <sbrk_aligned+0x38>
 8006034:	f04f 34ff 	mov.w	r4, #4294967295
 8006038:	4620      	mov	r0, r4
 800603a:	bd70      	pop	{r4, r5, r6, pc}
 800603c:	2000047c 	.word	0x2000047c

08006040 <_malloc_r>:
 8006040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006044:	1ccd      	adds	r5, r1, #3
 8006046:	f025 0503 	bic.w	r5, r5, #3
 800604a:	3508      	adds	r5, #8
 800604c:	2d0c      	cmp	r5, #12
 800604e:	bf38      	it	cc
 8006050:	250c      	movcc	r5, #12
 8006052:	2d00      	cmp	r5, #0
 8006054:	4607      	mov	r7, r0
 8006056:	db01      	blt.n	800605c <_malloc_r+0x1c>
 8006058:	42a9      	cmp	r1, r5
 800605a:	d905      	bls.n	8006068 <_malloc_r+0x28>
 800605c:	230c      	movs	r3, #12
 800605e:	2600      	movs	r6, #0
 8006060:	603b      	str	r3, [r7, #0]
 8006062:	4630      	mov	r0, r6
 8006064:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006068:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800613c <_malloc_r+0xfc>
 800606c:	f000 f868 	bl	8006140 <__malloc_lock>
 8006070:	f8d8 3000 	ldr.w	r3, [r8]
 8006074:	461c      	mov	r4, r3
 8006076:	bb5c      	cbnz	r4, 80060d0 <_malloc_r+0x90>
 8006078:	4629      	mov	r1, r5
 800607a:	4638      	mov	r0, r7
 800607c:	f7ff ffc0 	bl	8006000 <sbrk_aligned>
 8006080:	1c43      	adds	r3, r0, #1
 8006082:	4604      	mov	r4, r0
 8006084:	d155      	bne.n	8006132 <_malloc_r+0xf2>
 8006086:	f8d8 4000 	ldr.w	r4, [r8]
 800608a:	4626      	mov	r6, r4
 800608c:	2e00      	cmp	r6, #0
 800608e:	d145      	bne.n	800611c <_malloc_r+0xdc>
 8006090:	2c00      	cmp	r4, #0
 8006092:	d048      	beq.n	8006126 <_malloc_r+0xe6>
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	4631      	mov	r1, r6
 8006098:	4638      	mov	r0, r7
 800609a:	eb04 0903 	add.w	r9, r4, r3
 800609e:	f000 fc7d 	bl	800699c <_sbrk_r>
 80060a2:	4581      	cmp	r9, r0
 80060a4:	d13f      	bne.n	8006126 <_malloc_r+0xe6>
 80060a6:	6821      	ldr	r1, [r4, #0]
 80060a8:	4638      	mov	r0, r7
 80060aa:	1a6d      	subs	r5, r5, r1
 80060ac:	4629      	mov	r1, r5
 80060ae:	f7ff ffa7 	bl	8006000 <sbrk_aligned>
 80060b2:	3001      	adds	r0, #1
 80060b4:	d037      	beq.n	8006126 <_malloc_r+0xe6>
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	442b      	add	r3, r5
 80060ba:	6023      	str	r3, [r4, #0]
 80060bc:	f8d8 3000 	ldr.w	r3, [r8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d038      	beq.n	8006136 <_malloc_r+0xf6>
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	42a2      	cmp	r2, r4
 80060c8:	d12b      	bne.n	8006122 <_malloc_r+0xe2>
 80060ca:	2200      	movs	r2, #0
 80060cc:	605a      	str	r2, [r3, #4]
 80060ce:	e00f      	b.n	80060f0 <_malloc_r+0xb0>
 80060d0:	6822      	ldr	r2, [r4, #0]
 80060d2:	1b52      	subs	r2, r2, r5
 80060d4:	d41f      	bmi.n	8006116 <_malloc_r+0xd6>
 80060d6:	2a0b      	cmp	r2, #11
 80060d8:	d917      	bls.n	800610a <_malloc_r+0xca>
 80060da:	1961      	adds	r1, r4, r5
 80060dc:	42a3      	cmp	r3, r4
 80060de:	6025      	str	r5, [r4, #0]
 80060e0:	bf18      	it	ne
 80060e2:	6059      	strne	r1, [r3, #4]
 80060e4:	6863      	ldr	r3, [r4, #4]
 80060e6:	bf08      	it	eq
 80060e8:	f8c8 1000 	streq.w	r1, [r8]
 80060ec:	5162      	str	r2, [r4, r5]
 80060ee:	604b      	str	r3, [r1, #4]
 80060f0:	4638      	mov	r0, r7
 80060f2:	f104 060b 	add.w	r6, r4, #11
 80060f6:	f000 f829 	bl	800614c <__malloc_unlock>
 80060fa:	f026 0607 	bic.w	r6, r6, #7
 80060fe:	1d23      	adds	r3, r4, #4
 8006100:	1af2      	subs	r2, r6, r3
 8006102:	d0ae      	beq.n	8006062 <_malloc_r+0x22>
 8006104:	1b9b      	subs	r3, r3, r6
 8006106:	50a3      	str	r3, [r4, r2]
 8006108:	e7ab      	b.n	8006062 <_malloc_r+0x22>
 800610a:	42a3      	cmp	r3, r4
 800610c:	6862      	ldr	r2, [r4, #4]
 800610e:	d1dd      	bne.n	80060cc <_malloc_r+0x8c>
 8006110:	f8c8 2000 	str.w	r2, [r8]
 8006114:	e7ec      	b.n	80060f0 <_malloc_r+0xb0>
 8006116:	4623      	mov	r3, r4
 8006118:	6864      	ldr	r4, [r4, #4]
 800611a:	e7ac      	b.n	8006076 <_malloc_r+0x36>
 800611c:	4634      	mov	r4, r6
 800611e:	6876      	ldr	r6, [r6, #4]
 8006120:	e7b4      	b.n	800608c <_malloc_r+0x4c>
 8006122:	4613      	mov	r3, r2
 8006124:	e7cc      	b.n	80060c0 <_malloc_r+0x80>
 8006126:	230c      	movs	r3, #12
 8006128:	4638      	mov	r0, r7
 800612a:	603b      	str	r3, [r7, #0]
 800612c:	f000 f80e 	bl	800614c <__malloc_unlock>
 8006130:	e797      	b.n	8006062 <_malloc_r+0x22>
 8006132:	6025      	str	r5, [r4, #0]
 8006134:	e7dc      	b.n	80060f0 <_malloc_r+0xb0>
 8006136:	605b      	str	r3, [r3, #4]
 8006138:	deff      	udf	#255	; 0xff
 800613a:	bf00      	nop
 800613c:	20000478 	.word	0x20000478

08006140 <__malloc_lock>:
 8006140:	4801      	ldr	r0, [pc, #4]	; (8006148 <__malloc_lock+0x8>)
 8006142:	f7ff b890 	b.w	8005266 <__retarget_lock_acquire_recursive>
 8006146:	bf00      	nop
 8006148:	20000474 	.word	0x20000474

0800614c <__malloc_unlock>:
 800614c:	4801      	ldr	r0, [pc, #4]	; (8006154 <__malloc_unlock+0x8>)
 800614e:	f7ff b88b 	b.w	8005268 <__retarget_lock_release_recursive>
 8006152:	bf00      	nop
 8006154:	20000474 	.word	0x20000474

08006158 <_Balloc>:
 8006158:	b570      	push	{r4, r5, r6, lr}
 800615a:	69c6      	ldr	r6, [r0, #28]
 800615c:	4604      	mov	r4, r0
 800615e:	460d      	mov	r5, r1
 8006160:	b976      	cbnz	r6, 8006180 <_Balloc+0x28>
 8006162:	2010      	movs	r0, #16
 8006164:	f7ff ff44 	bl	8005ff0 <malloc>
 8006168:	4602      	mov	r2, r0
 800616a:	61e0      	str	r0, [r4, #28]
 800616c:	b920      	cbnz	r0, 8006178 <_Balloc+0x20>
 800616e:	216b      	movs	r1, #107	; 0x6b
 8006170:	4b17      	ldr	r3, [pc, #92]	; (80061d0 <_Balloc+0x78>)
 8006172:	4818      	ldr	r0, [pc, #96]	; (80061d4 <_Balloc+0x7c>)
 8006174:	f000 fc30 	bl	80069d8 <__assert_func>
 8006178:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800617c:	6006      	str	r6, [r0, #0]
 800617e:	60c6      	str	r6, [r0, #12]
 8006180:	69e6      	ldr	r6, [r4, #28]
 8006182:	68f3      	ldr	r3, [r6, #12]
 8006184:	b183      	cbz	r3, 80061a8 <_Balloc+0x50>
 8006186:	69e3      	ldr	r3, [r4, #28]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800618e:	b9b8      	cbnz	r0, 80061c0 <_Balloc+0x68>
 8006190:	2101      	movs	r1, #1
 8006192:	fa01 f605 	lsl.w	r6, r1, r5
 8006196:	1d72      	adds	r2, r6, #5
 8006198:	4620      	mov	r0, r4
 800619a:	0092      	lsls	r2, r2, #2
 800619c:	f000 fc3a 	bl	8006a14 <_calloc_r>
 80061a0:	b160      	cbz	r0, 80061bc <_Balloc+0x64>
 80061a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80061a6:	e00e      	b.n	80061c6 <_Balloc+0x6e>
 80061a8:	2221      	movs	r2, #33	; 0x21
 80061aa:	2104      	movs	r1, #4
 80061ac:	4620      	mov	r0, r4
 80061ae:	f000 fc31 	bl	8006a14 <_calloc_r>
 80061b2:	69e3      	ldr	r3, [r4, #28]
 80061b4:	60f0      	str	r0, [r6, #12]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1e4      	bne.n	8006186 <_Balloc+0x2e>
 80061bc:	2000      	movs	r0, #0
 80061be:	bd70      	pop	{r4, r5, r6, pc}
 80061c0:	6802      	ldr	r2, [r0, #0]
 80061c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80061c6:	2300      	movs	r3, #0
 80061c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061cc:	e7f7      	b.n	80061be <_Balloc+0x66>
 80061ce:	bf00      	nop
 80061d0:	08007087 	.word	0x08007087
 80061d4:	08007107 	.word	0x08007107

080061d8 <_Bfree>:
 80061d8:	b570      	push	{r4, r5, r6, lr}
 80061da:	69c6      	ldr	r6, [r0, #28]
 80061dc:	4605      	mov	r5, r0
 80061de:	460c      	mov	r4, r1
 80061e0:	b976      	cbnz	r6, 8006200 <_Bfree+0x28>
 80061e2:	2010      	movs	r0, #16
 80061e4:	f7ff ff04 	bl	8005ff0 <malloc>
 80061e8:	4602      	mov	r2, r0
 80061ea:	61e8      	str	r0, [r5, #28]
 80061ec:	b920      	cbnz	r0, 80061f8 <_Bfree+0x20>
 80061ee:	218f      	movs	r1, #143	; 0x8f
 80061f0:	4b08      	ldr	r3, [pc, #32]	; (8006214 <_Bfree+0x3c>)
 80061f2:	4809      	ldr	r0, [pc, #36]	; (8006218 <_Bfree+0x40>)
 80061f4:	f000 fbf0 	bl	80069d8 <__assert_func>
 80061f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061fc:	6006      	str	r6, [r0, #0]
 80061fe:	60c6      	str	r6, [r0, #12]
 8006200:	b13c      	cbz	r4, 8006212 <_Bfree+0x3a>
 8006202:	69eb      	ldr	r3, [r5, #28]
 8006204:	6862      	ldr	r2, [r4, #4]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800620c:	6021      	str	r1, [r4, #0]
 800620e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006212:	bd70      	pop	{r4, r5, r6, pc}
 8006214:	08007087 	.word	0x08007087
 8006218:	08007107 	.word	0x08007107

0800621c <__multadd>:
 800621c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006220:	4607      	mov	r7, r0
 8006222:	460c      	mov	r4, r1
 8006224:	461e      	mov	r6, r3
 8006226:	2000      	movs	r0, #0
 8006228:	690d      	ldr	r5, [r1, #16]
 800622a:	f101 0c14 	add.w	ip, r1, #20
 800622e:	f8dc 3000 	ldr.w	r3, [ip]
 8006232:	3001      	adds	r0, #1
 8006234:	b299      	uxth	r1, r3
 8006236:	fb02 6101 	mla	r1, r2, r1, r6
 800623a:	0c1e      	lsrs	r6, r3, #16
 800623c:	0c0b      	lsrs	r3, r1, #16
 800623e:	fb02 3306 	mla	r3, r2, r6, r3
 8006242:	b289      	uxth	r1, r1
 8006244:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006248:	4285      	cmp	r5, r0
 800624a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800624e:	f84c 1b04 	str.w	r1, [ip], #4
 8006252:	dcec      	bgt.n	800622e <__multadd+0x12>
 8006254:	b30e      	cbz	r6, 800629a <__multadd+0x7e>
 8006256:	68a3      	ldr	r3, [r4, #8]
 8006258:	42ab      	cmp	r3, r5
 800625a:	dc19      	bgt.n	8006290 <__multadd+0x74>
 800625c:	6861      	ldr	r1, [r4, #4]
 800625e:	4638      	mov	r0, r7
 8006260:	3101      	adds	r1, #1
 8006262:	f7ff ff79 	bl	8006158 <_Balloc>
 8006266:	4680      	mov	r8, r0
 8006268:	b928      	cbnz	r0, 8006276 <__multadd+0x5a>
 800626a:	4602      	mov	r2, r0
 800626c:	21ba      	movs	r1, #186	; 0xba
 800626e:	4b0c      	ldr	r3, [pc, #48]	; (80062a0 <__multadd+0x84>)
 8006270:	480c      	ldr	r0, [pc, #48]	; (80062a4 <__multadd+0x88>)
 8006272:	f000 fbb1 	bl	80069d8 <__assert_func>
 8006276:	6922      	ldr	r2, [r4, #16]
 8006278:	f104 010c 	add.w	r1, r4, #12
 800627c:	3202      	adds	r2, #2
 800627e:	0092      	lsls	r2, r2, #2
 8006280:	300c      	adds	r0, #12
 8006282:	f000 fb9b 	bl	80069bc <memcpy>
 8006286:	4621      	mov	r1, r4
 8006288:	4638      	mov	r0, r7
 800628a:	f7ff ffa5 	bl	80061d8 <_Bfree>
 800628e:	4644      	mov	r4, r8
 8006290:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006294:	3501      	adds	r5, #1
 8006296:	615e      	str	r6, [r3, #20]
 8006298:	6125      	str	r5, [r4, #16]
 800629a:	4620      	mov	r0, r4
 800629c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062a0:	080070f6 	.word	0x080070f6
 80062a4:	08007107 	.word	0x08007107

080062a8 <__hi0bits>:
 80062a8:	0c02      	lsrs	r2, r0, #16
 80062aa:	0412      	lsls	r2, r2, #16
 80062ac:	4603      	mov	r3, r0
 80062ae:	b9ca      	cbnz	r2, 80062e4 <__hi0bits+0x3c>
 80062b0:	0403      	lsls	r3, r0, #16
 80062b2:	2010      	movs	r0, #16
 80062b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80062b8:	bf04      	itt	eq
 80062ba:	021b      	lsleq	r3, r3, #8
 80062bc:	3008      	addeq	r0, #8
 80062be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80062c2:	bf04      	itt	eq
 80062c4:	011b      	lsleq	r3, r3, #4
 80062c6:	3004      	addeq	r0, #4
 80062c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80062cc:	bf04      	itt	eq
 80062ce:	009b      	lsleq	r3, r3, #2
 80062d0:	3002      	addeq	r0, #2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	db05      	blt.n	80062e2 <__hi0bits+0x3a>
 80062d6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80062da:	f100 0001 	add.w	r0, r0, #1
 80062de:	bf08      	it	eq
 80062e0:	2020      	moveq	r0, #32
 80062e2:	4770      	bx	lr
 80062e4:	2000      	movs	r0, #0
 80062e6:	e7e5      	b.n	80062b4 <__hi0bits+0xc>

080062e8 <__lo0bits>:
 80062e8:	6803      	ldr	r3, [r0, #0]
 80062ea:	4602      	mov	r2, r0
 80062ec:	f013 0007 	ands.w	r0, r3, #7
 80062f0:	d00b      	beq.n	800630a <__lo0bits+0x22>
 80062f2:	07d9      	lsls	r1, r3, #31
 80062f4:	d421      	bmi.n	800633a <__lo0bits+0x52>
 80062f6:	0798      	lsls	r0, r3, #30
 80062f8:	bf49      	itett	mi
 80062fa:	085b      	lsrmi	r3, r3, #1
 80062fc:	089b      	lsrpl	r3, r3, #2
 80062fe:	2001      	movmi	r0, #1
 8006300:	6013      	strmi	r3, [r2, #0]
 8006302:	bf5c      	itt	pl
 8006304:	2002      	movpl	r0, #2
 8006306:	6013      	strpl	r3, [r2, #0]
 8006308:	4770      	bx	lr
 800630a:	b299      	uxth	r1, r3
 800630c:	b909      	cbnz	r1, 8006312 <__lo0bits+0x2a>
 800630e:	2010      	movs	r0, #16
 8006310:	0c1b      	lsrs	r3, r3, #16
 8006312:	b2d9      	uxtb	r1, r3
 8006314:	b909      	cbnz	r1, 800631a <__lo0bits+0x32>
 8006316:	3008      	adds	r0, #8
 8006318:	0a1b      	lsrs	r3, r3, #8
 800631a:	0719      	lsls	r1, r3, #28
 800631c:	bf04      	itt	eq
 800631e:	091b      	lsreq	r3, r3, #4
 8006320:	3004      	addeq	r0, #4
 8006322:	0799      	lsls	r1, r3, #30
 8006324:	bf04      	itt	eq
 8006326:	089b      	lsreq	r3, r3, #2
 8006328:	3002      	addeq	r0, #2
 800632a:	07d9      	lsls	r1, r3, #31
 800632c:	d403      	bmi.n	8006336 <__lo0bits+0x4e>
 800632e:	085b      	lsrs	r3, r3, #1
 8006330:	f100 0001 	add.w	r0, r0, #1
 8006334:	d003      	beq.n	800633e <__lo0bits+0x56>
 8006336:	6013      	str	r3, [r2, #0]
 8006338:	4770      	bx	lr
 800633a:	2000      	movs	r0, #0
 800633c:	4770      	bx	lr
 800633e:	2020      	movs	r0, #32
 8006340:	4770      	bx	lr
	...

08006344 <__i2b>:
 8006344:	b510      	push	{r4, lr}
 8006346:	460c      	mov	r4, r1
 8006348:	2101      	movs	r1, #1
 800634a:	f7ff ff05 	bl	8006158 <_Balloc>
 800634e:	4602      	mov	r2, r0
 8006350:	b928      	cbnz	r0, 800635e <__i2b+0x1a>
 8006352:	f240 1145 	movw	r1, #325	; 0x145
 8006356:	4b04      	ldr	r3, [pc, #16]	; (8006368 <__i2b+0x24>)
 8006358:	4804      	ldr	r0, [pc, #16]	; (800636c <__i2b+0x28>)
 800635a:	f000 fb3d 	bl	80069d8 <__assert_func>
 800635e:	2301      	movs	r3, #1
 8006360:	6144      	str	r4, [r0, #20]
 8006362:	6103      	str	r3, [r0, #16]
 8006364:	bd10      	pop	{r4, pc}
 8006366:	bf00      	nop
 8006368:	080070f6 	.word	0x080070f6
 800636c:	08007107 	.word	0x08007107

08006370 <__multiply>:
 8006370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006374:	4691      	mov	r9, r2
 8006376:	690a      	ldr	r2, [r1, #16]
 8006378:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800637c:	460c      	mov	r4, r1
 800637e:	429a      	cmp	r2, r3
 8006380:	bfbe      	ittt	lt
 8006382:	460b      	movlt	r3, r1
 8006384:	464c      	movlt	r4, r9
 8006386:	4699      	movlt	r9, r3
 8006388:	6927      	ldr	r7, [r4, #16]
 800638a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800638e:	68a3      	ldr	r3, [r4, #8]
 8006390:	6861      	ldr	r1, [r4, #4]
 8006392:	eb07 060a 	add.w	r6, r7, sl
 8006396:	42b3      	cmp	r3, r6
 8006398:	b085      	sub	sp, #20
 800639a:	bfb8      	it	lt
 800639c:	3101      	addlt	r1, #1
 800639e:	f7ff fedb 	bl	8006158 <_Balloc>
 80063a2:	b930      	cbnz	r0, 80063b2 <__multiply+0x42>
 80063a4:	4602      	mov	r2, r0
 80063a6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80063aa:	4b43      	ldr	r3, [pc, #268]	; (80064b8 <__multiply+0x148>)
 80063ac:	4843      	ldr	r0, [pc, #268]	; (80064bc <__multiply+0x14c>)
 80063ae:	f000 fb13 	bl	80069d8 <__assert_func>
 80063b2:	f100 0514 	add.w	r5, r0, #20
 80063b6:	462b      	mov	r3, r5
 80063b8:	2200      	movs	r2, #0
 80063ba:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80063be:	4543      	cmp	r3, r8
 80063c0:	d321      	bcc.n	8006406 <__multiply+0x96>
 80063c2:	f104 0314 	add.w	r3, r4, #20
 80063c6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80063ca:	f109 0314 	add.w	r3, r9, #20
 80063ce:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80063d2:	9202      	str	r2, [sp, #8]
 80063d4:	1b3a      	subs	r2, r7, r4
 80063d6:	3a15      	subs	r2, #21
 80063d8:	f022 0203 	bic.w	r2, r2, #3
 80063dc:	3204      	adds	r2, #4
 80063de:	f104 0115 	add.w	r1, r4, #21
 80063e2:	428f      	cmp	r7, r1
 80063e4:	bf38      	it	cc
 80063e6:	2204      	movcc	r2, #4
 80063e8:	9201      	str	r2, [sp, #4]
 80063ea:	9a02      	ldr	r2, [sp, #8]
 80063ec:	9303      	str	r3, [sp, #12]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d80c      	bhi.n	800640c <__multiply+0x9c>
 80063f2:	2e00      	cmp	r6, #0
 80063f4:	dd03      	ble.n	80063fe <__multiply+0x8e>
 80063f6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d05a      	beq.n	80064b4 <__multiply+0x144>
 80063fe:	6106      	str	r6, [r0, #16]
 8006400:	b005      	add	sp, #20
 8006402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006406:	f843 2b04 	str.w	r2, [r3], #4
 800640a:	e7d8      	b.n	80063be <__multiply+0x4e>
 800640c:	f8b3 a000 	ldrh.w	sl, [r3]
 8006410:	f1ba 0f00 	cmp.w	sl, #0
 8006414:	d023      	beq.n	800645e <__multiply+0xee>
 8006416:	46a9      	mov	r9, r5
 8006418:	f04f 0c00 	mov.w	ip, #0
 800641c:	f104 0e14 	add.w	lr, r4, #20
 8006420:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006424:	f8d9 1000 	ldr.w	r1, [r9]
 8006428:	fa1f fb82 	uxth.w	fp, r2
 800642c:	b289      	uxth	r1, r1
 800642e:	fb0a 110b 	mla	r1, sl, fp, r1
 8006432:	4461      	add	r1, ip
 8006434:	f8d9 c000 	ldr.w	ip, [r9]
 8006438:	0c12      	lsrs	r2, r2, #16
 800643a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800643e:	fb0a c202 	mla	r2, sl, r2, ip
 8006442:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006446:	b289      	uxth	r1, r1
 8006448:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800644c:	4577      	cmp	r7, lr
 800644e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006452:	f849 1b04 	str.w	r1, [r9], #4
 8006456:	d8e3      	bhi.n	8006420 <__multiply+0xb0>
 8006458:	9a01      	ldr	r2, [sp, #4]
 800645a:	f845 c002 	str.w	ip, [r5, r2]
 800645e:	9a03      	ldr	r2, [sp, #12]
 8006460:	3304      	adds	r3, #4
 8006462:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006466:	f1b9 0f00 	cmp.w	r9, #0
 800646a:	d021      	beq.n	80064b0 <__multiply+0x140>
 800646c:	46ae      	mov	lr, r5
 800646e:	f04f 0a00 	mov.w	sl, #0
 8006472:	6829      	ldr	r1, [r5, #0]
 8006474:	f104 0c14 	add.w	ip, r4, #20
 8006478:	f8bc b000 	ldrh.w	fp, [ip]
 800647c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006480:	b289      	uxth	r1, r1
 8006482:	fb09 220b 	mla	r2, r9, fp, r2
 8006486:	4452      	add	r2, sl
 8006488:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800648c:	f84e 1b04 	str.w	r1, [lr], #4
 8006490:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006494:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006498:	f8be 1000 	ldrh.w	r1, [lr]
 800649c:	4567      	cmp	r7, ip
 800649e:	fb09 110a 	mla	r1, r9, sl, r1
 80064a2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80064a6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80064aa:	d8e5      	bhi.n	8006478 <__multiply+0x108>
 80064ac:	9a01      	ldr	r2, [sp, #4]
 80064ae:	50a9      	str	r1, [r5, r2]
 80064b0:	3504      	adds	r5, #4
 80064b2:	e79a      	b.n	80063ea <__multiply+0x7a>
 80064b4:	3e01      	subs	r6, #1
 80064b6:	e79c      	b.n	80063f2 <__multiply+0x82>
 80064b8:	080070f6 	.word	0x080070f6
 80064bc:	08007107 	.word	0x08007107

080064c0 <__pow5mult>:
 80064c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064c4:	4615      	mov	r5, r2
 80064c6:	f012 0203 	ands.w	r2, r2, #3
 80064ca:	4606      	mov	r6, r0
 80064cc:	460f      	mov	r7, r1
 80064ce:	d007      	beq.n	80064e0 <__pow5mult+0x20>
 80064d0:	4c25      	ldr	r4, [pc, #148]	; (8006568 <__pow5mult+0xa8>)
 80064d2:	3a01      	subs	r2, #1
 80064d4:	2300      	movs	r3, #0
 80064d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80064da:	f7ff fe9f 	bl	800621c <__multadd>
 80064de:	4607      	mov	r7, r0
 80064e0:	10ad      	asrs	r5, r5, #2
 80064e2:	d03d      	beq.n	8006560 <__pow5mult+0xa0>
 80064e4:	69f4      	ldr	r4, [r6, #28]
 80064e6:	b97c      	cbnz	r4, 8006508 <__pow5mult+0x48>
 80064e8:	2010      	movs	r0, #16
 80064ea:	f7ff fd81 	bl	8005ff0 <malloc>
 80064ee:	4602      	mov	r2, r0
 80064f0:	61f0      	str	r0, [r6, #28]
 80064f2:	b928      	cbnz	r0, 8006500 <__pow5mult+0x40>
 80064f4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80064f8:	4b1c      	ldr	r3, [pc, #112]	; (800656c <__pow5mult+0xac>)
 80064fa:	481d      	ldr	r0, [pc, #116]	; (8006570 <__pow5mult+0xb0>)
 80064fc:	f000 fa6c 	bl	80069d8 <__assert_func>
 8006500:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006504:	6004      	str	r4, [r0, #0]
 8006506:	60c4      	str	r4, [r0, #12]
 8006508:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800650c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006510:	b94c      	cbnz	r4, 8006526 <__pow5mult+0x66>
 8006512:	f240 2171 	movw	r1, #625	; 0x271
 8006516:	4630      	mov	r0, r6
 8006518:	f7ff ff14 	bl	8006344 <__i2b>
 800651c:	2300      	movs	r3, #0
 800651e:	4604      	mov	r4, r0
 8006520:	f8c8 0008 	str.w	r0, [r8, #8]
 8006524:	6003      	str	r3, [r0, #0]
 8006526:	f04f 0900 	mov.w	r9, #0
 800652a:	07eb      	lsls	r3, r5, #31
 800652c:	d50a      	bpl.n	8006544 <__pow5mult+0x84>
 800652e:	4639      	mov	r1, r7
 8006530:	4622      	mov	r2, r4
 8006532:	4630      	mov	r0, r6
 8006534:	f7ff ff1c 	bl	8006370 <__multiply>
 8006538:	4680      	mov	r8, r0
 800653a:	4639      	mov	r1, r7
 800653c:	4630      	mov	r0, r6
 800653e:	f7ff fe4b 	bl	80061d8 <_Bfree>
 8006542:	4647      	mov	r7, r8
 8006544:	106d      	asrs	r5, r5, #1
 8006546:	d00b      	beq.n	8006560 <__pow5mult+0xa0>
 8006548:	6820      	ldr	r0, [r4, #0]
 800654a:	b938      	cbnz	r0, 800655c <__pow5mult+0x9c>
 800654c:	4622      	mov	r2, r4
 800654e:	4621      	mov	r1, r4
 8006550:	4630      	mov	r0, r6
 8006552:	f7ff ff0d 	bl	8006370 <__multiply>
 8006556:	6020      	str	r0, [r4, #0]
 8006558:	f8c0 9000 	str.w	r9, [r0]
 800655c:	4604      	mov	r4, r0
 800655e:	e7e4      	b.n	800652a <__pow5mult+0x6a>
 8006560:	4638      	mov	r0, r7
 8006562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006566:	bf00      	nop
 8006568:	08007250 	.word	0x08007250
 800656c:	08007087 	.word	0x08007087
 8006570:	08007107 	.word	0x08007107

08006574 <__lshift>:
 8006574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006578:	460c      	mov	r4, r1
 800657a:	4607      	mov	r7, r0
 800657c:	4691      	mov	r9, r2
 800657e:	6923      	ldr	r3, [r4, #16]
 8006580:	6849      	ldr	r1, [r1, #4]
 8006582:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006586:	68a3      	ldr	r3, [r4, #8]
 8006588:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800658c:	f108 0601 	add.w	r6, r8, #1
 8006590:	42b3      	cmp	r3, r6
 8006592:	db0b      	blt.n	80065ac <__lshift+0x38>
 8006594:	4638      	mov	r0, r7
 8006596:	f7ff fddf 	bl	8006158 <_Balloc>
 800659a:	4605      	mov	r5, r0
 800659c:	b948      	cbnz	r0, 80065b2 <__lshift+0x3e>
 800659e:	4602      	mov	r2, r0
 80065a0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80065a4:	4b27      	ldr	r3, [pc, #156]	; (8006644 <__lshift+0xd0>)
 80065a6:	4828      	ldr	r0, [pc, #160]	; (8006648 <__lshift+0xd4>)
 80065a8:	f000 fa16 	bl	80069d8 <__assert_func>
 80065ac:	3101      	adds	r1, #1
 80065ae:	005b      	lsls	r3, r3, #1
 80065b0:	e7ee      	b.n	8006590 <__lshift+0x1c>
 80065b2:	2300      	movs	r3, #0
 80065b4:	f100 0114 	add.w	r1, r0, #20
 80065b8:	f100 0210 	add.w	r2, r0, #16
 80065bc:	4618      	mov	r0, r3
 80065be:	4553      	cmp	r3, sl
 80065c0:	db33      	blt.n	800662a <__lshift+0xb6>
 80065c2:	6920      	ldr	r0, [r4, #16]
 80065c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065c8:	f104 0314 	add.w	r3, r4, #20
 80065cc:	f019 091f 	ands.w	r9, r9, #31
 80065d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80065d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80065d8:	d02b      	beq.n	8006632 <__lshift+0xbe>
 80065da:	468a      	mov	sl, r1
 80065dc:	2200      	movs	r2, #0
 80065de:	f1c9 0e20 	rsb	lr, r9, #32
 80065e2:	6818      	ldr	r0, [r3, #0]
 80065e4:	fa00 f009 	lsl.w	r0, r0, r9
 80065e8:	4310      	orrs	r0, r2
 80065ea:	f84a 0b04 	str.w	r0, [sl], #4
 80065ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80065f2:	459c      	cmp	ip, r3
 80065f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80065f8:	d8f3      	bhi.n	80065e2 <__lshift+0x6e>
 80065fa:	ebac 0304 	sub.w	r3, ip, r4
 80065fe:	3b15      	subs	r3, #21
 8006600:	f023 0303 	bic.w	r3, r3, #3
 8006604:	3304      	adds	r3, #4
 8006606:	f104 0015 	add.w	r0, r4, #21
 800660a:	4584      	cmp	ip, r0
 800660c:	bf38      	it	cc
 800660e:	2304      	movcc	r3, #4
 8006610:	50ca      	str	r2, [r1, r3]
 8006612:	b10a      	cbz	r2, 8006618 <__lshift+0xa4>
 8006614:	f108 0602 	add.w	r6, r8, #2
 8006618:	3e01      	subs	r6, #1
 800661a:	4638      	mov	r0, r7
 800661c:	4621      	mov	r1, r4
 800661e:	612e      	str	r6, [r5, #16]
 8006620:	f7ff fdda 	bl	80061d8 <_Bfree>
 8006624:	4628      	mov	r0, r5
 8006626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800662a:	f842 0f04 	str.w	r0, [r2, #4]!
 800662e:	3301      	adds	r3, #1
 8006630:	e7c5      	b.n	80065be <__lshift+0x4a>
 8006632:	3904      	subs	r1, #4
 8006634:	f853 2b04 	ldr.w	r2, [r3], #4
 8006638:	459c      	cmp	ip, r3
 800663a:	f841 2f04 	str.w	r2, [r1, #4]!
 800663e:	d8f9      	bhi.n	8006634 <__lshift+0xc0>
 8006640:	e7ea      	b.n	8006618 <__lshift+0xa4>
 8006642:	bf00      	nop
 8006644:	080070f6 	.word	0x080070f6
 8006648:	08007107 	.word	0x08007107

0800664c <__mcmp>:
 800664c:	4603      	mov	r3, r0
 800664e:	690a      	ldr	r2, [r1, #16]
 8006650:	6900      	ldr	r0, [r0, #16]
 8006652:	b530      	push	{r4, r5, lr}
 8006654:	1a80      	subs	r0, r0, r2
 8006656:	d10d      	bne.n	8006674 <__mcmp+0x28>
 8006658:	3314      	adds	r3, #20
 800665a:	3114      	adds	r1, #20
 800665c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006660:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006664:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006668:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800666c:	4295      	cmp	r5, r2
 800666e:	d002      	beq.n	8006676 <__mcmp+0x2a>
 8006670:	d304      	bcc.n	800667c <__mcmp+0x30>
 8006672:	2001      	movs	r0, #1
 8006674:	bd30      	pop	{r4, r5, pc}
 8006676:	42a3      	cmp	r3, r4
 8006678:	d3f4      	bcc.n	8006664 <__mcmp+0x18>
 800667a:	e7fb      	b.n	8006674 <__mcmp+0x28>
 800667c:	f04f 30ff 	mov.w	r0, #4294967295
 8006680:	e7f8      	b.n	8006674 <__mcmp+0x28>
	...

08006684 <__mdiff>:
 8006684:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006688:	460d      	mov	r5, r1
 800668a:	4607      	mov	r7, r0
 800668c:	4611      	mov	r1, r2
 800668e:	4628      	mov	r0, r5
 8006690:	4614      	mov	r4, r2
 8006692:	f7ff ffdb 	bl	800664c <__mcmp>
 8006696:	1e06      	subs	r6, r0, #0
 8006698:	d111      	bne.n	80066be <__mdiff+0x3a>
 800669a:	4631      	mov	r1, r6
 800669c:	4638      	mov	r0, r7
 800669e:	f7ff fd5b 	bl	8006158 <_Balloc>
 80066a2:	4602      	mov	r2, r0
 80066a4:	b928      	cbnz	r0, 80066b2 <__mdiff+0x2e>
 80066a6:	f240 2137 	movw	r1, #567	; 0x237
 80066aa:	4b3a      	ldr	r3, [pc, #232]	; (8006794 <__mdiff+0x110>)
 80066ac:	483a      	ldr	r0, [pc, #232]	; (8006798 <__mdiff+0x114>)
 80066ae:	f000 f993 	bl	80069d8 <__assert_func>
 80066b2:	2301      	movs	r3, #1
 80066b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80066b8:	4610      	mov	r0, r2
 80066ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066be:	bfa4      	itt	ge
 80066c0:	4623      	movge	r3, r4
 80066c2:	462c      	movge	r4, r5
 80066c4:	4638      	mov	r0, r7
 80066c6:	6861      	ldr	r1, [r4, #4]
 80066c8:	bfa6      	itte	ge
 80066ca:	461d      	movge	r5, r3
 80066cc:	2600      	movge	r6, #0
 80066ce:	2601      	movlt	r6, #1
 80066d0:	f7ff fd42 	bl	8006158 <_Balloc>
 80066d4:	4602      	mov	r2, r0
 80066d6:	b918      	cbnz	r0, 80066e0 <__mdiff+0x5c>
 80066d8:	f240 2145 	movw	r1, #581	; 0x245
 80066dc:	4b2d      	ldr	r3, [pc, #180]	; (8006794 <__mdiff+0x110>)
 80066de:	e7e5      	b.n	80066ac <__mdiff+0x28>
 80066e0:	f102 0814 	add.w	r8, r2, #20
 80066e4:	46c2      	mov	sl, r8
 80066e6:	f04f 0c00 	mov.w	ip, #0
 80066ea:	6927      	ldr	r7, [r4, #16]
 80066ec:	60c6      	str	r6, [r0, #12]
 80066ee:	692e      	ldr	r6, [r5, #16]
 80066f0:	f104 0014 	add.w	r0, r4, #20
 80066f4:	f105 0914 	add.w	r9, r5, #20
 80066f8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80066fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006700:	3410      	adds	r4, #16
 8006702:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006706:	f859 3b04 	ldr.w	r3, [r9], #4
 800670a:	fa1f f18b 	uxth.w	r1, fp
 800670e:	4461      	add	r1, ip
 8006710:	fa1f fc83 	uxth.w	ip, r3
 8006714:	0c1b      	lsrs	r3, r3, #16
 8006716:	eba1 010c 	sub.w	r1, r1, ip
 800671a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800671e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006722:	b289      	uxth	r1, r1
 8006724:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006728:	454e      	cmp	r6, r9
 800672a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800672e:	f84a 1b04 	str.w	r1, [sl], #4
 8006732:	d8e6      	bhi.n	8006702 <__mdiff+0x7e>
 8006734:	1b73      	subs	r3, r6, r5
 8006736:	3b15      	subs	r3, #21
 8006738:	f023 0303 	bic.w	r3, r3, #3
 800673c:	3515      	adds	r5, #21
 800673e:	3304      	adds	r3, #4
 8006740:	42ae      	cmp	r6, r5
 8006742:	bf38      	it	cc
 8006744:	2304      	movcc	r3, #4
 8006746:	4418      	add	r0, r3
 8006748:	4443      	add	r3, r8
 800674a:	461e      	mov	r6, r3
 800674c:	4605      	mov	r5, r0
 800674e:	4575      	cmp	r5, lr
 8006750:	d30e      	bcc.n	8006770 <__mdiff+0xec>
 8006752:	f10e 0103 	add.w	r1, lr, #3
 8006756:	1a09      	subs	r1, r1, r0
 8006758:	f021 0103 	bic.w	r1, r1, #3
 800675c:	3803      	subs	r0, #3
 800675e:	4586      	cmp	lr, r0
 8006760:	bf38      	it	cc
 8006762:	2100      	movcc	r1, #0
 8006764:	440b      	add	r3, r1
 8006766:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800676a:	b189      	cbz	r1, 8006790 <__mdiff+0x10c>
 800676c:	6117      	str	r7, [r2, #16]
 800676e:	e7a3      	b.n	80066b8 <__mdiff+0x34>
 8006770:	f855 8b04 	ldr.w	r8, [r5], #4
 8006774:	fa1f f188 	uxth.w	r1, r8
 8006778:	4461      	add	r1, ip
 800677a:	140c      	asrs	r4, r1, #16
 800677c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006780:	b289      	uxth	r1, r1
 8006782:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006786:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800678a:	f846 1b04 	str.w	r1, [r6], #4
 800678e:	e7de      	b.n	800674e <__mdiff+0xca>
 8006790:	3f01      	subs	r7, #1
 8006792:	e7e8      	b.n	8006766 <__mdiff+0xe2>
 8006794:	080070f6 	.word	0x080070f6
 8006798:	08007107 	.word	0x08007107

0800679c <__d2b>:
 800679c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800679e:	2101      	movs	r1, #1
 80067a0:	4617      	mov	r7, r2
 80067a2:	461c      	mov	r4, r3
 80067a4:	9e08      	ldr	r6, [sp, #32]
 80067a6:	f7ff fcd7 	bl	8006158 <_Balloc>
 80067aa:	4605      	mov	r5, r0
 80067ac:	b930      	cbnz	r0, 80067bc <__d2b+0x20>
 80067ae:	4602      	mov	r2, r0
 80067b0:	f240 310f 	movw	r1, #783	; 0x30f
 80067b4:	4b22      	ldr	r3, [pc, #136]	; (8006840 <__d2b+0xa4>)
 80067b6:	4823      	ldr	r0, [pc, #140]	; (8006844 <__d2b+0xa8>)
 80067b8:	f000 f90e 	bl	80069d8 <__assert_func>
 80067bc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80067c0:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80067c4:	bb24      	cbnz	r4, 8006810 <__d2b+0x74>
 80067c6:	2f00      	cmp	r7, #0
 80067c8:	9301      	str	r3, [sp, #4]
 80067ca:	d026      	beq.n	800681a <__d2b+0x7e>
 80067cc:	4668      	mov	r0, sp
 80067ce:	9700      	str	r7, [sp, #0]
 80067d0:	f7ff fd8a 	bl	80062e8 <__lo0bits>
 80067d4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80067d8:	b1e8      	cbz	r0, 8006816 <__d2b+0x7a>
 80067da:	f1c0 0320 	rsb	r3, r0, #32
 80067de:	fa02 f303 	lsl.w	r3, r2, r3
 80067e2:	430b      	orrs	r3, r1
 80067e4:	40c2      	lsrs	r2, r0
 80067e6:	616b      	str	r3, [r5, #20]
 80067e8:	9201      	str	r2, [sp, #4]
 80067ea:	9b01      	ldr	r3, [sp, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	bf14      	ite	ne
 80067f0:	2102      	movne	r1, #2
 80067f2:	2101      	moveq	r1, #1
 80067f4:	61ab      	str	r3, [r5, #24]
 80067f6:	6129      	str	r1, [r5, #16]
 80067f8:	b1bc      	cbz	r4, 800682a <__d2b+0x8e>
 80067fa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80067fe:	4404      	add	r4, r0
 8006800:	6034      	str	r4, [r6, #0]
 8006802:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006808:	6018      	str	r0, [r3, #0]
 800680a:	4628      	mov	r0, r5
 800680c:	b003      	add	sp, #12
 800680e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006810:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006814:	e7d7      	b.n	80067c6 <__d2b+0x2a>
 8006816:	6169      	str	r1, [r5, #20]
 8006818:	e7e7      	b.n	80067ea <__d2b+0x4e>
 800681a:	a801      	add	r0, sp, #4
 800681c:	f7ff fd64 	bl	80062e8 <__lo0bits>
 8006820:	9b01      	ldr	r3, [sp, #4]
 8006822:	2101      	movs	r1, #1
 8006824:	616b      	str	r3, [r5, #20]
 8006826:	3020      	adds	r0, #32
 8006828:	e7e5      	b.n	80067f6 <__d2b+0x5a>
 800682a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800682e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8006832:	6030      	str	r0, [r6, #0]
 8006834:	6918      	ldr	r0, [r3, #16]
 8006836:	f7ff fd37 	bl	80062a8 <__hi0bits>
 800683a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800683e:	e7e2      	b.n	8006806 <__d2b+0x6a>
 8006840:	080070f6 	.word	0x080070f6
 8006844:	08007107 	.word	0x08007107

08006848 <__sflush_r>:
 8006848:	898a      	ldrh	r2, [r1, #12]
 800684a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800684c:	4605      	mov	r5, r0
 800684e:	0710      	lsls	r0, r2, #28
 8006850:	460c      	mov	r4, r1
 8006852:	d457      	bmi.n	8006904 <__sflush_r+0xbc>
 8006854:	684b      	ldr	r3, [r1, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	dc04      	bgt.n	8006864 <__sflush_r+0x1c>
 800685a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800685c:	2b00      	cmp	r3, #0
 800685e:	dc01      	bgt.n	8006864 <__sflush_r+0x1c>
 8006860:	2000      	movs	r0, #0
 8006862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006864:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006866:	2e00      	cmp	r6, #0
 8006868:	d0fa      	beq.n	8006860 <__sflush_r+0x18>
 800686a:	2300      	movs	r3, #0
 800686c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006870:	682f      	ldr	r7, [r5, #0]
 8006872:	6a21      	ldr	r1, [r4, #32]
 8006874:	602b      	str	r3, [r5, #0]
 8006876:	d032      	beq.n	80068de <__sflush_r+0x96>
 8006878:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	075a      	lsls	r2, r3, #29
 800687e:	d505      	bpl.n	800688c <__sflush_r+0x44>
 8006880:	6863      	ldr	r3, [r4, #4]
 8006882:	1ac0      	subs	r0, r0, r3
 8006884:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006886:	b10b      	cbz	r3, 800688c <__sflush_r+0x44>
 8006888:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800688a:	1ac0      	subs	r0, r0, r3
 800688c:	2300      	movs	r3, #0
 800688e:	4602      	mov	r2, r0
 8006890:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006892:	4628      	mov	r0, r5
 8006894:	6a21      	ldr	r1, [r4, #32]
 8006896:	47b0      	blx	r6
 8006898:	1c43      	adds	r3, r0, #1
 800689a:	89a3      	ldrh	r3, [r4, #12]
 800689c:	d106      	bne.n	80068ac <__sflush_r+0x64>
 800689e:	6829      	ldr	r1, [r5, #0]
 80068a0:	291d      	cmp	r1, #29
 80068a2:	d82b      	bhi.n	80068fc <__sflush_r+0xb4>
 80068a4:	4a28      	ldr	r2, [pc, #160]	; (8006948 <__sflush_r+0x100>)
 80068a6:	410a      	asrs	r2, r1
 80068a8:	07d6      	lsls	r6, r2, #31
 80068aa:	d427      	bmi.n	80068fc <__sflush_r+0xb4>
 80068ac:	2200      	movs	r2, #0
 80068ae:	6062      	str	r2, [r4, #4]
 80068b0:	6922      	ldr	r2, [r4, #16]
 80068b2:	04d9      	lsls	r1, r3, #19
 80068b4:	6022      	str	r2, [r4, #0]
 80068b6:	d504      	bpl.n	80068c2 <__sflush_r+0x7a>
 80068b8:	1c42      	adds	r2, r0, #1
 80068ba:	d101      	bne.n	80068c0 <__sflush_r+0x78>
 80068bc:	682b      	ldr	r3, [r5, #0]
 80068be:	b903      	cbnz	r3, 80068c2 <__sflush_r+0x7a>
 80068c0:	6560      	str	r0, [r4, #84]	; 0x54
 80068c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068c4:	602f      	str	r7, [r5, #0]
 80068c6:	2900      	cmp	r1, #0
 80068c8:	d0ca      	beq.n	8006860 <__sflush_r+0x18>
 80068ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068ce:	4299      	cmp	r1, r3
 80068d0:	d002      	beq.n	80068d8 <__sflush_r+0x90>
 80068d2:	4628      	mov	r0, r5
 80068d4:	f7ff fb44 	bl	8005f60 <_free_r>
 80068d8:	2000      	movs	r0, #0
 80068da:	6360      	str	r0, [r4, #52]	; 0x34
 80068dc:	e7c1      	b.n	8006862 <__sflush_r+0x1a>
 80068de:	2301      	movs	r3, #1
 80068e0:	4628      	mov	r0, r5
 80068e2:	47b0      	blx	r6
 80068e4:	1c41      	adds	r1, r0, #1
 80068e6:	d1c8      	bne.n	800687a <__sflush_r+0x32>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d0c5      	beq.n	800687a <__sflush_r+0x32>
 80068ee:	2b1d      	cmp	r3, #29
 80068f0:	d001      	beq.n	80068f6 <__sflush_r+0xae>
 80068f2:	2b16      	cmp	r3, #22
 80068f4:	d101      	bne.n	80068fa <__sflush_r+0xb2>
 80068f6:	602f      	str	r7, [r5, #0]
 80068f8:	e7b2      	b.n	8006860 <__sflush_r+0x18>
 80068fa:	89a3      	ldrh	r3, [r4, #12]
 80068fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006900:	81a3      	strh	r3, [r4, #12]
 8006902:	e7ae      	b.n	8006862 <__sflush_r+0x1a>
 8006904:	690f      	ldr	r7, [r1, #16]
 8006906:	2f00      	cmp	r7, #0
 8006908:	d0aa      	beq.n	8006860 <__sflush_r+0x18>
 800690a:	0793      	lsls	r3, r2, #30
 800690c:	bf18      	it	ne
 800690e:	2300      	movne	r3, #0
 8006910:	680e      	ldr	r6, [r1, #0]
 8006912:	bf08      	it	eq
 8006914:	694b      	ldreq	r3, [r1, #20]
 8006916:	1bf6      	subs	r6, r6, r7
 8006918:	600f      	str	r7, [r1, #0]
 800691a:	608b      	str	r3, [r1, #8]
 800691c:	2e00      	cmp	r6, #0
 800691e:	dd9f      	ble.n	8006860 <__sflush_r+0x18>
 8006920:	4633      	mov	r3, r6
 8006922:	463a      	mov	r2, r7
 8006924:	4628      	mov	r0, r5
 8006926:	6a21      	ldr	r1, [r4, #32]
 8006928:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800692c:	47e0      	blx	ip
 800692e:	2800      	cmp	r0, #0
 8006930:	dc06      	bgt.n	8006940 <__sflush_r+0xf8>
 8006932:	89a3      	ldrh	r3, [r4, #12]
 8006934:	f04f 30ff 	mov.w	r0, #4294967295
 8006938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800693c:	81a3      	strh	r3, [r4, #12]
 800693e:	e790      	b.n	8006862 <__sflush_r+0x1a>
 8006940:	4407      	add	r7, r0
 8006942:	1a36      	subs	r6, r6, r0
 8006944:	e7ea      	b.n	800691c <__sflush_r+0xd4>
 8006946:	bf00      	nop
 8006948:	dfbffffe 	.word	0xdfbffffe

0800694c <_fflush_r>:
 800694c:	b538      	push	{r3, r4, r5, lr}
 800694e:	690b      	ldr	r3, [r1, #16]
 8006950:	4605      	mov	r5, r0
 8006952:	460c      	mov	r4, r1
 8006954:	b913      	cbnz	r3, 800695c <_fflush_r+0x10>
 8006956:	2500      	movs	r5, #0
 8006958:	4628      	mov	r0, r5
 800695a:	bd38      	pop	{r3, r4, r5, pc}
 800695c:	b118      	cbz	r0, 8006966 <_fflush_r+0x1a>
 800695e:	6a03      	ldr	r3, [r0, #32]
 8006960:	b90b      	cbnz	r3, 8006966 <_fflush_r+0x1a>
 8006962:	f7fe fb89 	bl	8005078 <__sinit>
 8006966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d0f3      	beq.n	8006956 <_fflush_r+0xa>
 800696e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006970:	07d0      	lsls	r0, r2, #31
 8006972:	d404      	bmi.n	800697e <_fflush_r+0x32>
 8006974:	0599      	lsls	r1, r3, #22
 8006976:	d402      	bmi.n	800697e <_fflush_r+0x32>
 8006978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800697a:	f7fe fc74 	bl	8005266 <__retarget_lock_acquire_recursive>
 800697e:	4628      	mov	r0, r5
 8006980:	4621      	mov	r1, r4
 8006982:	f7ff ff61 	bl	8006848 <__sflush_r>
 8006986:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006988:	4605      	mov	r5, r0
 800698a:	07da      	lsls	r2, r3, #31
 800698c:	d4e4      	bmi.n	8006958 <_fflush_r+0xc>
 800698e:	89a3      	ldrh	r3, [r4, #12]
 8006990:	059b      	lsls	r3, r3, #22
 8006992:	d4e1      	bmi.n	8006958 <_fflush_r+0xc>
 8006994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006996:	f7fe fc67 	bl	8005268 <__retarget_lock_release_recursive>
 800699a:	e7dd      	b.n	8006958 <_fflush_r+0xc>

0800699c <_sbrk_r>:
 800699c:	b538      	push	{r3, r4, r5, lr}
 800699e:	2300      	movs	r3, #0
 80069a0:	4d05      	ldr	r5, [pc, #20]	; (80069b8 <_sbrk_r+0x1c>)
 80069a2:	4604      	mov	r4, r0
 80069a4:	4608      	mov	r0, r1
 80069a6:	602b      	str	r3, [r5, #0]
 80069a8:	f7fb f8d0 	bl	8001b4c <_sbrk>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d102      	bne.n	80069b6 <_sbrk_r+0x1a>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	b103      	cbz	r3, 80069b6 <_sbrk_r+0x1a>
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	20000470 	.word	0x20000470

080069bc <memcpy>:
 80069bc:	440a      	add	r2, r1
 80069be:	4291      	cmp	r1, r2
 80069c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80069c4:	d100      	bne.n	80069c8 <memcpy+0xc>
 80069c6:	4770      	bx	lr
 80069c8:	b510      	push	{r4, lr}
 80069ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069ce:	4291      	cmp	r1, r2
 80069d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069d4:	d1f9      	bne.n	80069ca <memcpy+0xe>
 80069d6:	bd10      	pop	{r4, pc}

080069d8 <__assert_func>:
 80069d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80069da:	4614      	mov	r4, r2
 80069dc:	461a      	mov	r2, r3
 80069de:	4b09      	ldr	r3, [pc, #36]	; (8006a04 <__assert_func+0x2c>)
 80069e0:	4605      	mov	r5, r0
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68d8      	ldr	r0, [r3, #12]
 80069e6:	b14c      	cbz	r4, 80069fc <__assert_func+0x24>
 80069e8:	4b07      	ldr	r3, [pc, #28]	; (8006a08 <__assert_func+0x30>)
 80069ea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069ee:	9100      	str	r1, [sp, #0]
 80069f0:	462b      	mov	r3, r5
 80069f2:	4906      	ldr	r1, [pc, #24]	; (8006a0c <__assert_func+0x34>)
 80069f4:	f000 f842 	bl	8006a7c <fiprintf>
 80069f8:	f000 f852 	bl	8006aa0 <abort>
 80069fc:	4b04      	ldr	r3, [pc, #16]	; (8006a10 <__assert_func+0x38>)
 80069fe:	461c      	mov	r4, r3
 8006a00:	e7f3      	b.n	80069ea <__assert_func+0x12>
 8006a02:	bf00      	nop
 8006a04:	20000068 	.word	0x20000068
 8006a08:	08007266 	.word	0x08007266
 8006a0c:	08007273 	.word	0x08007273
 8006a10:	080072a1 	.word	0x080072a1

08006a14 <_calloc_r>:
 8006a14:	b570      	push	{r4, r5, r6, lr}
 8006a16:	fba1 5402 	umull	r5, r4, r1, r2
 8006a1a:	b934      	cbnz	r4, 8006a2a <_calloc_r+0x16>
 8006a1c:	4629      	mov	r1, r5
 8006a1e:	f7ff fb0f 	bl	8006040 <_malloc_r>
 8006a22:	4606      	mov	r6, r0
 8006a24:	b928      	cbnz	r0, 8006a32 <_calloc_r+0x1e>
 8006a26:	4630      	mov	r0, r6
 8006a28:	bd70      	pop	{r4, r5, r6, pc}
 8006a2a:	220c      	movs	r2, #12
 8006a2c:	2600      	movs	r6, #0
 8006a2e:	6002      	str	r2, [r0, #0]
 8006a30:	e7f9      	b.n	8006a26 <_calloc_r+0x12>
 8006a32:	462a      	mov	r2, r5
 8006a34:	4621      	mov	r1, r4
 8006a36:	f7fe fb98 	bl	800516a <memset>
 8006a3a:	e7f4      	b.n	8006a26 <_calloc_r+0x12>

08006a3c <__ascii_mbtowc>:
 8006a3c:	b082      	sub	sp, #8
 8006a3e:	b901      	cbnz	r1, 8006a42 <__ascii_mbtowc+0x6>
 8006a40:	a901      	add	r1, sp, #4
 8006a42:	b142      	cbz	r2, 8006a56 <__ascii_mbtowc+0x1a>
 8006a44:	b14b      	cbz	r3, 8006a5a <__ascii_mbtowc+0x1e>
 8006a46:	7813      	ldrb	r3, [r2, #0]
 8006a48:	600b      	str	r3, [r1, #0]
 8006a4a:	7812      	ldrb	r2, [r2, #0]
 8006a4c:	1e10      	subs	r0, r2, #0
 8006a4e:	bf18      	it	ne
 8006a50:	2001      	movne	r0, #1
 8006a52:	b002      	add	sp, #8
 8006a54:	4770      	bx	lr
 8006a56:	4610      	mov	r0, r2
 8006a58:	e7fb      	b.n	8006a52 <__ascii_mbtowc+0x16>
 8006a5a:	f06f 0001 	mvn.w	r0, #1
 8006a5e:	e7f8      	b.n	8006a52 <__ascii_mbtowc+0x16>

08006a60 <__ascii_wctomb>:
 8006a60:	4603      	mov	r3, r0
 8006a62:	4608      	mov	r0, r1
 8006a64:	b141      	cbz	r1, 8006a78 <__ascii_wctomb+0x18>
 8006a66:	2aff      	cmp	r2, #255	; 0xff
 8006a68:	d904      	bls.n	8006a74 <__ascii_wctomb+0x14>
 8006a6a:	228a      	movs	r2, #138	; 0x8a
 8006a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a70:	601a      	str	r2, [r3, #0]
 8006a72:	4770      	bx	lr
 8006a74:	2001      	movs	r0, #1
 8006a76:	700a      	strb	r2, [r1, #0]
 8006a78:	4770      	bx	lr
	...

08006a7c <fiprintf>:
 8006a7c:	b40e      	push	{r1, r2, r3}
 8006a7e:	b503      	push	{r0, r1, lr}
 8006a80:	4601      	mov	r1, r0
 8006a82:	ab03      	add	r3, sp, #12
 8006a84:	4805      	ldr	r0, [pc, #20]	; (8006a9c <fiprintf+0x20>)
 8006a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a8a:	6800      	ldr	r0, [r0, #0]
 8006a8c:	9301      	str	r3, [sp, #4]
 8006a8e:	f000 f835 	bl	8006afc <_vfiprintf_r>
 8006a92:	b002      	add	sp, #8
 8006a94:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a98:	b003      	add	sp, #12
 8006a9a:	4770      	bx	lr
 8006a9c:	20000068 	.word	0x20000068

08006aa0 <abort>:
 8006aa0:	2006      	movs	r0, #6
 8006aa2:	b508      	push	{r3, lr}
 8006aa4:	f000 fa02 	bl	8006eac <raise>
 8006aa8:	2001      	movs	r0, #1
 8006aaa:	f7fa fff8 	bl	8001a9e <_exit>

08006aae <__sfputc_r>:
 8006aae:	6893      	ldr	r3, [r2, #8]
 8006ab0:	b410      	push	{r4}
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	6093      	str	r3, [r2, #8]
 8006ab8:	da07      	bge.n	8006aca <__sfputc_r+0x1c>
 8006aba:	6994      	ldr	r4, [r2, #24]
 8006abc:	42a3      	cmp	r3, r4
 8006abe:	db01      	blt.n	8006ac4 <__sfputc_r+0x16>
 8006ac0:	290a      	cmp	r1, #10
 8006ac2:	d102      	bne.n	8006aca <__sfputc_r+0x1c>
 8006ac4:	bc10      	pop	{r4}
 8006ac6:	f000 b933 	b.w	8006d30 <__swbuf_r>
 8006aca:	6813      	ldr	r3, [r2, #0]
 8006acc:	1c58      	adds	r0, r3, #1
 8006ace:	6010      	str	r0, [r2, #0]
 8006ad0:	7019      	strb	r1, [r3, #0]
 8006ad2:	4608      	mov	r0, r1
 8006ad4:	bc10      	pop	{r4}
 8006ad6:	4770      	bx	lr

08006ad8 <__sfputs_r>:
 8006ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ada:	4606      	mov	r6, r0
 8006adc:	460f      	mov	r7, r1
 8006ade:	4614      	mov	r4, r2
 8006ae0:	18d5      	adds	r5, r2, r3
 8006ae2:	42ac      	cmp	r4, r5
 8006ae4:	d101      	bne.n	8006aea <__sfputs_r+0x12>
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	e007      	b.n	8006afa <__sfputs_r+0x22>
 8006aea:	463a      	mov	r2, r7
 8006aec:	4630      	mov	r0, r6
 8006aee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006af2:	f7ff ffdc 	bl	8006aae <__sfputc_r>
 8006af6:	1c43      	adds	r3, r0, #1
 8006af8:	d1f3      	bne.n	8006ae2 <__sfputs_r+0xa>
 8006afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006afc <_vfiprintf_r>:
 8006afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b00:	460d      	mov	r5, r1
 8006b02:	4614      	mov	r4, r2
 8006b04:	4698      	mov	r8, r3
 8006b06:	4606      	mov	r6, r0
 8006b08:	b09d      	sub	sp, #116	; 0x74
 8006b0a:	b118      	cbz	r0, 8006b14 <_vfiprintf_r+0x18>
 8006b0c:	6a03      	ldr	r3, [r0, #32]
 8006b0e:	b90b      	cbnz	r3, 8006b14 <_vfiprintf_r+0x18>
 8006b10:	f7fe fab2 	bl	8005078 <__sinit>
 8006b14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b16:	07d9      	lsls	r1, r3, #31
 8006b18:	d405      	bmi.n	8006b26 <_vfiprintf_r+0x2a>
 8006b1a:	89ab      	ldrh	r3, [r5, #12]
 8006b1c:	059a      	lsls	r2, r3, #22
 8006b1e:	d402      	bmi.n	8006b26 <_vfiprintf_r+0x2a>
 8006b20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b22:	f7fe fba0 	bl	8005266 <__retarget_lock_acquire_recursive>
 8006b26:	89ab      	ldrh	r3, [r5, #12]
 8006b28:	071b      	lsls	r3, r3, #28
 8006b2a:	d501      	bpl.n	8006b30 <_vfiprintf_r+0x34>
 8006b2c:	692b      	ldr	r3, [r5, #16]
 8006b2e:	b99b      	cbnz	r3, 8006b58 <_vfiprintf_r+0x5c>
 8006b30:	4629      	mov	r1, r5
 8006b32:	4630      	mov	r0, r6
 8006b34:	f000 f93a 	bl	8006dac <__swsetup_r>
 8006b38:	b170      	cbz	r0, 8006b58 <_vfiprintf_r+0x5c>
 8006b3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b3c:	07dc      	lsls	r4, r3, #31
 8006b3e:	d504      	bpl.n	8006b4a <_vfiprintf_r+0x4e>
 8006b40:	f04f 30ff 	mov.w	r0, #4294967295
 8006b44:	b01d      	add	sp, #116	; 0x74
 8006b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b4a:	89ab      	ldrh	r3, [r5, #12]
 8006b4c:	0598      	lsls	r0, r3, #22
 8006b4e:	d4f7      	bmi.n	8006b40 <_vfiprintf_r+0x44>
 8006b50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b52:	f7fe fb89 	bl	8005268 <__retarget_lock_release_recursive>
 8006b56:	e7f3      	b.n	8006b40 <_vfiprintf_r+0x44>
 8006b58:	2300      	movs	r3, #0
 8006b5a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b5c:	2320      	movs	r3, #32
 8006b5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b62:	2330      	movs	r3, #48	; 0x30
 8006b64:	f04f 0901 	mov.w	r9, #1
 8006b68:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8006d1c <_vfiprintf_r+0x220>
 8006b70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b74:	4623      	mov	r3, r4
 8006b76:	469a      	mov	sl, r3
 8006b78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b7c:	b10a      	cbz	r2, 8006b82 <_vfiprintf_r+0x86>
 8006b7e:	2a25      	cmp	r2, #37	; 0x25
 8006b80:	d1f9      	bne.n	8006b76 <_vfiprintf_r+0x7a>
 8006b82:	ebba 0b04 	subs.w	fp, sl, r4
 8006b86:	d00b      	beq.n	8006ba0 <_vfiprintf_r+0xa4>
 8006b88:	465b      	mov	r3, fp
 8006b8a:	4622      	mov	r2, r4
 8006b8c:	4629      	mov	r1, r5
 8006b8e:	4630      	mov	r0, r6
 8006b90:	f7ff ffa2 	bl	8006ad8 <__sfputs_r>
 8006b94:	3001      	adds	r0, #1
 8006b96:	f000 80a9 	beq.w	8006cec <_vfiprintf_r+0x1f0>
 8006b9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b9c:	445a      	add	r2, fp
 8006b9e:	9209      	str	r2, [sp, #36]	; 0x24
 8006ba0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	f000 80a1 	beq.w	8006cec <_vfiprintf_r+0x1f0>
 8006baa:	2300      	movs	r3, #0
 8006bac:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bb4:	f10a 0a01 	add.w	sl, sl, #1
 8006bb8:	9304      	str	r3, [sp, #16]
 8006bba:	9307      	str	r3, [sp, #28]
 8006bbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006bc0:	931a      	str	r3, [sp, #104]	; 0x68
 8006bc2:	4654      	mov	r4, sl
 8006bc4:	2205      	movs	r2, #5
 8006bc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bca:	4854      	ldr	r0, [pc, #336]	; (8006d1c <_vfiprintf_r+0x220>)
 8006bcc:	f7fe fb4d 	bl	800526a <memchr>
 8006bd0:	9a04      	ldr	r2, [sp, #16]
 8006bd2:	b9d8      	cbnz	r0, 8006c0c <_vfiprintf_r+0x110>
 8006bd4:	06d1      	lsls	r1, r2, #27
 8006bd6:	bf44      	itt	mi
 8006bd8:	2320      	movmi	r3, #32
 8006bda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006bde:	0713      	lsls	r3, r2, #28
 8006be0:	bf44      	itt	mi
 8006be2:	232b      	movmi	r3, #43	; 0x2b
 8006be4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006be8:	f89a 3000 	ldrb.w	r3, [sl]
 8006bec:	2b2a      	cmp	r3, #42	; 0x2a
 8006bee:	d015      	beq.n	8006c1c <_vfiprintf_r+0x120>
 8006bf0:	4654      	mov	r4, sl
 8006bf2:	2000      	movs	r0, #0
 8006bf4:	f04f 0c0a 	mov.w	ip, #10
 8006bf8:	9a07      	ldr	r2, [sp, #28]
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c00:	3b30      	subs	r3, #48	; 0x30
 8006c02:	2b09      	cmp	r3, #9
 8006c04:	d94d      	bls.n	8006ca2 <_vfiprintf_r+0x1a6>
 8006c06:	b1b0      	cbz	r0, 8006c36 <_vfiprintf_r+0x13a>
 8006c08:	9207      	str	r2, [sp, #28]
 8006c0a:	e014      	b.n	8006c36 <_vfiprintf_r+0x13a>
 8006c0c:	eba0 0308 	sub.w	r3, r0, r8
 8006c10:	fa09 f303 	lsl.w	r3, r9, r3
 8006c14:	4313      	orrs	r3, r2
 8006c16:	46a2      	mov	sl, r4
 8006c18:	9304      	str	r3, [sp, #16]
 8006c1a:	e7d2      	b.n	8006bc2 <_vfiprintf_r+0xc6>
 8006c1c:	9b03      	ldr	r3, [sp, #12]
 8006c1e:	1d19      	adds	r1, r3, #4
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	9103      	str	r1, [sp, #12]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	bfbb      	ittet	lt
 8006c28:	425b      	neglt	r3, r3
 8006c2a:	f042 0202 	orrlt.w	r2, r2, #2
 8006c2e:	9307      	strge	r3, [sp, #28]
 8006c30:	9307      	strlt	r3, [sp, #28]
 8006c32:	bfb8      	it	lt
 8006c34:	9204      	strlt	r2, [sp, #16]
 8006c36:	7823      	ldrb	r3, [r4, #0]
 8006c38:	2b2e      	cmp	r3, #46	; 0x2e
 8006c3a:	d10c      	bne.n	8006c56 <_vfiprintf_r+0x15a>
 8006c3c:	7863      	ldrb	r3, [r4, #1]
 8006c3e:	2b2a      	cmp	r3, #42	; 0x2a
 8006c40:	d134      	bne.n	8006cac <_vfiprintf_r+0x1b0>
 8006c42:	9b03      	ldr	r3, [sp, #12]
 8006c44:	3402      	adds	r4, #2
 8006c46:	1d1a      	adds	r2, r3, #4
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	9203      	str	r2, [sp, #12]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	bfb8      	it	lt
 8006c50:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c54:	9305      	str	r3, [sp, #20]
 8006c56:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006d20 <_vfiprintf_r+0x224>
 8006c5a:	2203      	movs	r2, #3
 8006c5c:	4650      	mov	r0, sl
 8006c5e:	7821      	ldrb	r1, [r4, #0]
 8006c60:	f7fe fb03 	bl	800526a <memchr>
 8006c64:	b138      	cbz	r0, 8006c76 <_vfiprintf_r+0x17a>
 8006c66:	2240      	movs	r2, #64	; 0x40
 8006c68:	9b04      	ldr	r3, [sp, #16]
 8006c6a:	eba0 000a 	sub.w	r0, r0, sl
 8006c6e:	4082      	lsls	r2, r0
 8006c70:	4313      	orrs	r3, r2
 8006c72:	3401      	adds	r4, #1
 8006c74:	9304      	str	r3, [sp, #16]
 8006c76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c7a:	2206      	movs	r2, #6
 8006c7c:	4829      	ldr	r0, [pc, #164]	; (8006d24 <_vfiprintf_r+0x228>)
 8006c7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c82:	f7fe faf2 	bl	800526a <memchr>
 8006c86:	2800      	cmp	r0, #0
 8006c88:	d03f      	beq.n	8006d0a <_vfiprintf_r+0x20e>
 8006c8a:	4b27      	ldr	r3, [pc, #156]	; (8006d28 <_vfiprintf_r+0x22c>)
 8006c8c:	bb1b      	cbnz	r3, 8006cd6 <_vfiprintf_r+0x1da>
 8006c8e:	9b03      	ldr	r3, [sp, #12]
 8006c90:	3307      	adds	r3, #7
 8006c92:	f023 0307 	bic.w	r3, r3, #7
 8006c96:	3308      	adds	r3, #8
 8006c98:	9303      	str	r3, [sp, #12]
 8006c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c9c:	443b      	add	r3, r7
 8006c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006ca0:	e768      	b.n	8006b74 <_vfiprintf_r+0x78>
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	2001      	movs	r0, #1
 8006ca6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006caa:	e7a6      	b.n	8006bfa <_vfiprintf_r+0xfe>
 8006cac:	2300      	movs	r3, #0
 8006cae:	f04f 0c0a 	mov.w	ip, #10
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	3401      	adds	r4, #1
 8006cb6:	9305      	str	r3, [sp, #20]
 8006cb8:	4620      	mov	r0, r4
 8006cba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cbe:	3a30      	subs	r2, #48	; 0x30
 8006cc0:	2a09      	cmp	r2, #9
 8006cc2:	d903      	bls.n	8006ccc <_vfiprintf_r+0x1d0>
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0c6      	beq.n	8006c56 <_vfiprintf_r+0x15a>
 8006cc8:	9105      	str	r1, [sp, #20]
 8006cca:	e7c4      	b.n	8006c56 <_vfiprintf_r+0x15a>
 8006ccc:	4604      	mov	r4, r0
 8006cce:	2301      	movs	r3, #1
 8006cd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cd4:	e7f0      	b.n	8006cb8 <_vfiprintf_r+0x1bc>
 8006cd6:	ab03      	add	r3, sp, #12
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	462a      	mov	r2, r5
 8006cdc:	4630      	mov	r0, r6
 8006cde:	4b13      	ldr	r3, [pc, #76]	; (8006d2c <_vfiprintf_r+0x230>)
 8006ce0:	a904      	add	r1, sp, #16
 8006ce2:	f7fd fd7b 	bl	80047dc <_printf_float>
 8006ce6:	4607      	mov	r7, r0
 8006ce8:	1c78      	adds	r0, r7, #1
 8006cea:	d1d6      	bne.n	8006c9a <_vfiprintf_r+0x19e>
 8006cec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006cee:	07d9      	lsls	r1, r3, #31
 8006cf0:	d405      	bmi.n	8006cfe <_vfiprintf_r+0x202>
 8006cf2:	89ab      	ldrh	r3, [r5, #12]
 8006cf4:	059a      	lsls	r2, r3, #22
 8006cf6:	d402      	bmi.n	8006cfe <_vfiprintf_r+0x202>
 8006cf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006cfa:	f7fe fab5 	bl	8005268 <__retarget_lock_release_recursive>
 8006cfe:	89ab      	ldrh	r3, [r5, #12]
 8006d00:	065b      	lsls	r3, r3, #25
 8006d02:	f53f af1d 	bmi.w	8006b40 <_vfiprintf_r+0x44>
 8006d06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d08:	e71c      	b.n	8006b44 <_vfiprintf_r+0x48>
 8006d0a:	ab03      	add	r3, sp, #12
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	462a      	mov	r2, r5
 8006d10:	4630      	mov	r0, r6
 8006d12:	4b06      	ldr	r3, [pc, #24]	; (8006d2c <_vfiprintf_r+0x230>)
 8006d14:	a904      	add	r1, sp, #16
 8006d16:	f7fe f801 	bl	8004d1c <_printf_i>
 8006d1a:	e7e4      	b.n	8006ce6 <_vfiprintf_r+0x1ea>
 8006d1c:	080073a3 	.word	0x080073a3
 8006d20:	080073a9 	.word	0x080073a9
 8006d24:	080073ad 	.word	0x080073ad
 8006d28:	080047dd 	.word	0x080047dd
 8006d2c:	08006ad9 	.word	0x08006ad9

08006d30 <__swbuf_r>:
 8006d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d32:	460e      	mov	r6, r1
 8006d34:	4614      	mov	r4, r2
 8006d36:	4605      	mov	r5, r0
 8006d38:	b118      	cbz	r0, 8006d42 <__swbuf_r+0x12>
 8006d3a:	6a03      	ldr	r3, [r0, #32]
 8006d3c:	b90b      	cbnz	r3, 8006d42 <__swbuf_r+0x12>
 8006d3e:	f7fe f99b 	bl	8005078 <__sinit>
 8006d42:	69a3      	ldr	r3, [r4, #24]
 8006d44:	60a3      	str	r3, [r4, #8]
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	071a      	lsls	r2, r3, #28
 8006d4a:	d525      	bpl.n	8006d98 <__swbuf_r+0x68>
 8006d4c:	6923      	ldr	r3, [r4, #16]
 8006d4e:	b31b      	cbz	r3, 8006d98 <__swbuf_r+0x68>
 8006d50:	6823      	ldr	r3, [r4, #0]
 8006d52:	6922      	ldr	r2, [r4, #16]
 8006d54:	b2f6      	uxtb	r6, r6
 8006d56:	1a98      	subs	r0, r3, r2
 8006d58:	6963      	ldr	r3, [r4, #20]
 8006d5a:	4637      	mov	r7, r6
 8006d5c:	4283      	cmp	r3, r0
 8006d5e:	dc04      	bgt.n	8006d6a <__swbuf_r+0x3a>
 8006d60:	4621      	mov	r1, r4
 8006d62:	4628      	mov	r0, r5
 8006d64:	f7ff fdf2 	bl	800694c <_fflush_r>
 8006d68:	b9e0      	cbnz	r0, 8006da4 <__swbuf_r+0x74>
 8006d6a:	68a3      	ldr	r3, [r4, #8]
 8006d6c:	3b01      	subs	r3, #1
 8006d6e:	60a3      	str	r3, [r4, #8]
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	1c5a      	adds	r2, r3, #1
 8006d74:	6022      	str	r2, [r4, #0]
 8006d76:	701e      	strb	r6, [r3, #0]
 8006d78:	6962      	ldr	r2, [r4, #20]
 8006d7a:	1c43      	adds	r3, r0, #1
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d004      	beq.n	8006d8a <__swbuf_r+0x5a>
 8006d80:	89a3      	ldrh	r3, [r4, #12]
 8006d82:	07db      	lsls	r3, r3, #31
 8006d84:	d506      	bpl.n	8006d94 <__swbuf_r+0x64>
 8006d86:	2e0a      	cmp	r6, #10
 8006d88:	d104      	bne.n	8006d94 <__swbuf_r+0x64>
 8006d8a:	4621      	mov	r1, r4
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	f7ff fddd 	bl	800694c <_fflush_r>
 8006d92:	b938      	cbnz	r0, 8006da4 <__swbuf_r+0x74>
 8006d94:	4638      	mov	r0, r7
 8006d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d98:	4621      	mov	r1, r4
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	f000 f806 	bl	8006dac <__swsetup_r>
 8006da0:	2800      	cmp	r0, #0
 8006da2:	d0d5      	beq.n	8006d50 <__swbuf_r+0x20>
 8006da4:	f04f 37ff 	mov.w	r7, #4294967295
 8006da8:	e7f4      	b.n	8006d94 <__swbuf_r+0x64>
	...

08006dac <__swsetup_r>:
 8006dac:	b538      	push	{r3, r4, r5, lr}
 8006dae:	4b2a      	ldr	r3, [pc, #168]	; (8006e58 <__swsetup_r+0xac>)
 8006db0:	4605      	mov	r5, r0
 8006db2:	6818      	ldr	r0, [r3, #0]
 8006db4:	460c      	mov	r4, r1
 8006db6:	b118      	cbz	r0, 8006dc0 <__swsetup_r+0x14>
 8006db8:	6a03      	ldr	r3, [r0, #32]
 8006dba:	b90b      	cbnz	r3, 8006dc0 <__swsetup_r+0x14>
 8006dbc:	f7fe f95c 	bl	8005078 <__sinit>
 8006dc0:	89a3      	ldrh	r3, [r4, #12]
 8006dc2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006dc6:	0718      	lsls	r0, r3, #28
 8006dc8:	d422      	bmi.n	8006e10 <__swsetup_r+0x64>
 8006dca:	06d9      	lsls	r1, r3, #27
 8006dcc:	d407      	bmi.n	8006dde <__swsetup_r+0x32>
 8006dce:	2309      	movs	r3, #9
 8006dd0:	602b      	str	r3, [r5, #0]
 8006dd2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dda:	81a3      	strh	r3, [r4, #12]
 8006ddc:	e034      	b.n	8006e48 <__swsetup_r+0x9c>
 8006dde:	0758      	lsls	r0, r3, #29
 8006de0:	d512      	bpl.n	8006e08 <__swsetup_r+0x5c>
 8006de2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006de4:	b141      	cbz	r1, 8006df8 <__swsetup_r+0x4c>
 8006de6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dea:	4299      	cmp	r1, r3
 8006dec:	d002      	beq.n	8006df4 <__swsetup_r+0x48>
 8006dee:	4628      	mov	r0, r5
 8006df0:	f7ff f8b6 	bl	8005f60 <_free_r>
 8006df4:	2300      	movs	r3, #0
 8006df6:	6363      	str	r3, [r4, #52]	; 0x34
 8006df8:	89a3      	ldrh	r3, [r4, #12]
 8006dfa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006dfe:	81a3      	strh	r3, [r4, #12]
 8006e00:	2300      	movs	r3, #0
 8006e02:	6063      	str	r3, [r4, #4]
 8006e04:	6923      	ldr	r3, [r4, #16]
 8006e06:	6023      	str	r3, [r4, #0]
 8006e08:	89a3      	ldrh	r3, [r4, #12]
 8006e0a:	f043 0308 	orr.w	r3, r3, #8
 8006e0e:	81a3      	strh	r3, [r4, #12]
 8006e10:	6923      	ldr	r3, [r4, #16]
 8006e12:	b94b      	cbnz	r3, 8006e28 <__swsetup_r+0x7c>
 8006e14:	89a3      	ldrh	r3, [r4, #12]
 8006e16:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e1e:	d003      	beq.n	8006e28 <__swsetup_r+0x7c>
 8006e20:	4621      	mov	r1, r4
 8006e22:	4628      	mov	r0, r5
 8006e24:	f000 f883 	bl	8006f2e <__smakebuf_r>
 8006e28:	89a0      	ldrh	r0, [r4, #12]
 8006e2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e2e:	f010 0301 	ands.w	r3, r0, #1
 8006e32:	d00a      	beq.n	8006e4a <__swsetup_r+0x9e>
 8006e34:	2300      	movs	r3, #0
 8006e36:	60a3      	str	r3, [r4, #8]
 8006e38:	6963      	ldr	r3, [r4, #20]
 8006e3a:	425b      	negs	r3, r3
 8006e3c:	61a3      	str	r3, [r4, #24]
 8006e3e:	6923      	ldr	r3, [r4, #16]
 8006e40:	b943      	cbnz	r3, 8006e54 <__swsetup_r+0xa8>
 8006e42:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e46:	d1c4      	bne.n	8006dd2 <__swsetup_r+0x26>
 8006e48:	bd38      	pop	{r3, r4, r5, pc}
 8006e4a:	0781      	lsls	r1, r0, #30
 8006e4c:	bf58      	it	pl
 8006e4e:	6963      	ldrpl	r3, [r4, #20]
 8006e50:	60a3      	str	r3, [r4, #8]
 8006e52:	e7f4      	b.n	8006e3e <__swsetup_r+0x92>
 8006e54:	2000      	movs	r0, #0
 8006e56:	e7f7      	b.n	8006e48 <__swsetup_r+0x9c>
 8006e58:	20000068 	.word	0x20000068

08006e5c <_raise_r>:
 8006e5c:	291f      	cmp	r1, #31
 8006e5e:	b538      	push	{r3, r4, r5, lr}
 8006e60:	4604      	mov	r4, r0
 8006e62:	460d      	mov	r5, r1
 8006e64:	d904      	bls.n	8006e70 <_raise_r+0x14>
 8006e66:	2316      	movs	r3, #22
 8006e68:	6003      	str	r3, [r0, #0]
 8006e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e6e:	bd38      	pop	{r3, r4, r5, pc}
 8006e70:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006e72:	b112      	cbz	r2, 8006e7a <_raise_r+0x1e>
 8006e74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e78:	b94b      	cbnz	r3, 8006e8e <_raise_r+0x32>
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	f000 f830 	bl	8006ee0 <_getpid_r>
 8006e80:	462a      	mov	r2, r5
 8006e82:	4601      	mov	r1, r0
 8006e84:	4620      	mov	r0, r4
 8006e86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e8a:	f000 b817 	b.w	8006ebc <_kill_r>
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d00a      	beq.n	8006ea8 <_raise_r+0x4c>
 8006e92:	1c59      	adds	r1, r3, #1
 8006e94:	d103      	bne.n	8006e9e <_raise_r+0x42>
 8006e96:	2316      	movs	r3, #22
 8006e98:	6003      	str	r3, [r0, #0]
 8006e9a:	2001      	movs	r0, #1
 8006e9c:	e7e7      	b.n	8006e6e <_raise_r+0x12>
 8006e9e:	2400      	movs	r4, #0
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ea6:	4798      	blx	r3
 8006ea8:	2000      	movs	r0, #0
 8006eaa:	e7e0      	b.n	8006e6e <_raise_r+0x12>

08006eac <raise>:
 8006eac:	4b02      	ldr	r3, [pc, #8]	; (8006eb8 <raise+0xc>)
 8006eae:	4601      	mov	r1, r0
 8006eb0:	6818      	ldr	r0, [r3, #0]
 8006eb2:	f7ff bfd3 	b.w	8006e5c <_raise_r>
 8006eb6:	bf00      	nop
 8006eb8:	20000068 	.word	0x20000068

08006ebc <_kill_r>:
 8006ebc:	b538      	push	{r3, r4, r5, lr}
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	4d06      	ldr	r5, [pc, #24]	; (8006edc <_kill_r+0x20>)
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	4608      	mov	r0, r1
 8006ec6:	4611      	mov	r1, r2
 8006ec8:	602b      	str	r3, [r5, #0]
 8006eca:	f7fa fdd8 	bl	8001a7e <_kill>
 8006ece:	1c43      	adds	r3, r0, #1
 8006ed0:	d102      	bne.n	8006ed8 <_kill_r+0x1c>
 8006ed2:	682b      	ldr	r3, [r5, #0]
 8006ed4:	b103      	cbz	r3, 8006ed8 <_kill_r+0x1c>
 8006ed6:	6023      	str	r3, [r4, #0]
 8006ed8:	bd38      	pop	{r3, r4, r5, pc}
 8006eda:	bf00      	nop
 8006edc:	20000470 	.word	0x20000470

08006ee0 <_getpid_r>:
 8006ee0:	f7fa bdc6 	b.w	8001a70 <_getpid>

08006ee4 <__swhatbuf_r>:
 8006ee4:	b570      	push	{r4, r5, r6, lr}
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eec:	4615      	mov	r5, r2
 8006eee:	2900      	cmp	r1, #0
 8006ef0:	461e      	mov	r6, r3
 8006ef2:	b096      	sub	sp, #88	; 0x58
 8006ef4:	da0c      	bge.n	8006f10 <__swhatbuf_r+0x2c>
 8006ef6:	89a3      	ldrh	r3, [r4, #12]
 8006ef8:	2100      	movs	r1, #0
 8006efa:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006efe:	bf0c      	ite	eq
 8006f00:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006f04:	2340      	movne	r3, #64	; 0x40
 8006f06:	2000      	movs	r0, #0
 8006f08:	6031      	str	r1, [r6, #0]
 8006f0a:	602b      	str	r3, [r5, #0]
 8006f0c:	b016      	add	sp, #88	; 0x58
 8006f0e:	bd70      	pop	{r4, r5, r6, pc}
 8006f10:	466a      	mov	r2, sp
 8006f12:	f000 f849 	bl	8006fa8 <_fstat_r>
 8006f16:	2800      	cmp	r0, #0
 8006f18:	dbed      	blt.n	8006ef6 <__swhatbuf_r+0x12>
 8006f1a:	9901      	ldr	r1, [sp, #4]
 8006f1c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006f20:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006f24:	4259      	negs	r1, r3
 8006f26:	4159      	adcs	r1, r3
 8006f28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f2c:	e7eb      	b.n	8006f06 <__swhatbuf_r+0x22>

08006f2e <__smakebuf_r>:
 8006f2e:	898b      	ldrh	r3, [r1, #12]
 8006f30:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f32:	079d      	lsls	r5, r3, #30
 8006f34:	4606      	mov	r6, r0
 8006f36:	460c      	mov	r4, r1
 8006f38:	d507      	bpl.n	8006f4a <__smakebuf_r+0x1c>
 8006f3a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f3e:	6023      	str	r3, [r4, #0]
 8006f40:	6123      	str	r3, [r4, #16]
 8006f42:	2301      	movs	r3, #1
 8006f44:	6163      	str	r3, [r4, #20]
 8006f46:	b002      	add	sp, #8
 8006f48:	bd70      	pop	{r4, r5, r6, pc}
 8006f4a:	466a      	mov	r2, sp
 8006f4c:	ab01      	add	r3, sp, #4
 8006f4e:	f7ff ffc9 	bl	8006ee4 <__swhatbuf_r>
 8006f52:	9900      	ldr	r1, [sp, #0]
 8006f54:	4605      	mov	r5, r0
 8006f56:	4630      	mov	r0, r6
 8006f58:	f7ff f872 	bl	8006040 <_malloc_r>
 8006f5c:	b948      	cbnz	r0, 8006f72 <__smakebuf_r+0x44>
 8006f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f62:	059a      	lsls	r2, r3, #22
 8006f64:	d4ef      	bmi.n	8006f46 <__smakebuf_r+0x18>
 8006f66:	f023 0303 	bic.w	r3, r3, #3
 8006f6a:	f043 0302 	orr.w	r3, r3, #2
 8006f6e:	81a3      	strh	r3, [r4, #12]
 8006f70:	e7e3      	b.n	8006f3a <__smakebuf_r+0xc>
 8006f72:	89a3      	ldrh	r3, [r4, #12]
 8006f74:	6020      	str	r0, [r4, #0]
 8006f76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f7a:	81a3      	strh	r3, [r4, #12]
 8006f7c:	9b00      	ldr	r3, [sp, #0]
 8006f7e:	6120      	str	r0, [r4, #16]
 8006f80:	6163      	str	r3, [r4, #20]
 8006f82:	9b01      	ldr	r3, [sp, #4]
 8006f84:	b15b      	cbz	r3, 8006f9e <__smakebuf_r+0x70>
 8006f86:	4630      	mov	r0, r6
 8006f88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f8c:	f000 f81e 	bl	8006fcc <_isatty_r>
 8006f90:	b128      	cbz	r0, 8006f9e <__smakebuf_r+0x70>
 8006f92:	89a3      	ldrh	r3, [r4, #12]
 8006f94:	f023 0303 	bic.w	r3, r3, #3
 8006f98:	f043 0301 	orr.w	r3, r3, #1
 8006f9c:	81a3      	strh	r3, [r4, #12]
 8006f9e:	89a3      	ldrh	r3, [r4, #12]
 8006fa0:	431d      	orrs	r5, r3
 8006fa2:	81a5      	strh	r5, [r4, #12]
 8006fa4:	e7cf      	b.n	8006f46 <__smakebuf_r+0x18>
	...

08006fa8 <_fstat_r>:
 8006fa8:	b538      	push	{r3, r4, r5, lr}
 8006faa:	2300      	movs	r3, #0
 8006fac:	4d06      	ldr	r5, [pc, #24]	; (8006fc8 <_fstat_r+0x20>)
 8006fae:	4604      	mov	r4, r0
 8006fb0:	4608      	mov	r0, r1
 8006fb2:	4611      	mov	r1, r2
 8006fb4:	602b      	str	r3, [r5, #0]
 8006fb6:	f7fa fda4 	bl	8001b02 <_fstat>
 8006fba:	1c43      	adds	r3, r0, #1
 8006fbc:	d102      	bne.n	8006fc4 <_fstat_r+0x1c>
 8006fbe:	682b      	ldr	r3, [r5, #0]
 8006fc0:	b103      	cbz	r3, 8006fc4 <_fstat_r+0x1c>
 8006fc2:	6023      	str	r3, [r4, #0]
 8006fc4:	bd38      	pop	{r3, r4, r5, pc}
 8006fc6:	bf00      	nop
 8006fc8:	20000470 	.word	0x20000470

08006fcc <_isatty_r>:
 8006fcc:	b538      	push	{r3, r4, r5, lr}
 8006fce:	2300      	movs	r3, #0
 8006fd0:	4d05      	ldr	r5, [pc, #20]	; (8006fe8 <_isatty_r+0x1c>)
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	4608      	mov	r0, r1
 8006fd6:	602b      	str	r3, [r5, #0]
 8006fd8:	f7fa fda2 	bl	8001b20 <_isatty>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d102      	bne.n	8006fe6 <_isatty_r+0x1a>
 8006fe0:	682b      	ldr	r3, [r5, #0]
 8006fe2:	b103      	cbz	r3, 8006fe6 <_isatty_r+0x1a>
 8006fe4:	6023      	str	r3, [r4, #0]
 8006fe6:	bd38      	pop	{r3, r4, r5, pc}
 8006fe8:	20000470 	.word	0x20000470

08006fec <_init>:
 8006fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fee:	bf00      	nop
 8006ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ff2:	bc08      	pop	{r3}
 8006ff4:	469e      	mov	lr, r3
 8006ff6:	4770      	bx	lr

08006ff8 <_fini>:
 8006ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffa:	bf00      	nop
 8006ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ffe:	bc08      	pop	{r3}
 8007000:	469e      	mov	lr, r3
 8007002:	4770      	bx	lr
