

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_UNPK_W'
================================================================
* Date:           Fri Oct  3 15:43:14 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.794 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- UNPK_W  |       24|       24|         2|          1|          1|    24|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 5 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_32, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_33, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_34, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_44, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_45, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_46, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_47, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_48, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_49, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_50, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_51, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_52, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_53, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_54, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_55, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_56, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_57, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_58, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_59, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_60, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_61, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile1_V_62, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_32, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_33, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_34, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_44, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_45, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_46, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_47, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_48, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_49, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_50, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_51, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_52, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_53, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_54, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_55, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_56, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_57, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_58, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_59, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_60, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_61, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile0_V_62, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_in01, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_in12, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %w"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%w_1 = load i5 %w" [activation_accelerator.cpp:633]   --->   Operation 74 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.75ns)   --->   "%icmp_ln633 = icmp_eq  i5 %w_1, i5 24" [activation_accelerator.cpp:633]   --->   Operation 75 'icmp' 'icmp_ln633' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln633 = add i5 %w_1, i5 1" [activation_accelerator.cpp:633]   --->   Operation 77 'add' 'add_ln633' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln633 = br i1 %icmp_ln633, void %for.inc.split, void %for.end49_ifconv.exitStub" [activation_accelerator.cpp:633]   --->   Operation 78 'br' 'br_ln633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln633 = store i5 %add_ln633, i5 %w" [activation_accelerator.cpp:633]   --->   Operation 79 'store' 'store_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.42>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 278 'ret' 'ret_ln0' <Predicate = (icmp_ln633)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln633 = zext i5 %w_1" [activation_accelerator.cpp:633]   --->   Operation 80 'zext' 'zext_ln633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln634 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:634]   --->   Operation 81 'specpipeline' 'specpipeline_ln634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [activation_accelerator.cpp:633]   --->   Operation 82 'specloopname' 'specloopname_ln633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.55ns)   --->   "%w0 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %s_in01" [activation_accelerator.cpp:635]   --->   Operation 83 'read' 'w0' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_2 : Operation 84 [1/1] (1.55ns)   --->   "%w1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %s_in12" [activation_accelerator.cpp:636]   --->   Operation 84 'read' 'w1' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i512 %w0"   --->   Operation 85 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 16, i32 31"   --->   Operation 86 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 32, i32 47"   --->   Operation 87 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 48, i32 63"   --->   Operation 88 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 64, i32 79"   --->   Operation 89 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 80, i32 95"   --->   Operation 90 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 96, i32 111"   --->   Operation 91 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 112, i32 127"   --->   Operation 92 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 128, i32 143"   --->   Operation 93 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 144, i32 159"   --->   Operation 94 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 160, i32 175"   --->   Operation 95 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 176, i32 191"   --->   Operation 96 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 192, i32 207"   --->   Operation 97 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 208, i32 223"   --->   Operation 98 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 224, i32 239"   --->   Operation 99 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 240, i32 255"   --->   Operation 100 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 256, i32 271"   --->   Operation 101 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 272, i32 287"   --->   Operation 102 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 288, i32 303"   --->   Operation 103 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 304, i32 319"   --->   Operation 104 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 320, i32 335"   --->   Operation 105 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 336, i32 351"   --->   Operation 106 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 352, i32 367"   --->   Operation 107 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 368, i32 383"   --->   Operation 108 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 384, i32 399"   --->   Operation 109 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 400, i32 415"   --->   Operation 110 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 416, i32 431"   --->   Operation 111 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 432, i32 447"   --->   Operation 112 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 448, i32 463"   --->   Operation 113 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 464, i32 479"   --->   Operation 114 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 480, i32 495"   --->   Operation 115 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w0, i32 496, i32 511"   --->   Operation 116 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln628_1 = trunc i512 %w1"   --->   Operation 117 'trunc' 'trunc_ln628_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 16, i32 31"   --->   Operation 118 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 32, i32 47"   --->   Operation 119 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 48, i32 63"   --->   Operation 120 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 64, i32 79"   --->   Operation 121 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 80, i32 95"   --->   Operation 122 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 96, i32 111"   --->   Operation 123 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 112, i32 127"   --->   Operation 124 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 128, i32 143"   --->   Operation 125 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 144, i32 159"   --->   Operation 126 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 160, i32 175"   --->   Operation 127 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 176, i32 191"   --->   Operation 128 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 192, i32 207"   --->   Operation 129 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 208, i32 223"   --->   Operation 130 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 224, i32 239"   --->   Operation 131 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 240, i32 255"   --->   Operation 132 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 256, i32 271"   --->   Operation 133 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 272, i32 287"   --->   Operation 134 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 288, i32 303"   --->   Operation 135 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 304, i32 319"   --->   Operation 136 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 320, i32 335"   --->   Operation 137 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 336, i32 351"   --->   Operation 138 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 352, i32 367"   --->   Operation 139 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 368, i32 383"   --->   Operation 140 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 384, i32 399"   --->   Operation 141 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 400, i32 415"   --->   Operation 142 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 416, i32 431"   --->   Operation 143 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 432, i32 447"   --->   Operation 144 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 448, i32 463"   --->   Operation 145 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 464, i32 479"   --->   Operation 146 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 480, i32 495"   --->   Operation 147 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %w1, i32 496, i32 511"   --->   Operation 148 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tile0_V_addr = getelementptr i16 %tile0_V, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 149 'getelementptr' 'tile0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %trunc_ln628, i5 %tile0_V_addr" [activation_accelerator.cpp:646]   --->   Operation 150 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tile1_V_addr = getelementptr i16 %tile1_V, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 151 'getelementptr' 'tile1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %trunc_ln628_1, i5 %tile1_V_addr" [activation_accelerator.cpp:647]   --->   Operation 152 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tile0_V_32_addr = getelementptr i16 %tile0_V_32, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 153 'getelementptr' 'tile0_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_s, i5 %tile0_V_32_addr" [activation_accelerator.cpp:646]   --->   Operation 154 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tile1_V_32_addr = getelementptr i16 %tile1_V_32, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 155 'getelementptr' 'tile1_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_51, i5 %tile1_V_32_addr" [activation_accelerator.cpp:647]   --->   Operation 156 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tile0_V_33_addr = getelementptr i16 %tile0_V_33, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 157 'getelementptr' 'tile0_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_21, i5 %tile0_V_33_addr" [activation_accelerator.cpp:646]   --->   Operation 158 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tile1_V_33_addr = getelementptr i16 %tile1_V_33, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 159 'getelementptr' 'tile1_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_52, i5 %tile1_V_33_addr" [activation_accelerator.cpp:647]   --->   Operation 160 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tile0_V_34_addr = getelementptr i16 %tile0_V_34, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 161 'getelementptr' 'tile0_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_22, i5 %tile0_V_34_addr" [activation_accelerator.cpp:646]   --->   Operation 162 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tile1_V_34_addr = getelementptr i16 %tile1_V_34, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 163 'getelementptr' 'tile1_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_53, i5 %tile1_V_34_addr" [activation_accelerator.cpp:647]   --->   Operation 164 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tile0_V_35_addr = getelementptr i16 %tile0_V_35, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 165 'getelementptr' 'tile0_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_23, i5 %tile0_V_35_addr" [activation_accelerator.cpp:646]   --->   Operation 166 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tile1_V_35_addr = getelementptr i16 %tile1_V_35, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 167 'getelementptr' 'tile1_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_54, i5 %tile1_V_35_addr" [activation_accelerator.cpp:647]   --->   Operation 168 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tile0_V_36_addr = getelementptr i16 %tile0_V_36, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 169 'getelementptr' 'tile0_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_24, i5 %tile0_V_36_addr" [activation_accelerator.cpp:646]   --->   Operation 170 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tile1_V_36_addr = getelementptr i16 %tile1_V_36, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 171 'getelementptr' 'tile1_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_55, i5 %tile1_V_36_addr" [activation_accelerator.cpp:647]   --->   Operation 172 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tile0_V_37_addr = getelementptr i16 %tile0_V_37, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 173 'getelementptr' 'tile0_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_25, i5 %tile0_V_37_addr" [activation_accelerator.cpp:646]   --->   Operation 174 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tile1_V_37_addr = getelementptr i16 %tile1_V_37, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 175 'getelementptr' 'tile1_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_56, i5 %tile1_V_37_addr" [activation_accelerator.cpp:647]   --->   Operation 176 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tile0_V_38_addr = getelementptr i16 %tile0_V_38, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 177 'getelementptr' 'tile0_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_26, i5 %tile0_V_38_addr" [activation_accelerator.cpp:646]   --->   Operation 178 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tile1_V_38_addr = getelementptr i16 %tile1_V_38, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 179 'getelementptr' 'tile1_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_57, i5 %tile1_V_38_addr" [activation_accelerator.cpp:647]   --->   Operation 180 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tile0_V_39_addr = getelementptr i16 %tile0_V_39, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 181 'getelementptr' 'tile0_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_27, i5 %tile0_V_39_addr" [activation_accelerator.cpp:646]   --->   Operation 182 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tile1_V_39_addr = getelementptr i16 %tile1_V_39, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 183 'getelementptr' 'tile1_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_58, i5 %tile1_V_39_addr" [activation_accelerator.cpp:647]   --->   Operation 184 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tile0_V_40_addr = getelementptr i16 %tile0_V_40, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 185 'getelementptr' 'tile0_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_28, i5 %tile0_V_40_addr" [activation_accelerator.cpp:646]   --->   Operation 186 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tile1_V_40_addr = getelementptr i16 %tile1_V_40, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 187 'getelementptr' 'tile1_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_59, i5 %tile1_V_40_addr" [activation_accelerator.cpp:647]   --->   Operation 188 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tile0_V_41_addr = getelementptr i16 %tile0_V_41, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 189 'getelementptr' 'tile0_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_29, i5 %tile0_V_41_addr" [activation_accelerator.cpp:646]   --->   Operation 190 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tile1_V_41_addr = getelementptr i16 %tile1_V_41, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 191 'getelementptr' 'tile1_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_60, i5 %tile1_V_41_addr" [activation_accelerator.cpp:647]   --->   Operation 192 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tile0_V_42_addr = getelementptr i16 %tile0_V_42, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 193 'getelementptr' 'tile0_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_30, i5 %tile0_V_42_addr" [activation_accelerator.cpp:646]   --->   Operation 194 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tile1_V_42_addr = getelementptr i16 %tile1_V_42, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 195 'getelementptr' 'tile1_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_61, i5 %tile1_V_42_addr" [activation_accelerator.cpp:647]   --->   Operation 196 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tile0_V_43_addr = getelementptr i16 %tile0_V_43, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 197 'getelementptr' 'tile0_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_31, i5 %tile0_V_43_addr" [activation_accelerator.cpp:646]   --->   Operation 198 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tile1_V_43_addr = getelementptr i16 %tile1_V_43, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 199 'getelementptr' 'tile1_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_62, i5 %tile1_V_43_addr" [activation_accelerator.cpp:647]   --->   Operation 200 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tile0_V_44_addr = getelementptr i16 %tile0_V_44, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 201 'getelementptr' 'tile0_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_32, i5 %tile0_V_44_addr" [activation_accelerator.cpp:646]   --->   Operation 202 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tile1_V_44_addr = getelementptr i16 %tile1_V_44, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 203 'getelementptr' 'tile1_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_63, i5 %tile1_V_44_addr" [activation_accelerator.cpp:647]   --->   Operation 204 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tile0_V_45_addr = getelementptr i16 %tile0_V_45, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 205 'getelementptr' 'tile0_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_33, i5 %tile0_V_45_addr" [activation_accelerator.cpp:646]   --->   Operation 206 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tile1_V_45_addr = getelementptr i16 %tile1_V_45, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 207 'getelementptr' 'tile1_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_64, i5 %tile1_V_45_addr" [activation_accelerator.cpp:647]   --->   Operation 208 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tile0_V_46_addr = getelementptr i16 %tile0_V_46, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 209 'getelementptr' 'tile0_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_34, i5 %tile0_V_46_addr" [activation_accelerator.cpp:646]   --->   Operation 210 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tile1_V_46_addr = getelementptr i16 %tile1_V_46, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 211 'getelementptr' 'tile1_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_65, i5 %tile1_V_46_addr" [activation_accelerator.cpp:647]   --->   Operation 212 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tile0_V_47_addr = getelementptr i16 %tile0_V_47, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 213 'getelementptr' 'tile0_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_35, i5 %tile0_V_47_addr" [activation_accelerator.cpp:646]   --->   Operation 214 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tile1_V_47_addr = getelementptr i16 %tile1_V_47, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 215 'getelementptr' 'tile1_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_66, i5 %tile1_V_47_addr" [activation_accelerator.cpp:647]   --->   Operation 216 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tile0_V_48_addr = getelementptr i16 %tile0_V_48, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 217 'getelementptr' 'tile0_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_36, i5 %tile0_V_48_addr" [activation_accelerator.cpp:646]   --->   Operation 218 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tile1_V_48_addr = getelementptr i16 %tile1_V_48, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 219 'getelementptr' 'tile1_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_67, i5 %tile1_V_48_addr" [activation_accelerator.cpp:647]   --->   Operation 220 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tile0_V_49_addr = getelementptr i16 %tile0_V_49, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 221 'getelementptr' 'tile0_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_37, i5 %tile0_V_49_addr" [activation_accelerator.cpp:646]   --->   Operation 222 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tile1_V_49_addr = getelementptr i16 %tile1_V_49, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 223 'getelementptr' 'tile1_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_68, i5 %tile1_V_49_addr" [activation_accelerator.cpp:647]   --->   Operation 224 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tile0_V_50_addr = getelementptr i16 %tile0_V_50, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 225 'getelementptr' 'tile0_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_38, i5 %tile0_V_50_addr" [activation_accelerator.cpp:646]   --->   Operation 226 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tile1_V_50_addr = getelementptr i16 %tile1_V_50, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 227 'getelementptr' 'tile1_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_69, i5 %tile1_V_50_addr" [activation_accelerator.cpp:647]   --->   Operation 228 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tile0_V_51_addr = getelementptr i16 %tile0_V_51, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 229 'getelementptr' 'tile0_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_39, i5 %tile0_V_51_addr" [activation_accelerator.cpp:646]   --->   Operation 230 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tile1_V_51_addr = getelementptr i16 %tile1_V_51, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 231 'getelementptr' 'tile1_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_70, i5 %tile1_V_51_addr" [activation_accelerator.cpp:647]   --->   Operation 232 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tile0_V_52_addr = getelementptr i16 %tile0_V_52, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 233 'getelementptr' 'tile0_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_40, i5 %tile0_V_52_addr" [activation_accelerator.cpp:646]   --->   Operation 234 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tile1_V_52_addr = getelementptr i16 %tile1_V_52, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 235 'getelementptr' 'tile1_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_71, i5 %tile1_V_52_addr" [activation_accelerator.cpp:647]   --->   Operation 236 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tile0_V_53_addr = getelementptr i16 %tile0_V_53, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 237 'getelementptr' 'tile0_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_41, i5 %tile0_V_53_addr" [activation_accelerator.cpp:646]   --->   Operation 238 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tile1_V_53_addr = getelementptr i16 %tile1_V_53, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 239 'getelementptr' 'tile1_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_72, i5 %tile1_V_53_addr" [activation_accelerator.cpp:647]   --->   Operation 240 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tile0_V_54_addr = getelementptr i16 %tile0_V_54, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 241 'getelementptr' 'tile0_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_42, i5 %tile0_V_54_addr" [activation_accelerator.cpp:646]   --->   Operation 242 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tile1_V_54_addr = getelementptr i16 %tile1_V_54, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 243 'getelementptr' 'tile1_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_73, i5 %tile1_V_54_addr" [activation_accelerator.cpp:647]   --->   Operation 244 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tile0_V_55_addr = getelementptr i16 %tile0_V_55, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 245 'getelementptr' 'tile0_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_43, i5 %tile0_V_55_addr" [activation_accelerator.cpp:646]   --->   Operation 246 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tile1_V_55_addr = getelementptr i16 %tile1_V_55, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 247 'getelementptr' 'tile1_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_74, i5 %tile1_V_55_addr" [activation_accelerator.cpp:647]   --->   Operation 248 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tile0_V_56_addr = getelementptr i16 %tile0_V_56, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 249 'getelementptr' 'tile0_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_44, i5 %tile0_V_56_addr" [activation_accelerator.cpp:646]   --->   Operation 250 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tile1_V_56_addr = getelementptr i16 %tile1_V_56, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 251 'getelementptr' 'tile1_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_75, i5 %tile1_V_56_addr" [activation_accelerator.cpp:647]   --->   Operation 252 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tile0_V_57_addr = getelementptr i16 %tile0_V_57, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 253 'getelementptr' 'tile0_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_45, i5 %tile0_V_57_addr" [activation_accelerator.cpp:646]   --->   Operation 254 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tile1_V_57_addr = getelementptr i16 %tile1_V_57, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 255 'getelementptr' 'tile1_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_76, i5 %tile1_V_57_addr" [activation_accelerator.cpp:647]   --->   Operation 256 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tile0_V_58_addr = getelementptr i16 %tile0_V_58, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 257 'getelementptr' 'tile0_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_46, i5 %tile0_V_58_addr" [activation_accelerator.cpp:646]   --->   Operation 258 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tile1_V_58_addr = getelementptr i16 %tile1_V_58, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 259 'getelementptr' 'tile1_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_77, i5 %tile1_V_58_addr" [activation_accelerator.cpp:647]   --->   Operation 260 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tile0_V_59_addr = getelementptr i16 %tile0_V_59, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 261 'getelementptr' 'tile0_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_47, i5 %tile0_V_59_addr" [activation_accelerator.cpp:646]   --->   Operation 262 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tile1_V_59_addr = getelementptr i16 %tile1_V_59, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 263 'getelementptr' 'tile1_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_78, i5 %tile1_V_59_addr" [activation_accelerator.cpp:647]   --->   Operation 264 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tile0_V_60_addr = getelementptr i16 %tile0_V_60, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 265 'getelementptr' 'tile0_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_48, i5 %tile0_V_60_addr" [activation_accelerator.cpp:646]   --->   Operation 266 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tile1_V_60_addr = getelementptr i16 %tile1_V_60, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 267 'getelementptr' 'tile1_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_79, i5 %tile1_V_60_addr" [activation_accelerator.cpp:647]   --->   Operation 268 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tile0_V_61_addr = getelementptr i16 %tile0_V_61, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 269 'getelementptr' 'tile0_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_49, i5 %tile0_V_61_addr" [activation_accelerator.cpp:646]   --->   Operation 270 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tile1_V_61_addr = getelementptr i16 %tile1_V_61, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 271 'getelementptr' 'tile1_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_80, i5 %tile1_V_61_addr" [activation_accelerator.cpp:647]   --->   Operation 272 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tile0_V_62_addr = getelementptr i16 %tile0_V_62, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:646]   --->   Operation 273 'getelementptr' 'tile0_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (1.23ns)   --->   "%store_ln646 = store i16 %tmp_50, i5 %tile0_V_62_addr" [activation_accelerator.cpp:646]   --->   Operation 274 'store' 'store_ln646' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tile1_V_62_addr = getelementptr i16 %tile1_V_62, i64 0, i64 %zext_ln633" [activation_accelerator.cpp:647]   --->   Operation 275 'getelementptr' 'tile1_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.23ns)   --->   "%store_ln647 = store i16 %tmp_81, i5 %tile1_V_62_addr" [activation_accelerator.cpp:647]   --->   Operation 276 'store' 'store_ln647' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln633 = br void %for.inc" [activation_accelerator.cpp:633]   --->   Operation 277 'br' 'br_ln633' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('w') [67]  (0 ns)
	'load' operation ('w', activation_accelerator.cpp:633) on local variable 'w' [137]  (0 ns)
	'add' operation ('add_ln633', activation_accelerator.cpp:633) [140]  (0.789 ns)
	'store' operation ('store_ln633', activation_accelerator.cpp:633) of variable 'add_ln633', activation_accelerator.cpp:633 on local variable 'w' [340]  (0.427 ns)

 <State 2>: 2.79ns
The critical path consists of the following:
	fifo read operation ('w0', activation_accelerator.cpp:635) on port 's_in01' (activation_accelerator.cpp:635) [146]  (1.56 ns)
	'store' operation ('store_ln646', activation_accelerator.cpp:646) of variable 'trunc_ln628' on array 'tile0_V' [213]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
