Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.4 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[1] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[4] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[5] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[2] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[0] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[7] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[5] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[1] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[2] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[4] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[3] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[0] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[7] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[8] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[3] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[8] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[6] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[6] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[6] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.07 seconds (max_rss 24.0 MiB, delta_rss +2.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   17 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 128
Swept block(s)      : 35
Constant Pins Marked: 17
# Clean circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1383
    .input     :      13
    .output    :      31
    0-LUT      :       3
    6-LUT      :     711
    RS_DSP_MULT:       1
    RS_TDP36K  :       1
    dffnre     :     307
    dffre      :     316
  Nets  : 1367
    Avg Fanout:     4.2
    Max Fanout:   695.0
    Min Fanout:     1.0
Warning 167: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 168: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 5
# Build Timing Graph
Warning 169: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 170: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Timing Graph Nodes: 7112
  Timing Graph Edges: 11762
  Timing Graph Levels: 12
# Build Timing Graph took 0.01 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Warning 171: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 172: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 5 clocks
  Netlist Clock '$abc$10228$auto$rtlil.cc:2506:Not$1430' Fanout: 1 pins (0.0%), 1 blocks (0.1%)
  Netlist Clock '$auto$clkbufmap.cc:298:execute$68028' Fanout: 139 pins (2.0%), 139 blocks (10.1%)
  Netlist Clock '$auto$clkbufmap.cc:298:execute$68031' Fanout: 214 pins (3.0%), 214 blocks (15.5%)
  Netlist Clock 'EthernetModule_inst.clk_10K' Fanout: 8 pins (0.1%), 8 blocks (0.6%)
  Netlist Clock 'phy_txclk' Fanout: 267 pins (3.8%), 267 blocks (19.3%)
# Load Timing Constraints
Warning 173: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 174: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
/nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/timing/read_sdc.cpp:1294 find_netlist_primary_ios: Assertion '!primary_inputs.count(orig_name)' failed.
ERROR: PAC: Design 10_100m_ethernet-fifo_convertor packing failed
Design 10_100m_ethernet-fifo_convertor packing failed
    while executing
"packing"
    (file "../raptor_tcl.tcl" line 16)
