// Seed: 2364285342
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    output tri0  id_2,
    output wor   id_3,
    input  tri1  id_4,
    output tri1  id_5
);
  generate
    logic id_7[1 : -1] = id_7++;
  endgenerate
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output wand id_2
    , id_25,
    output uwire id_3
    , id_26,
    input tri id_4,
    output tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    output supply1 id_12,
    input wor id_13,
    inout supply0 id_14,
    output wor id_15,
    output uwire id_16,
    output tri1 id_17,
    output wand id_18,
    output wire id_19,
    input supply0 id_20,
    output wand id_21,
    output tri0 id_22,
    inout uwire id_23
);
  wire id_27;
  xor primCall (
      id_19,
      id_4,
      id_10,
      id_1,
      id_7,
      id_20,
      id_27,
      id_25,
      id_26,
      id_8,
      id_13,
      id_23,
      id_0,
      id_6,
      id_14,
      id_11
  );
  module_0 modCall_1 (
      id_20,
      id_16,
      id_14,
      id_22,
      id_14,
      id_19
  );
endmodule
