# vsim -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;run -all; exit" -wlf wave_file1.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=test" 
# Start time: 14:15:27 on Aug 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 3733396387
#  log -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                         Type                    Size  Value
# ----------------------------------------------------------------
# uvm_test_top                 test                    -     @469 
#   env_h                      env                     -     @476 
#     ragt_top[0]              rd_agt_top              -     @506 
#       agnth                  rd_agent                -     @513 
#         drvh                 rd_driver               -     @529 
#           rsp_port           uvm_analysis_port       -     @544 
#           seq_item_port      uvm_seq_item_pull_port  -     @536 
#         monh                 rd_monitor              -     @522 
#         seqrh                rd_sequencer            -     @552 
#           rsp_export         uvm_analysis_export     -     @559 
#           seq_item_export    uvm_seq_item_pull_imp   -     @653 
#           arbitration_queue  array                   0     -    
#           lock_queue         array                   0     -    
#           num_last_reqs      integral                32    'd1  
#           num_last_rsps      integral                32    'd1  
#     wagt_top[0]              wr_agt_top              -     @495 
#       agnth                  wr_agent                -     @668 
#         drvh                 wr_driver               -     @684 
#           rsp_port           uvm_analysis_port       -     @699 
#           seq_item_port      uvm_seq_item_pull_port  -     @691 
#         monh                 wr_monitor              -     @677 
#         seqrh                wr_sequencer            -     @707 
#           rsp_export         uvm_analysis_export     -     @714 
#           seq_item_export    uvm_seq_item_pull_imp   -     @808 
#           arbitration_queue  array                   0     -    
#           lock_queue         array                   0     -    
#           num_last_reqs      integral                32    'd1  
#           num_last_rsps      integral                32    'd1  
# ----------------------------------------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [UVMTOP]     1
# ** Note: $finish    : /home/cad/eda/Mentor_Graphics/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 215  Instance: /top
# End time: 14:15:30 on Aug 10,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
