# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_30d6_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
