<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Resource Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</p>
        <p>Date: Mon Oct 28 15:10:18 2024
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>144 TQ</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Temp</td>
                <td>-40:25:100</td>
            </tr>
            <tr>
                <td>Voltage</td>
                <td>1.26:1.20:1.14</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.2V</td>
            </tr>
            <tr>
                <td>Ramp Rate</td>
                <td>100ms Minimum</td>
            </tr>
            <tr>
                <td>System Controller Suspend Mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>PLL Supply Voltage</td>
                <td>3.3V</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 3.3V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>No</td>
            </tr>
            <tr>
                <td>Restrict SPI Pins</td>
                <td>No</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>FineSteeringMirror</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/synthesis/FineSteeringMirror.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Enable Single Event Transient mitigation</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Enable Design Separation Methodology</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>2681</td>
                <td>12084</td>
                <td>22.19</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>2606</td>
                <td>12084</td>
                <td>21.57</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>252</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>85</td>
                <td>84</td>
                <td>101.19</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>85</td>
                <td>84</td>
                <td>101.19</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>37</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM64x18</td>
                <td>0</td>
                <td>22</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM1K18</td>
                <td>9</td>
                <td>21</td>
                <td>42.86</td>
            </tr>
            <tr>
                <td>MACC</td>
                <td>0</td>
                <td>22</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Chip Globals</td>
                <td>8</td>
                <td>8</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>Row Global</td>
                <td>1</td>
                <td>272</td>
                <td>0.37</td>
            </tr>
            <tr>
                <td>CCC</td>
                <td>2</td>
                <td>2</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>RCOSC_25_50MHZ</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>RCOSC_1MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>XTLOSC</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MSS</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>2357</td>
                <td>2282</td>
            </tr>
            <tr>
                <td>RAM64x18 Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>RAM1K18 Interface Logic</td>
                <td>324</td>
                <td>324</td>
            </tr>
            <tr>
                <td>MACC Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>2681</td>
                <td>2606</td>
            </tr>
        </table>
        <h2>MSS Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Cortex-M3*</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>eNVM (256KB)*</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>eSRAM*</td>
                <td>2</td>
                <td>2</td>
            </tr>
            <tr>
                <td>TIMER*</td>
                <td>2</td>
                <td>2</td>
            </tr>
            <tr>
                <td>CAN</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SPI</td>
                <td>0</td>
                <td>2</td>
            </tr>
            <tr>
                <td>I2C</td>
                <td>0</td>
                <td>2</td>
            </tr>
            <tr>
                <td>UART</td>
                <td>1</td>
                <td>2</td>
            </tr>
            <tr>
                <td>USB</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MAC</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>HPDMA</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PDMA</td>
                <td>1</td>
                <td>1</td>
            </tr>
        </table>
        <p>* These resources are always marked as used when you are using the MSS</p>
        <p/>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>67</td>
            </tr>
            <tr>
                <td>5</td>
                <td>27</td>
            </tr>
            <tr>
                <td>7</td>
                <td>2</td>
            </tr>
            <tr>
                <td>8</td>
                <td>6</td>
            </tr>
            <tr>
                <td>9</td>
                <td>6</td>
            </tr>
            <tr>
                <td>10</td>
                <td>15</td>
            </tr>
            <tr>
                <td>11</td>
                <td>5</td>
            </tr>
            <tr>
                <td>12</td>
                <td>10</td>
            </tr>
            <tr>
                <td>16</td>
                <td>1</td>
            </tr>
            <tr>
                <td>17</td>
                <td>1</td>
            </tr>
            <tr>
                <td>31</td>
                <td>1</td>
            </tr>
            <tr>
                <td>32</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>142</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>34</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>51</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>I/O Technology</h2>
        <table cellpadding="4">
            <tr>
                <th>I/O Standard</th>
                <th>Vddi</th>
                <th>Vref</th>
                <th>Input</th>
                <th>Output</th>
                <th>Bidirectional</th>
            </tr>
            <tr>
                <td>LVCMOS33</td>
                <td> 3.30v</td>
                <td> N/A</td>
                <td> 34</td>
                <td> 51</td>
                <td> 0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>2022</td>
                <td>INT_NET</td>
                <td>Net   : FCCC_C0_0_GL1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>32</td>
                <td>INT_NET</td>
                <td>Net   : FineSteeringMirror_sb_0/GL0_INST</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FineSteeringMirror_sb_0/CCC_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>31</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/UartClk3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>31</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/UartClk0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>31</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/UartClkLab</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/UartLabBitClockDiv/clko_i_inferred_clock_RNIJLCC/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>31</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/UartClk1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>26</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/ExtAddrInUart/UartClk</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/ExtAddrInUart/UartClkDiv/div_i_inferred_clock_RNIQKUB/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : FCCC_C0_0_GL0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>387</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/BootupReset/shot_i_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/BootupReset/shot_i_rep_RNIOJ31/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>208</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/RamBusAddress_i[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/GenRamAddrBus.2.IBUF_RamAddr_i/O</td>
            </tr>
            <tr>
                <td>203</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/FSMDacs_i/SpiRst_rep_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/FSMDacs_i/SpiRst_rep</td>
            </tr>
            <tr>
                <td>136</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/RamBusAddress_i[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/GenRamAddrBus.3.IBUF_RamAddr_i/O</td>
            </tr>
            <tr>
                <td>109</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/Uart0FifoReset_i_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart0FifoReset_i</td>
            </tr>
            <tr>
                <td>109</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/Uart1FifoReset_i_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart1FifoReset_i</td>
            </tr>
            <tr>
                <td>109</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/Uart3FifoReset_i_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart3FifoReset_i</td>
            </tr>
            <tr>
                <td>109</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/UartLabFifoReset_i_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/UartLabFifoReset_i</td>
            </tr>
            <tr>
                <td>103</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/ltc2378/SpiEnableDelayOneShot/shot_i_rep_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/ltc2378/SpiEnableDelayOneShot/shot_i_rep</td>
            </tr>
            <tr>
                <td>96</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/FSMDacs_i/N_210_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/FSMDacs_i/Spi/XferComplete_i_RNIHUCV1</td>
            </tr>
            <tr>
                <td>96</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/FSMDacs_i/DacWriteOutA_i_0_sqmuxa</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/FSMDacs_i/Spi/m22_0_a2</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>208</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/RamBusAddress_i[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/GenRamAddrBus.2.IBUF_RamAddr_i/O</td>
            </tr>
            <tr>
                <td>203</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/FSMDacs_i/SpiRst_rep_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/FSMDacs_i/SpiRst_rep</td>
            </tr>
            <tr>
                <td>136</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/RamBusAddress_i[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/GenRamAddrBus.3.IBUF_RamAddr_i/O</td>
            </tr>
            <tr>
                <td>109</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/Uart0FifoReset_i_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart0FifoReset_i</td>
            </tr>
            <tr>
                <td>109</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/Uart1FifoReset_i_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart1FifoReset_i</td>
            </tr>
            <tr>
                <td>109</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/Uart3FifoReset_i_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/Uart3FifoReset_i</td>
            </tr>
            <tr>
                <td>109</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/UartLabFifoReset_i_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/UartLabFifoReset_i</td>
            </tr>
            <tr>
                <td>103</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/ltc2378/SpiEnableDelayOneShot/shot_i_rep_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/ltc2378/SpiEnableDelayOneShot/shot_i_rep</td>
            </tr>
            <tr>
                <td>96</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/FSMDacs_i/N_210_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/FSMDacs_i/Spi/XferComplete_i_RNIHUCV1</td>
            </tr>
            <tr>
                <td>96</td>
                <td>INT_NET</td>
                <td>Net   : Main_0/FSMDacs_i/DacWriteOutA_i_0_sqmuxa</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Main_0/FSMDacs_i/Spi/m22_0_a2</td>
            </tr>
        </table>
    </body>
</html>
