Analysis & Synthesis report for Farrow_filters
Mon May  8 17:41:29 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Source assignments for altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|altsyncram_kjc1:altsyncram5
 16. Source assignments for altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|cntr_b5h:cntr6
 17. Source assignments for altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|altsyncram_cjc1:altsyncram4
 18. Source assignments for altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|cntr_85h:cntr5
 19. Parameter Settings for Inferred Entity Instance: altshift_taps:Delay11_out1_rtl_0
 20. Parameter Settings for Inferred Entity Instance: altshift_taps:Delay15_out1_rtl_0
 21. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 22. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
 23. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 24. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 25. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 26. altshift_taps Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+-----------------------------------+------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Mon May  8 17:41:29 2023          ;
; Quartus Prime Version             ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                     ; Farrow_filters                                 ;
; Top-level Entity Name             ; Farrow_Canonic                                 ;
; Family                            ; Arria II GX                                    ;
; Logic utilization                 ; N/A                                            ;
;     Combinational ALUTs           ; 603                                            ;
;     Memory ALUTs                  ; 0                                              ;
;     Dedicated logic registers     ; 410                                            ;
; Total registers                   ; 410                                            ;
; Total pins                        ; 48                                             ;
; Total virtual pins                ; 0                                              ;
; Total block memory bits           ; 152                                            ;
; DSP block 18-bit elements         ; 12                                             ;
; Total GXB Receiver Channel PCS    ; 0                                              ;
; Total GXB Receiver Channel PMA    ; 0                                              ;
; Total GXB Transmitter Channel PCS ; 0                                              ;
; Total GXB Transmitter Channel PMA ; 0                                              ;
; Total PLLs                        ; 0                                              ;
; Total DLLs                        ; 0                                              ;
+-----------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; Farrow_Canonic     ; Farrow_filters     ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                         ; Library ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; ../../Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v ; yes             ; User Verilog HDL File        ; C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v ;         ;
; altshift_taps.tdf                                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift_taps.tdf                                          ;         ;
; altdpram.inc                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; lpm_counter.inc                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                            ;         ;
; lpm_compare.inc                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                            ;         ;
; lpm_constant.inc                                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                           ;         ;
; db/shift_taps_b201.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/shift_taps_b201.tdf                                                                    ;         ;
; db/altsyncram_kjc1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/altsyncram_kjc1.tdf                                                                    ;         ;
; db/cntr_olf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/cntr_olf.tdf                                                                           ;         ;
; db/cmpr_8dc.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/cmpr_8dc.tdf                                                                           ;         ;
; db/cntr_b5h.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/cntr_b5h.tdf                                                                           ;         ;
; db/shift_taps_8201.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/shift_taps_8201.tdf                                                                    ;         ;
; db/altsyncram_cjc1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/altsyncram_cjc1.tdf                                                                    ;         ;
; db/cntr_llf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/cntr_llf.tdf                                                                           ;         ;
; db/cmpr_7dc.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/cmpr_7dc.tdf                                                                           ;         ;
; db/cntr_85h.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/cntr_85h.tdf                                                                           ;         ;
; lpm_mult.tdf                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;         ;
; aglobal221.inc                                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                             ;         ;
; lpm_add_sub.inc                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; multcore.inc                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                                               ;         ;
; bypassff.inc                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; multcore.tdf                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf                                               ;         ;
; csa_add.inc                                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc                                                ;         ;
; mpar_add.inc                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc                                               ;         ;
; muleabz.inc                                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc                                                ;         ;
; mul_lfrg.inc                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc                                               ;         ;
; mul_boothc.inc                                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc                                             ;         ;
; alt_ded_mult.inc                                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                                           ;         ;
; alt_ded_mult_y.inc                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                         ;         ;
; dffpipe.inc                                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                                ;         ;
; mpar_add.tdf                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf                                               ;         ;
; lpm_add_sub.tdf                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;         ;
; addcore.inc                                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/addcore.inc                                                ;         ;
; look_add.inc                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/look_add.inc                                               ;         ;
; alt_stratix_add_sub.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                    ;         ;
; db/add_sub_qgh.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/add_sub_qgh.tdf                                                                        ;         ;
; db/add_sub_06h.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/add_sub_06h.tdf                                                                        ;         ;
; db/add_sub_ugh.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/add_sub_ugh.tdf                                                                        ;         ;
; altshift.tdf                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf                                               ;         ;
; db/mult_j2t.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Documents/FPGA_Projects/db/mult_j2t.tdf                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+-----------------------------------------------+------------------+
; Resource                                      ; Usage            ;
+-----------------------------------------------+------------------+
; Estimated ALUTs Used                          ; 603              ;
;     -- Combinational ALUTs                    ; 603              ;
;     -- Memory ALUTs                           ; 0                ;
;     -- LUT_REGs                               ; 0                ;
; Dedicated logic registers                     ; 410              ;
;                                               ;                  ;
; Estimated ALUTs Unavailable                   ; 0                ;
;     -- Due to unpartnered combinational logic ; 0                ;
;     -- Due to Memory ALUTs                    ; 0                ;
;                                               ;                  ;
; Total combinational functions                 ; 603              ;
; Combinational ALUT usage by number of inputs  ;                  ;
;     -- 7 input functions                      ; 0                ;
;     -- 6 input functions                      ; 1                ;
;     -- 5 input functions                      ; 9                ;
;     -- 4 input functions                      ; 58               ;
;     -- <=3 input functions                    ; 535              ;
;                                               ;                  ;
; Combinational ALUTs by mode                   ;                  ;
;     -- normal mode                            ; 86               ;
;     -- extended LUT mode                      ; 0                ;
;     -- arithmetic mode                        ; 416              ;
;     -- shared arithmetic mode                 ; 101              ;
;                                               ;                  ;
; Estimated ALUT/register pairs used            ; 652              ;
;                                               ;                  ;
; Total registers                               ; 410              ;
;     -- Dedicated logic registers              ; 410              ;
;     -- I/O registers                          ; 0                ;
;     -- LUT_REGs                               ; 0                ;
;                                               ;                  ;
;                                               ;                  ;
; I/O pins                                      ; 48               ;
; Total MLAB memory bits                        ; 0                ;
; Total block memory bits                       ; 152              ;
;                                               ;                  ;
; DSP block 18-bit elements                     ; 12               ;
;                                               ;                  ;
; Maximum fan-out node                          ; clk_enable~input ;
; Maximum fan-out                               ; 450              ;
; Total fan-out                                 ; 3930             ;
; Average fan-out                               ; 3.38             ;
+-----------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP 18-bit Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |Farrow_Canonic                                ; 603 (386)           ; 410 (395)                 ; 152               ; 12                  ; 0       ; 0         ; 0         ; 3         ; 48   ; 0            ; |Farrow_Canonic                                                                                                                        ; Farrow_Canonic  ; work         ;
;    |altshift_taps:Delay11_out1_rtl_0|          ; 21 (0)              ; 9 (0)                     ; 80                ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay11_out1_rtl_0                                                                                       ; altshift_taps   ; work         ;
;       |shift_taps_b201:auto_generated|         ; 21 (8)              ; 9 (4)                     ; 80                ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated                                                        ; shift_taps_b201 ; work         ;
;          |altsyncram_kjc1:altsyncram5|         ; 0 (0)               ; 0 (0)                     ; 80                ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|altsyncram_kjc1:altsyncram5                            ; altsyncram_kjc1 ; work         ;
;          |cntr_b5h:cntr6|                      ; 6 (6)               ; 2 (2)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|cntr_b5h:cntr6                                         ; cntr_b5h        ; work         ;
;          |cntr_olf:cntr1|                      ; 7 (7)               ; 3 (3)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|cntr_olf:cntr1                                         ; cntr_olf        ; work         ;
;    |altshift_taps:Delay15_out1_rtl_0|          ; 12 (0)              ; 6 (0)                     ; 72                ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay15_out1_rtl_0                                                                                       ; altshift_taps   ; work         ;
;       |shift_taps_8201:auto_generated|         ; 12 (3)              ; 6 (3)                     ; 72                ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated                                                        ; shift_taps_8201 ; work         ;
;          |altsyncram_cjc1:altsyncram4|         ; 0 (0)               ; 0 (0)                     ; 72                ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|altsyncram_cjc1:altsyncram4                            ; altsyncram_cjc1 ; work         ;
;          |cntr_85h:cntr5|                      ; 4 (4)               ; 1 (1)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|cntr_85h:cntr5                                         ; cntr_85h        ; work         ;
;          |cntr_llf:cntr1|                      ; 5 (5)               ; 2 (2)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|cntr_llf:cntr1                                         ; cntr_llf        ; work         ;
;    |lpm_mult:Mult2|                            ; 95 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 95 (31)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 64 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 20 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_06h:auto_generated|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_06h:auto_generated                      ; add_sub_06h     ; work         ;
;             |lpm_add_sub:adder[1]|             ; 20 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_qgh:auto_generated|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qgh:auto_generated                      ; add_sub_qgh     ; work         ;
;             |mpar_add:sub_par_add|             ; 24 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 24 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_ugh:auto_generated| ; 24 (24)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ugh:auto_generated ; add_sub_ugh     ; work         ;
;    |lpm_mult:Mult3|                            ; 89 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 89 (25)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 64 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 20 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_06h:auto_generated|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_06h:auto_generated                      ; add_sub_06h     ; work         ;
;             |lpm_add_sub:adder[1]|             ; 20 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_qgh:auto_generated|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qgh:auto_generated                      ; add_sub_qgh     ; work         ;
;             |mpar_add:sub_par_add|             ; 24 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 24 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_ugh:auto_generated| ; 24 (24)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ugh:auto_generated ; add_sub_ugh     ; work         ;
;    |lpm_mult:Mult4|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult4                                                                                                         ; lpm_mult        ; work         ;
;       |mult_j2t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult4|mult_j2t:auto_generated                                                                                 ; mult_j2t        ; work         ;
;    |lpm_mult:Mult5|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult5                                                                                                         ; lpm_mult        ; work         ;
;       |mult_j2t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult5|mult_j2t:auto_generated                                                                                 ; mult_j2t        ; work         ;
;    |lpm_mult:Mult6|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult6                                                                                                         ; lpm_mult        ; work         ;
;       |mult_j2t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |Farrow_Canonic|lpm_mult:Mult6|mult_j2t:auto_generated                                                                                 ; mult_j2t        ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|altsyncram_kjc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 5            ; 16           ; 5            ; 16           ; 80   ; None ;
; altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|altsyncram_cjc1:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 24           ; 3            ; 24           ; 72   ; None ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                        ;
+-------------------------------------------------------+-------------+
; Statistic                                             ; Number Used ;
+-------------------------------------------------------+-------------+
; Simple Multipliers (9-bit)                            ; 0           ;
; Simple Multipliers (12-bit)                           ; 0           ;
; Simple Multipliers (18-bit)                           ; 0           ;
; Simple Multipliers (36-bit)                           ; 3           ;
; Multiply Accumulators (18-bit)                        ; 0           ;
; Multiply Accumulator with Chain-out Adders (18-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)                       ; 0           ;
; Loopback Multipliers (18-bit)                         ; 0           ;
; Four-Multipliers Adders (18-bit)                      ; 0           ;
; Four-Multipliers Adder with Chain-out Adders (18-bit) ; 0           ;
; Shift DSP Blocks (32-bit)                             ; 0           ;
; Double DSP Blocks                                     ; 0           ;
; DSP Blocks                                            ; --          ;
; DSP Block 18-bit Elements                             ; 12          ;
; Signed Multipliers                                    ; 3           ;
; Unsigned Multipliers                                  ; 0           ;
; Mixed Sign Multipliers                                ; 0           ;
; Variable Sign Multipliers                             ; 0           ;
; Dedicated Shift Register Chains                       ; 0           ;
; Dedicated Output Adder Chains                         ; 0           ;
+-------------------------------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+----------------------------------------------------------------------+
; Registers Removed During Synthesis                                   ;
+----------------------------------------+-----------------------------+
; Register name                          ; Reason for Removal          ;
+----------------------------------------+-----------------------------+
; Delay10_out1[24,25]                    ; Lost fanout                 ;
; Delay3_out1[24,25]                     ; Lost fanout                 ;
; Delay8_out1[24]                        ; Lost fanout                 ;
; Delay2_out1[24]                        ; Lost fanout                 ;
; Delay5_out1[21,22]                     ; Merged with Delay5_out1[23] ;
; Delay7_out1[21,22]                     ; Merged with Delay7_out1[23] ;
; Delay8_out1[22]                        ; Merged with Delay8_out1[23] ;
; Delay2_out1[22]                        ; Merged with Delay2_out1[23] ;
; Total Number of Removed Registers = 12 ;                             ;
+----------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                    ;
+------------------+--------------------+----------------------------------------+
; Register name    ; Reason for Removal ; Registers Removed due to This Register ;
+------------------+--------------------+----------------------------------------+
; Delay10_out1[25] ; Lost Fanouts       ; Delay8_out1[24]                        ;
; Delay3_out1[25]  ; Lost Fanouts       ; Delay2_out1[24]                        ;
+------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 410   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 400   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 410   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                              ;
+-------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------+---------+
; altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|dffe7                           ; 16      ;
; altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|cntr_b5h:cntr6|counter_reg_bit1 ; 1       ;
; altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|cntr_b5h:cntr6|counter_reg_bit0 ; 1       ;
; altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|dffe6                           ; 24      ;
; altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|cntr_85h:cntr5|counter_reg_bit0 ; 1       ;
; Total number of inverted registers = 5                                                          ;         ;
+-------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions          ;
+---------------------+--------------------+------------+
; Register Name       ; Megafunction       ; Type       ;
+---------------------+--------------------+------------+
; Delay24_out1[0..15] ; Delay11_out1_rtl_0 ; SHIFT_TAPS ;
; Delay20_out1[0..15] ; Delay11_out1_rtl_0 ; SHIFT_TAPS ;
; Delay18_out1[0..15] ; Delay11_out1_rtl_0 ; SHIFT_TAPS ;
; Delay17_out1[0..15] ; Delay11_out1_rtl_0 ; SHIFT_TAPS ;
; Delay11_out1[0..15] ; Delay11_out1_rtl_0 ; SHIFT_TAPS ;
; Delay23_out1[0..23] ; Delay15_out1_rtl_0 ; SHIFT_TAPS ;
; Delay16_out1[0..23] ; Delay15_out1_rtl_0 ; SHIFT_TAPS ;
; Delay15_out1[0..23] ; Delay15_out1_rtl_0 ; SHIFT_TAPS ;
+---------------------+--------------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|altsyncram_kjc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:Delay11_out1_rtl_0|shift_taps_b201:auto_generated|cntr_b5h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|altsyncram_cjc1:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:Delay15_out1_rtl_0|shift_taps_8201:auto_generated|cntr_85h:cntr5 ;
+----------------+-------+------+-----------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:Delay11_out1_rtl_0 ;
+----------------+-----------------+------------------------------------------------+
; Parameter Name ; Value           ; Type                                           ;
+----------------+-----------------+------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                        ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                        ;
; TAP_DISTANCE   ; 5               ; Untyped                                        ;
; WIDTH          ; 16              ; Untyped                                        ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                        ;
; CBXI_PARAMETER ; shift_taps_b201 ; Untyped                                        ;
+----------------+-----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:Delay15_out1_rtl_0 ;
+----------------+-----------------+------------------------------------------------+
; Parameter Name ; Value           ; Type                                           ;
+----------------+-----------------+------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                        ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                        ;
; TAP_DISTANCE   ; 3               ; Untyped                                        ;
; WIDTH          ; 24              ; Untyped                                        ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                        ;
; CBXI_PARAMETER ; shift_taps_8201 ; Untyped                                        ;
+----------------+-----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24          ; Untyped             ;
; LPM_WIDTHB                                     ; 13          ; Untyped             ;
; LPM_WIDTHP                                     ; 37          ; Untyped             ;
; LPM_WIDTHR                                     ; 37          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_j2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24          ; Untyped             ;
; LPM_WIDTHB                                     ; 13          ; Untyped             ;
; LPM_WIDTHP                                     ; 37          ; Untyped             ;
; LPM_WIDTHR                                     ; 37          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_j2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24          ; Untyped             ;
; LPM_WIDTHB                                     ; 13          ; Untyped             ;
; LPM_WIDTHP                                     ; 37          ; Untyped             ;
; LPM_WIDTHR                                     ; 37          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_j2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance           ;
+----------------------------+----------------------------------+
; Name                       ; Value                            ;
+----------------------------+----------------------------------+
; Number of entity instances ; 2                                ;
; Entity Instance            ; altshift_taps:Delay11_out1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                ;
;     -- TAP_DISTANCE        ; 5                                ;
;     -- WIDTH               ; 16                               ;
; Entity Instance            ; altshift_taps:Delay15_out1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                ;
;     -- TAP_DISTANCE        ; 3                                ;
;     -- WIDTH               ; 24                               ;
+----------------------------+----------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 5              ;
; Entity Instance                       ; lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 24             ;
;     -- LPM_WIDTHB                     ; 13             ;
;     -- LPM_WIDTHP                     ; 37             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 24             ;
;     -- LPM_WIDTHB                     ; 13             ;
;     -- LPM_WIDTHP                     ; 37             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 24             ;
;     -- LPM_WIDTHB                     ; 13             ;
;     -- LPM_WIDTHP                     ; 37             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriaii_ff            ; 410                         ;
;     ENA               ; 10                          ;
;     ENA CLR           ; 400                         ;
; boundary_port         ; 48                          ;
; stratixiv_lcell_comb  ; 603                         ;
;     arith             ; 416                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 166                         ;
;         2 data inputs ; 236                         ;
;         3 data inputs ; 9                           ;
;     normal            ; 86                          ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 54                          ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 1                           ;
;     shared            ; 101                         ;
;         2 data inputs ; 97                          ;
;         4 data inputs ; 4                           ;
; stratixiv_mac_mult    ; 12                          ;
; stratixiv_mac_out     ; 3                           ;
; stratixiv_ram_block   ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Mon May  8 17:38:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Farrow_filters -c Farrow_filters
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/risha/downloads/lab 3 supporting material -- farrow filter/hdl_prj/hdlsrc/lab3_farrow_impl/farrow_canonic.v
    Info (12023): Found entity 1: Farrow_Canonic File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 40
Info (12127): Elaborating entity "Farrow_Canonic" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Delay11_out1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 16
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Delay15_out1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 440
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 647
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 608
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 566
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 457
Info (12130): Elaborated megafunction instantiation "altshift_taps:Delay11_out1_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:Delay11_out1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "16"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_b201.tdf
    Info (12023): Found entity 1: shift_taps_b201 File: C:/Documents/FPGA_Projects/db/shift_taps_b201.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kjc1.tdf
    Info (12023): Found entity 1: altsyncram_kjc1 File: C:/Documents/FPGA_Projects/db/altsyncram_kjc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_olf.tdf
    Info (12023): Found entity 1: cntr_olf File: C:/Documents/FPGA_Projects/db/cntr_olf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8dc.tdf
    Info (12023): Found entity 1: cmpr_8dc File: C:/Documents/FPGA_Projects/db/cmpr_8dc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b5h.tdf
    Info (12023): Found entity 1: cntr_b5h File: C:/Documents/FPGA_Projects/db/cntr_b5h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altshift_taps:Delay15_out1_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:Delay15_out1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_8201.tdf
    Info (12023): Found entity 1: shift_taps_8201 File: C:/Documents/FPGA_Projects/db/shift_taps_8201.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjc1.tdf
    Info (12023): Found entity 1: altsyncram_cjc1 File: C:/Documents/FPGA_Projects/db/altsyncram_cjc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_llf.tdf
    Info (12023): Found entity 1: cntr_llf File: C:/Documents/FPGA_Projects/db/cntr_llf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf
    Info (12023): Found entity 1: cmpr_7dc File: C:/Documents/FPGA_Projects/db/cmpr_7dc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85h.tdf
    Info (12023): Found entity 1: cntr_85h File: C:/Documents/FPGA_Projects/db/cntr_85h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 440
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 440
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: C:/Documents/FPGA_Projects/db/add_sub_qgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_06h.tdf
    Info (12023): Found entity 1: add_sub_06h File: C:/Documents/FPGA_Projects/db/add_sub_06h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf
    Info (12023): Found entity 1: add_sub_ugh File: C:/Documents/FPGA_Projects/db/add_sub_ugh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult6" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 647
Info (12133): Instantiated megafunction "lpm_mult:Mult6" with the following parameter: File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 647
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j2t.tdf
    Info (12023): Found entity 1: mult_j2t File: C:/Documents/FPGA_Projects/db/mult_j2t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 608
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter: File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 608
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 457
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: C:/Users/risha/Downloads/Lab 3 supporting material -- Farrow Filter/hdl_prj/hdlsrc/Lab3_farrow_impl/Farrow_Canonic.v Line: 457
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 846 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 746 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Mon May  8 17:41:29 2023
    Info: Elapsed time: 00:02:53
    Info: Total CPU time (on all processors): 00:00:37


