//  Catapult Ultra Synthesis 2023.1_2/1049935 (Production Release) Sat Jun 10 10:53:51 PDT 2023
//  
//          Copyright (c) Siemens EDA, 1996-2023, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux lc4976@hansolo.poly.edu 4.18.0-553.16.1.el8_10.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v26.1_2.0, HLS_PKGS v26.1_2.0, 
//                       SIF_TOOLKITS v26.1_2.0, SIF_XILINX v26.1_2.0, 
//                       SIF_ALTERA v26.1_2.0, CCS_LIBS v26.1_2.0, 
//                       CDS_PPRO v2022.1_1, CDS_DesigChecker v2023.1_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v22.2_0.9, 
//                       DesignPad v2.78_1.0
//  
//  Start time Fri Sep 13 12:19:02 2024
# -------------------------------------------------
# Logging session transcript to file "/tmp/log16557617035d5c1.0"
dofile ./outputs/initial_opt.tcl
# > solution new -state initial
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# solution.v2
# > solution options defaults
# > solution options set /OnTheFly/VthAttributeType cell_lib
# cell_lib
# > solution options set /Input/TargetPlatform x86_64
# x86_64
# > solution options set /Output/OutputVHDL false
# false
# > solution options set /Output/GenerateCycleNetlist false
# false
# > solution file add tmp/Frequency_llm_opt.c -type C++
# /INPUTFILES/1
# > directive set -DESIGN_GOAL area
# /DESIGN_GOAL area
# > directive set -SPECULATE true
# /SPECULATE true
# > directive set -MERGEABLE true
# /MERGEABLE true
# > directive set -REGISTER_THRESHOLD 256
# /REGISTER_THRESHOLD 256
# > directive set -MEM_MAP_THRESHOLD 32
# /MEM_MAP_THRESHOLD 32
# > directive set -LOGIC_OPT false
# /LOGIC_OPT false
# > directive set -FSM_ENCODING none
# /FSM_ENCODING none
# > directive set -FSM_BINARY_ENCODING_THRESHOLD 64
# /FSM_BINARY_ENCODING_THRESHOLD 64
# > directive set -REG_MAX_FANOUT 0
# /REG_MAX_FANOUT 0
# > directive set -NO_X_ASSIGNMENTS true
# /NO_X_ASSIGNMENTS true
# > directive set -SAFE_FSM false
# /SAFE_FSM false
# > directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
# /REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
# > directive set -REGISTER_SHARING_LIMIT 0
# /REGISTER_SHARING_LIMIT 0
# > directive set -ASSIGN_OVERHEAD 0
# /ASSIGN_OVERHEAD 0
# > directive set -TIMING_CHECKS true
# /TIMING_CHECKS true
# > directive set -MUXPATH true
# /MUXPATH true
# > directive set -REALLOC true
# /REALLOC true
# > directive set -UNROLL no
# /UNROLL no
# > directive set -IO_MODE super
# /IO_MODE super
# > directive set -CHAN_IO_PROTOCOL use_library
# /CHAN_IO_PROTOCOL use_library
# > directive set -ARRAY_SIZE 1024
# /ARRAY_SIZE 1024
# > directive set -IDLE_SIGNAL {}
# /IDLE_SIGNAL {}
# > directive set -STALL_FLAG_SV off
# /STALL_FLAG_SV off
# > directive set -STALL_FLAG false
# /STALL_FLAG false
# > directive set -TRANSACTION_DONE_SIGNAL true
# /TRANSACTION_DONE_SIGNAL true
# > directive set -DONE_FLAG {}
# /DONE_FLAG {}
# > directive set -READY_FLAG {}
# /READY_FLAG {}
# > directive set -START_FLAG {}
# /START_FLAG {}
# > directive set -TRANSACTION_SYNC ready
# /TRANSACTION_SYNC ready
# > directive set -RESET_CLEARS_ALL_REGS use_library
# /RESET_CLEARS_ALL_REGS use_library
# > directive set -CLOCK_OVERHEAD 20.000000
# /CLOCK_OVERHEAD 20.000000
# > directive set -ON_THE_FLY_PROTOTYPING false
# /ON_THE_FLY_PROTOTYPING false
# > directive set -OPT_CONST_MULTS use_library
# /OPT_CONST_MULTS use_library
# > directive set -CHARACTERIZE_ROM false
# /CHARACTERIZE_ROM false
# > directive set -PROTOTYPE_ROM true
# /PROTOTYPE_ROM true
# > directive set -ROM_THRESHOLD 64
# /ROM_THRESHOLD 64
# > directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
# /CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
# > directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
# /CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
# > directive set -CLUSTER_OPT_CONSTANT_INPUTS true
# /CLUSTER_OPT_CONSTANT_INPUTS true
# > directive set -CLUSTER_RTL_SYN false
# /CLUSTER_RTL_SYN false
# > directive set -CLUSTER_FAST_MODE false
# /CLUSTER_FAST_MODE false
# > directive set -CLUSTER_TYPE combinational
# /CLUSTER_TYPE combinational
# > directive set -PROTOTYPING_ENGINE oasys
# /PROTOTYPING_ENGINE oasys
# > directive set -PIPELINE_RAMP_UP true
# /PIPELINE_RAMP_UP true
# > go new
# > go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Creating project directory '/home/lc4976/GEMINI_HLS/scripting/Catapult_12/'. (PRJ-1)
# Moving session transcript to file "/home/lc4976/GEMINI_HLS/scripting/catapult.log"
# Front End called with arguments: -- /home/lc4976/GEMINI_HLS/scripting/tmp/Frequency_llm_opt.c (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 0.35 seconds, memory usage 1112892kB, peak memory usage 1112892kB (SOL-9)
# > solution design set Frequency -top
# solution design set Frequency -top (HC-8)
# > go compile
# Info: Starting transformation 'compile' on solution 'Frequency.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Found top design routine 'Frequency' specified by directive (CIN-52)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Synthesizing routine 'Frequency' (CIN-13)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Inlining routine 'Frequency' (CIN-14)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Optimizing block '/Frequency' ... (CIN-4)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): INOUT port 'epsilon' is only used as an input. (OPT-10)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): INOUT port 'is_random' is only used as an output. (OPT-11)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(14): Loop '/Frequency/core/for' iterated at most 128 times. (LOOP-2)
# Design 'Frequency' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/lc4976/GEMINI_HLS/scripting/Catapult_12/Frequency.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'Frequency.v1': elapsed time 0.43 seconds, memory usage 1112892kB, peak memory usage 1112892kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 52, Real ops = 7, Vars = 6 (SOL-21)
# > solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
# > go libraries
# Info: Starting transformation 'libraries' on solution 'Frequency.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2023.2/1049340 > 2023.1_2/1049935 (LIB-83)
# Info: Completed transformation 'libraries' on solution 'Frequency.v1': elapsed time 0.35 seconds, memory usage 1112892kB, peak memory usage 1112892kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 52, Real ops = 7, Vars = 6 (SOL-21)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst_n -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE low -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst_n -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE low -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'Frequency.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'Frequency.v1': elapsed time 0.09 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 53, Real ops = 8, Vars = 8 (SOL-21)
# > go extract
# Info: Starting transformation 'loops' on solution 'Frequency.v1' (SOL-8)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(14): Loop '/Frequency/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Loop '/Frequency/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Frequency.v1': elapsed time 0.03 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 57, Real ops = 8, Vars = 10 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Frequency.v1' (SOL-8)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): I/O-Port Resource '/Frequency/epsilon:rsc' (from var: epsilon) mapped to 'ccs_ioport.ccs_in' (size: 4096). (MEM-2)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): I/O-Port Resource '/Frequency/is_random:rsc' (from var: is_random) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'Frequency.v1': elapsed time 0.07 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 59, Real ops = 8, Vars = 10 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Frequency.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Frequency.v1': elapsed time 0.02 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 59, Real ops = 8, Vars = 10 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Frequency.v1' (SOL-8)
# Design 'Frequency' contains '11' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/lc4976/GEMINI_HLS/scripting/Catapult_12/Frequency.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'Frequency.v1': elapsed time 0.08 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 194, Real ops = 11, Vars = 14 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Frequency.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Frequency/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(14): Prescheduled LOOP '/Frequency/core/for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Prescheduled LOOP '/Frequency/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Prescheduled LOOP '/Frequency/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Prescheduled SEQUENTIAL '/Frequency/core' (total length 131 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Initial schedule of SEQUENTIAL '/Frequency/core': Latency = 129, Area (Datapath, Register, Total) = 2672.69, 453.26, 3125.96 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/tmp/Frequency_llm_opt.c(9): Final schedule of SEQUENTIAL '/Frequency/core': Latency = 129, Area (Datapath, Register, Total) = 2311.54, 453.26, 2764.81 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Frequency.v1': elapsed time 0.12 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 194, Real ops = 11, Vars = 14 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Frequency.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Frequency/core' (CRAAS-1)
# Global signal 'epsilon:rsc.dat' added to design 'Frequency' for component 'epsilon:rsci' (LIB-3)
# Global signal 'is_random:rsc.dat' added to design 'Frequency' for component 'is_random:rsci' (LIB-3)
# Global signal 'epsilon.triosy.lz' added to design 'Frequency' for component 'epsilon.triosy:obj' (LIB-3)
# Global signal 'is_random.triosy.lz' added to design 'Frequency' for component 'is_random.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Frequency.v1': elapsed time 1.34 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 222, Real ops = 11, Vars = 24 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Frequency.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'Frequency.v1': elapsed time 0.17 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 222, Real ops = 21, Vars = 26 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Frequency.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Frequency.v1': elapsed time 0.49 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 227, Real ops = 19, Vars = 217 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Frequency.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/lc4976/GEMINI_HLS/scripting/Catapult_12/Frequency.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/lc4976/GEMINI_HLS/scripting/Catapult_12/Frequency.v1/concat_sim_rtl.v
# Generating SCVerify testbench files
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Frequency.v1': elapsed time 1.87 seconds, memory usage 1121140kB, peak memory usage 1121140kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 224, Real ops = 20, Vars = 27 (SOL-21)
# > end dofile ./outputs/initial_opt.tcl
// Finish time Fri Sep 13 12:19:13 2024, time elapsed 0:11, peak memory 1.07GB, exit status 0
