<profile>

<section name = "Vivado HLS Report for 'mandelbrot'" level="0">
<item name = "Date">Sat Nov 19 22:38:00 2016
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">mandel1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.23</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">31, 7455, 32, 7456, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">29, 7452, 29, -, -, 1 ~ 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 34</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 36, 1526, 3352</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 555</column>
<column name="Register">-, -, 698, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 16, 2, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="mandelbrot_dadddsbkb_U1">mandelbrot_dadddsbkb, 0, 3, 445, 1149</column>
<column name="mandelbrot_dcmp_6dEe_U5">mandelbrot_dcmp_6dEe, 0, 0, 130, 469</column>
<column name="mandelbrot_dmul_6cud_U2">mandelbrot_dmul_6cud, 0, 11, 317, 578</column>
<column name="mandelbrot_dmul_6cud_U3">mandelbrot_dmul_6cud, 0, 11, 317, 578</column>
<column name="mandelbrot_dmul_6cud_U4">mandelbrot_dmul_6cud, 0, 11, 317, 578</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_164_p2">+, 0, 0, 9, 9, 1</column>
<column name="tmp_12_fu_205_p2">and, 0, 0, 1, 1, 1</column>
<column name="notlhs_fu_187_p2">icmp, 0, 0, 4, 11, 2</column>
<column name="notrhs_fu_193_p2">icmp, 0, 0, 18, 52, 1</column>
<column name="ap_condition_110">or, 0, 0, 1, 1, 1</column>
<column name="tmp_10_fu_199_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">30, 32, 1, 32</column>
<column name="cx_blk_n">1, 2, 1, 2</column>
<column name="cy_blk_n">1, 2, 1, 2</column>
<column name="grp_fu_110_opcode">2, 3, 2, 6</column>
<column name="grp_fu_110_p0">64, 3, 64, 192</column>
<column name="grp_fu_110_p1">64, 4, 64, 256</column>
<column name="grp_fu_114_p0">64, 4, 64, 256</column>
<column name="grp_fu_114_p1">64, 4, 64, 256</column>
<column name="grp_fu_120_p0">64, 3, 64, 192</column>
<column name="grp_fu_120_p1">64, 3, 64, 192</column>
<column name="i_reg_78">9, 2, 9, 18</column>
<column name="t_reg_90">64, 2, 64, 128</column>
<column name="y_reg_100">64, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">31, 0, 31, 0</column>
<column name="ap_return">8, 0, 8, 0</column>
<column name="cx_read_reg_221">64, 0, 64, 0</column>
<column name="cy_read_reg_215">64, 0, 64, 0</column>
<column name="i_1_reg_231">9, 0, 9, 0</column>
<column name="i_reg_78">9, 0, 9, 0</column>
<column name="reg_138">64, 0, 64, 0</column>
<column name="reg_143">64, 0, 64, 0</column>
<column name="reg_148">64, 0, 64, 0</column>
<column name="t_reg_90">64, 0, 64, 0</column>
<column name="tmp_5_reg_236">64, 0, 64, 0</column>
<column name="tmp_reg_227">1, 0, 1, 0</column>
<column name="tmp_s_reg_248">64, 0, 64, 0</column>
<column name="y_1_reg_241">64, 0, 64, 0</column>
<column name="y_reg_100">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mandelbrot, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mandelbrot, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mandelbrot, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mandelbrot, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mandelbrot, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mandelbrot, return value</column>
<column name="ap_return">out, 8, ap_ctrl_hs, mandelbrot, return value</column>
<column name="cx">in, 64, ap_hs, cx, scalar</column>
<column name="cx_ap_vld">in, 1, ap_hs, cx, scalar</column>
<column name="cx_ap_ack">out, 1, ap_hs, cx, scalar</column>
<column name="cy">in, 64, ap_hs, cy, scalar</column>
<column name="cy_ap_vld">in, 1, ap_hs, cy, scalar</column>
<column name="cy_ap_ack">out, 1, ap_hs, cy, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.23</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_3', mandel1/solution1/top.cpp:19">dsub, 8.23, 8.23, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
