5 18 1fd81 10 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (casez5.vcd) 2 -o (casez5.cdd) 2 -v (casez5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 casez5.v 8 40 1 
2 1 0 0 0 0 4 1 100c 0 0 2 1 a
2 2 0 0 0 0 4 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 13 13 13 70008 9 45 100a 2 0 1 18 0 1 0 0 0 0
2 4 13 13 13 a000e 4 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 7000a 1 0 1 0 2 17 0 3 0 3 2 0
1 b 2 11 107000a 1 0 3 0 4 17 0 f 0 f 7 0
4 3 1 4 0 3
4 4 6 3 0 3
3 1 main.u$0 "main.u$0" 0 casez5.v 13 22 1 
2 5 14 14 14 60009 1 0 61004 0 0 4 16 0 0
2 6 14 14 14 20002 0 1 1410 0 0 4 1 b
2 7 14 14 14 20009 4 37 16 5 6
2 8 15 15 15 30003 1 0 1008 0 0 32 48 1 0
2 9 15 15 15 20003 8 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 17 17 17 40008 1 0 21004 0 0 2 16 0 0
2 11 16 16 16 90009 a 1 100e 0 0 2 1 a
2 12 17 17 17 0 4 2f 100e 10 11 1 18 0 1 1 1 0 0
2 13 18 18 18 40008 1 0 21008 0 0 2 16 1 0
2 14 18 18 18 0 3 2f 100e 13 11 1 18 0 1 1 1 0 0
2 15 19 19 19 40008 1 0 21008 0 0 2 16 2 0
2 16 19 19 19 0 2 2f 100e 15 11 1 18 0 1 1 1 0 0
2 17 20 20 20 40008 1 0 21008 0 0 2 16 3 0
2 18 20 20 20 0 1 2f 100a 17 11 1 18 0 1 0 1 0 0
2 19 20 20 20 140017 1 0 21008 0 0 1 16 1 0
2 20 20 20 20 f000f 2 1 1408 0 0 2 1 a
2 21 20 20 20 d0010 0 23 1410 0 20 1 18 0 1 0 0 0 0 b
2 22 20 20 20 d0017 2 37 1a 19 21
2 23 18 18 18 140017 1 0 21008 0 0 1 16 1 0
2 24 18 18 18 f000f 2 1 141c 0 0 2 1 a
2 25 18 18 18 d0010 0 23 1410 0 24 1 18 0 1 0 0 0 0 b
2 26 18 18 18 d0017 2 37 1a 23 25
4 7 11 9 9 7
4 9 0 12 0 7
4 12 0 26 14 7
4 14 0 26 16 7
4 26 0 0 0 7
4 16 0 22 18 7
4 18 0 22 0 7
4 22 0 0 0 7
3 1 main.u$1 "main.u$1" 0 casez5.v 24 38 1 
