

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Mon May 20 17:29:35 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATD	set	3980
    48   000000                     _TRISD	set	3989
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   000840                     __pcinit:
    54                           	callstack 0
    55   000840                     start_initialization:
    56                           	callstack 0
    57   000840                     __initialization:
    58                           	callstack 0
    59   000840                     end_of_initialization:
    60                           	callstack 0
    61   000840                     __end_of__initialization:
    62                           	callstack 0
    63   000840  0100               	movlb	0
    64   000842  EF01  F004         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000001                     ??_main:
    70                           
    71                           ; 1 bytes @ 0x0
    72   000001                     	ds	1
    73   000002                     main@Cont:
    74                           	callstack 0
    75                           
    76                           ; 1 bytes @ 0x1
    77   000002                     	ds	1
    78                           
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 9 in file "Ejem002.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;  Cont            1    1[COMRAM] unsigned char 
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2, status,0
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    98 ;;      Params:         0       0       0       0       0       0       0       0       0
    99 ;;      Locals:         1       0       0       0       0       0       0       0       0
   100 ;;      Temps:          1       0       0       0       0       0       0       0       0
   101 ;;      Totals:         2       0       0       0       0       0       0       0       0
   102 ;;Total ram usage:        2 bytes
   103 ;; This function calls:
   104 ;;		Nothing
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111   000802                     __ptext0:
   112                           	callstack 0
   113   000802                     _main:
   114                           	callstack 31
   115   000802                     
   116                           ;Ejem002.c: 10:     uint8_t Cont = 0;
   117   000802  0E00               	movlw	0
   118   000804  6E02               	movwf	main@Cont^0,c
   119                           
   120                           ;Ejem002.c: 12:     TRISD = 0x00;
   121   000806  0E00               	movlw	0
   122   000808  6E95               	movwf	149,c	;volatile
   123   00080A                     l694:
   124                           
   125                           ;Ejem002.c: 15:         LATD = Cont;
   126   00080A  C002  FF8C         	movff	main@Cont,3980	;volatile
   127   00080E                     
   128                           ;Ejem002.c: 16:         _delay((unsigned long)((100)*(1000000UL/4000.0)));
   129   00080E  0E21               	movlw	33
   130   000810  6E01               	movwf	??_main^0,c
   131   000812  0E76               	movlw	118
   132   000814                     u27:
   133   000814  2EE8               	decfsz	wreg,f,c
   134   000816  D7FE               	bra	u27
   135   000818  2E01               	decfsz	??_main^0,f,c
   136   00081A  D7FC               	bra	u27
   137   00081C  D000               	nop2	
   138   00081E                     
   139                           ;Ejem002.c: 18:         if (Cont == 255) {
   140   00081E  2802               	incf	main@Cont^0,w,c
   141   000820  A4D8               	btfss	status,2,c
   142   000822  EF15  F004         	goto	u11
   143   000826  EF17  F004         	goto	u10
   144   00082A                     u11:
   145   00082A  EF1B  F004         	goto	l702
   146   00082E                     u10:
   147   00082E                     
   148                           ;Ejem002.c: 19:             Cont = 0;
   149   00082E  0E00               	movlw	0
   150   000830  6E02               	movwf	main@Cont^0,c
   151                           
   152                           ;Ejem002.c: 20:         } else {
   153   000832  EF05  F004         	goto	l694
   154   000836                     l702:
   155                           
   156                           ;Ejem002.c: 21:             Cont++;
   157   000836  2A02               	incf	main@Cont^0,f,c
   158   000838  EF05  F004         	goto	l694
   159   00083C  EF00  F000         	goto	start
   160   000840                     __end_of_main:
   161                           	callstack 0
   162                           
   163                           	psect	smallconst
   164   000800                     __psmallconst:
   165                           	callstack 0
   166   000800  00                 	db	0
   167   000801  00                 	db	0	; dummy byte at the end
   168   000000                     
   169                           	psect	rparam
   170   000000                     
   171                           	psect	config
   172                           
   173                           ;Config register CONFIG1L @ 0x300000
   174                           ;	PLL Prescaler Selection bits
   175                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   176                           ;	System Clock Postscaler Selection bits
   177                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   178                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   179                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   180   300000                     	org	3145728
   181   300000  00                 	db	0
   182                           
   183                           ;Config register CONFIG1H @ 0x300001
   184                           ;	Oscillator Selection bits
   185                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   186                           ;	Fail-Safe Clock Monitor Enable bit
   187                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   188                           ;	Internal/External Oscillator Switchover bit
   189                           ;	IESO = OFF, Oscillator Switchover mode disabled
   190   300001                     	org	3145729
   191   300001  09                 	db	9
   192                           
   193                           ;Config register CONFIG2L @ 0x300002
   194                           ;	Power-up Timer Enable bit
   195                           ;	PWRT = ON, PWRT enabled
   196                           ;	Brown-out Reset Enable bits
   197                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   198                           ;	Brown-out Reset Voltage bits
   199                           ;	BORV = 3, Minimum setting 2.05V
   200                           ;	USB Voltage Regulator Enable bit
   201                           ;	VREGEN = OFF, USB voltage regulator disabled
   202   300002                     	org	3145730
   203   300002  18                 	db	24
   204                           
   205                           ;Config register CONFIG2H @ 0x300003
   206                           ;	Watchdog Timer Enable bit
   207                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   208                           ;	Watchdog Timer Postscale Select bits
   209                           ;	WDTPS = 32768, 1:32768
   210   300003                     	org	3145731
   211   300003  1E                 	db	30
   212                           
   213                           ; Padding undefined space
   214   300004                     	org	3145732
   215   300004  FF                 	db	255
   216                           
   217                           ;Config register CONFIG3H @ 0x300005
   218                           ;	CCP2 MUX bit
   219                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   220                           ;	PORTB A/D Enable bit
   221                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   222                           ;	Low-Power Timer 1 Oscillator Enable bit
   223                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   224                           ;	MCLR Pin Enable bit
   225                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   226   300005                     	org	3145733
   227   300005  01                 	db	1
   228                           
   229                           ;Config register CONFIG4L @ 0x300006
   230                           ;	Stack Full/Underflow Reset Enable bit
   231                           ;	STVREN = ON, Stack full/underflow will cause Reset
   232                           ;	Single-Supply ICSP Enable bit
   233                           ;	LVP = OFF, Single-Supply ICSP disabled
   234                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   235                           ;	ICPRT = OFF, ICPORT disabled
   236                           ;	Extended Instruction Set Enable bit
   237                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   238                           ;	Background Debugger Enable bit
   239                           ;	DEBUG = 0x1, unprogrammed default
   240   300006                     	org	3145734
   241   300006  81                 	db	129
   242                           
   243                           ; Padding undefined space
   244   300007                     	org	3145735
   245   300007  FF                 	db	255
   246                           
   247                           ;Config register CONFIG5L @ 0x300008
   248                           ;	Code Protection bit
   249                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   250                           ;	Code Protection bit
   251                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   252                           ;	Code Protection bit
   253                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   254                           ;	Code Protection bit
   255                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   256   300008                     	org	3145736
   257   300008  0F                 	db	15
   258                           
   259                           ;Config register CONFIG5H @ 0x300009
   260                           ;	Boot Block Code Protection bit
   261                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   262                           ;	Data EEPROM Code Protection bit
   263                           ;	CPD = OFF, Data EEPROM is not code-protected
   264   300009                     	org	3145737
   265   300009  C0                 	db	192
   266                           
   267                           ;Config register CONFIG6L @ 0x30000A
   268                           ;	Write Protection bit
   269                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   270                           ;	Write Protection bit
   271                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   272                           ;	Write Protection bit
   273                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   274                           ;	Write Protection bit
   275                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   276   30000A                     	org	3145738
   277   30000A  0F                 	db	15
   278                           
   279                           ;Config register CONFIG6H @ 0x30000B
   280                           ;	Configuration Register Write Protection bit
   281                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   282                           ;	Boot Block Write Protection bit
   283                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   284                           ;	Data EEPROM Write Protection bit
   285                           ;	WRTD = OFF, Data EEPROM is not write-protected
   286   30000B                     	org	3145739
   287   30000B  E0                 	db	224
   288                           
   289                           ;Config register CONFIG7L @ 0x30000C
   290                           ;	Table Read Protection bit
   291                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   292                           ;	Table Read Protection bit
   293                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   294                           ;	Table Read Protection bit
   295                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   296                           ;	Table Read Protection bit
   297                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   298   30000C                     	org	3145740
   299   30000C  0F                 	db	15
   300                           
   301                           ;Config register CONFIG7H @ 0x30000D
   302                           ;	Boot Block Table Read Protection bit
   303                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   304   30000D                     	org	3145741
   305   30000D  40                 	db	64
   306                           tosu	equ	0xFFF
   307                           tosh	equ	0xFFE
   308                           tosl	equ	0xFFD
   309                           stkptr	equ	0xFFC
   310                           pclatu	equ	0xFFB
   311                           pclath	equ	0xFFA
   312                           pcl	equ	0xFF9
   313                           tblptru	equ	0xFF8
   314                           tblptrh	equ	0xFF7
   315                           tblptrl	equ	0xFF6
   316                           tablat	equ	0xFF5
   317                           prodh	equ	0xFF4
   318                           prodl	equ	0xFF3
   319                           indf0	equ	0xFEF
   320                           postinc0	equ	0xFEE
   321                           postdec0	equ	0xFED
   322                           preinc0	equ	0xFEC
   323                           plusw0	equ	0xFEB
   324                           fsr0h	equ	0xFEA
   325                           fsr0l	equ	0xFE9
   326                           wreg	equ	0xFE8
   327                           indf1	equ	0xFE7
   328                           postinc1	equ	0xFE6
   329                           postdec1	equ	0xFE5
   330                           preinc1	equ	0xFE4
   331                           plusw1	equ	0xFE3
   332                           fsr1h	equ	0xFE2
   333                           fsr1l	equ	0xFE1
   334                           bsr	equ	0xFE0
   335                           indf2	equ	0xFDF
   336                           postinc2	equ	0xFDE
   337                           postdec2	equ	0xFDD
   338                           preinc2	equ	0xFDC
   339                           plusw2	equ	0xFDB
   340                           fsr2h	equ	0xFDA
   341                           fsr2l	equ	0xFD9
   342                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      30
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          6A      0       0      21        0.0%
BITBIGSFRlh          8      0       0      22        0.0%
BITBIGSFRll         2C      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Mon May 20 17:29:35 2024

                     u10 082E                       u11 082A                       u27 0814  
                    l700 082E                      l702 0836                      l692 0802  
                    l694 080A                      l696 080E                      l698 081E  
                    wreg 0FE8                     _LATD 0F8C                     _main 0802  
                   start 0000             ___param_bank 0000                    ?_main 0001  
                  _TRISD 0F95                    status 0FD8          __initialization 0840  
           __end_of_main 0840                   ??_main 0001            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0840            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 0840                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 0840      start_initialization 0840              __smallconst 0800  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
               main@Cont 0002  
