#Verilog program for 16 line to 4 line encoder using case statement

This folder contains :-

  1) design.sv
  
  2) testbench.sv
  
You may run these codes on http://www.edaplayground.com .


### How to run :

 1> First signup on http://www.edaplayground.com .
 
 2> Login into your account .
 
 3> You got your virtual compiler .
 
 4> Paste design.sv code in design.sv textarea .
 
 5> Paste testbench.sv in testbench.sv textarea .
 
 6> Check the settings on left side of page :-
 
    Testbench + Design : SystemVerilog/Verilog
    
    UVM / OVM : None
    
    Do not select any libraries as this code doesn't need any .
    
    Tools and Simulators : Icarus Verilog 0.10.0 11/23/14
    
                           I personally use Icarus Verilog 0.10.0 11/23/14 for execution and
                           
                           VCS 2014.12 for debug purpose .
                           
    Compile & Run Options : -Wall -g2012
    
    CHECK Open EPWave after run
    
 7> Run code .
