Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Dec  3 14:44:11 2018
| Host         : scetola-MOBL1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: m_vc/m_axis_valid_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1061 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8742 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.486    -1194.479                    192                19558        0.032        0.000                      0                19558        3.000        0.000                       0                  8740  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.128}     44.255          22.596          
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.128}     44.255          22.596          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         32.037        0.000                      0                  598        0.193        0.000                      0                  598       21.628        0.000                       0                   261  
  clk_out1_clk_wiz_0         -0.270       -1.589                     10                18615        0.136        0.000                      0                18615        8.750        0.000                       0                  8475  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       32.046        0.000                      0                  598        0.193        0.000                      0                  598       21.628        0.000                       0                   261  
  clk_out1_clk_wiz_0_1       -0.265       -1.541                     10                18615        0.136        0.000                      0                18615        8.750        0.000                       0                  8475  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    axis_clk_clk_wiz_0         -8.486    -1192.890                    182                  182        0.073        0.000                      0                  182  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         32.037        0.000                      0                  598        0.072        0.000                      0                  598  
clk_out1_clk_wiz_0_1  axis_clk_clk_wiz_0         -8.486    -1192.890                    182                  182        0.073        0.000                      0                  182  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.270       -1.589                     10                18615        0.032        0.000                      0                18615  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       32.037        0.000                      0                  598        0.072        0.000                      0                  598  
clk_out1_clk_wiz_0    axis_clk_clk_wiz_0_1       -8.477    -1191.294                    182                  182        0.082        0.000                      0                  182  
clk_out1_clk_wiz_0_1  axis_clk_clk_wiz_0_1       -8.477    -1191.294                    182                  182        0.082        0.000                      0                  182  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.270       -1.589                     10                18615        0.032        0.000                      0                18615  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         13.635        0.000                      0                  163        0.817        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.635        0.000                      0                  163        0.713        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.635        0.000                      0                  163        0.713        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       13.639        0.000                      0                  163        0.817        0.000                      0                  163  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.037ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 7.488ns (64.901%)  route 4.050ns (35.099%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.564 r  m_vc/__96_carry__6/O[1]
                         net (fo=2, routed)           1.172     9.737    m_i2s2/__8_5[1]
    SLICE_X9Y89          LUT6 (Prop_lut6_I0_O)        0.303    10.040 r  m_i2s2/__4_i_4/O
                         net (fo=1, routed)           0.679    10.718    m_vc/rx_axis_m_last_reg_3[11]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 32.037    

Slack (MET) :             32.065ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 7.259ns (63.066%)  route 4.251ns (36.934%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.339 r  m_vc/__96_carry__5/O[0]
                         net (fo=2, routed)           1.317     9.656    m_i2s2/__8_4[0]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.299     9.955 r  m_i2s2/__4_i_9/O
                         net (fo=1, routed)           0.736    10.691    m_vc/rx_axis_m_last_reg_3[6]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                 32.065    

Slack (MET) :             32.214ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.361ns  (logic 7.470ns (65.749%)  route 3.891ns (34.251%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.543 r  m_vc/__96_carry__6/O[3]
                         net (fo=2, routed)           1.138     9.682    m_i2s2/__8_5[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306     9.988 r  m_i2s2/__4_i_2/O
                         net (fo=1, routed)           0.554    10.542    m_vc/rx_axis_m_last_reg_3[13]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 32.214    

Slack (MET) :             32.282ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 7.719ns (68.348%)  route 3.575ns (31.652%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.435 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.858     9.293    m_i2s2/__3_6[1]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.303     9.596 r  m_i2s2/_i_4/O
                         net (fo=1, routed)           0.879    10.475    m_i2s2_n_90
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 32.282    

Slack (MET) :             32.320ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 7.623ns (67.726%)  route 3.633ns (32.274%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.340 r  m_vc/__1_carry__6/O[2]
                         net (fo=2, routed)           1.000     9.340    m_i2s2/__3_6[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I0_O)        0.302     9.642 r  m_i2s2/_i_3/O
                         net (fo=1, routed)           0.795    10.437    m_i2s2_n_89
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                 32.320    

Slack (MET) :             32.328ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 7.356ns (65.403%)  route 3.891ns (34.597%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.429 r  m_vc/__96_carry__5/O[3]
                         net (fo=2, routed)           0.937     9.366    m_i2s2/__8_4[3]
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.306     9.672 r  m_i2s2/__4_i_6/O
                         net (fo=1, routed)           0.756    10.428    m_vc/rx_axis_m_last_reg_3[9]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                 32.328    

Slack (MET) :             32.371ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 7.376ns (65.833%)  route 3.828ns (34.167%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  m_vc/__8/P[0]
                         net (fo=2, routed)           1.799     6.706    m_vc/__8_n_105
    SLICE_X13Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.830 r  m_vc/__96_carry_i_3/O
                         net (fo=1, routed)           0.000     6.830    m_vc/__96_carry_i_3_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.380 r  m_vc/__96_carry/CO[3]
                         net (fo=1, routed)           0.000     7.380    m_vc/__96_carry_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  m_vc/__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.494    m_vc/__96_carry__0_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  m_vc/__96_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.608    m_vc/__96_carry__1_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  m_vc/__96_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.722    m_vc/__96_carry__2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  m_vc/__96_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/__96_carry__3_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.059 r  m_vc/__96_carry__4/O[0]
                         net (fo=2, routed)           1.291     9.350    m_i2s2/__8_3[0]
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.299     9.649 r  m_i2s2/__4_i_13/O
                         net (fo=1, routed)           0.736    10.384    m_vc/rx_axis_m_last_reg_3[2]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 32.371    

Slack (MET) :             32.418ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 7.392ns (66.256%)  route 3.765ns (33.744%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.469 r  m_vc/__96_carry__6/O[2]
                         net (fo=2, routed)           0.825     9.295    m_i2s2/__8_5[2]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.302     9.597 r  m_i2s2/__4_i_3/O
                         net (fo=1, routed)           0.740    10.337    m_vc/rx_axis_m_last_reg_3[12]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 32.418    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 7.701ns (69.099%)  route 3.444ns (30.900%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.414 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.821     9.235    m_i2s2/__3_6[3]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.306     9.541 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.786    10.326    m_i2s2_n_88
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.433ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[3]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 7.491ns (67.228%)  route 3.652ns (32.772%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.207 r  m_vc/__1_carry__4/O[1]
                         net (fo=2, routed)           0.789     8.995    m_i2s2/__3_4[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.303     9.298 r  m_i2s2/_i_12/O
                         net (fo=1, routed)           1.026    10.324    m_i2s2_n_98
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[3]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                 32.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/rx_data_r_shift_reg[5]/Q
                         net (fo=2, routed)           0.128    -0.319    m_i2s2/rx_data_r_shift[5]
    SLICE_X12Y99         FDRE                                         r  m_i2s2/rx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/rx_data_r_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.063    -0.512    m_i2s2/rx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X13Y100        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m_i2s2/rx_data_l_shift_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.325    m_i2s2/rx_data_l_shift[6]
    SLICE_X12Y100        FDRE                                         r  m_i2s2/rx_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X12Y100        FDRE                                         r  m_i2s2/rx_data_l_reg[6]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.063    -0.518    m_i2s2/rx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X13Y100        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m_i2s2/rx_data_l_shift_reg[11]/Q
                         net (fo=2, routed)           0.128    -0.325    m_i2s2/rx_data_l_shift[11]
    SLICE_X12Y102        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X12Y102        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[12]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.059    -0.519    m_i2s2/rx_data_l_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.605    -0.559    m_i2s2/axis_clk
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/count_reg[3]/Q
                         net (fo=10, routed)          0.143    -0.275    m_i2s2/count_reg__0[3]
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  m_i2s2/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m_i2s2/p_0_in[7]
    SLICE_X2Y97          FDRE                                         r  m_i2s2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.878    -0.795    m_i2s2/axis_clk
    SLICE_X2Y97          FDRE                                         r  m_i2s2/count_reg[7]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120    -0.426    m_i2s2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[23]/Q
                         net (fo=1, routed)           0.116    -0.308    m_i2s2/rx_data_l_shift[23]
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[23]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.070    -0.505    m_i2s2/rx_data_l_reg[23]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.171%)  route 0.145ns (43.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.604    -0.560    m_i2s2/axis_clk
    SLICE_X4Y97          FDRE                                         r  m_i2s2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  m_i2s2/count_reg[6]/Q
                         net (fo=6, routed)           0.145    -0.274    m_i2s2/count_reg__0[6]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  m_i2s2/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m_i2s2/p_0_in[8]
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.878    -0.795    m_i2s2/axis_clk
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[8]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.428    m_i2s2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.308    m_i2s2/rx_data_l_shift[4]
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.066    -0.509    m_i2s2/rx_data_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.571    -0.593    m_i2s2/axis_clk
    SLICE_X12Y85         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  m_i2s2/rx_data_l_shift_reg[19]/Q
                         net (fo=2, routed)           0.128    -0.301    m_i2s2/rx_data_l_shift[19]
    SLICE_X13Y85         FDRE                                         r  m_i2s2/rx_data_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X13Y85         FDRE                                         r  m_i2s2/rx_data_l_reg[19]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.070    -0.510    m_i2s2/rx_data_l_reg[19]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[16]/Q
                         net (fo=2, routed)           0.122    -0.302    m_i2s2/rx_data_l_shift[16]
    SLICE_X12Y97         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y97         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.059    -0.513    m_i2s2/rx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.327%)  route 0.119ns (45.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/rx_data_r_shift_reg[10]/Q
                         net (fo=2, routed)           0.119    -0.329    m_i2s2/rx_data_r_shift[10]
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[11]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.047    -0.541    m_i2s2/rx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.128 }
Period(ns):         44.255
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.255      42.100     BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         44.255      43.006     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][24]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][25]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][26]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][27]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y93      m_vc/data_reg[0][28]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][29]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y93      m_vc/data_reg[0][30]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       44.255      169.105    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y91      m_vc/data_reg[1][25]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y91      m_vc/data_reg[1][27]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y87      m_vc/data_reg[1][32]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y87      m_vc/data_reg[1][33]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y87      m_vc/data_reg[1][34]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y87      m_vc/data_reg[1][35]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y92      m_vc/data_reg[1][36]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y92      m_vc/data_reg[1][37]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y92      m_vc/data_reg[1][38]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y92      m_vc/data_reg[1][39]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][24]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][25]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][26]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][27]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y93      m_vc/data_reg[0][28]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][29]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y93      m_vc/data_reg[0][30]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][31]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y89      m_vc/data_reg[0][32]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y89      m_vc/data_reg[0][33]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.270ns,  Total Violation       -1.589ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.645ns  (logic 4.014ns (20.432%)  route 15.631ns (79.568%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.916    18.066    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.190 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.697    18.888    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.104    19.150    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.618    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.888    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 4.014ns (20.450%)  route 15.614ns (79.550%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.996    18.146    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124    18.270 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.601    18.871    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.104    19.147    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 4.014ns (20.450%)  route 15.614ns (79.550%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.996    18.146    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124    18.270 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.601    18.871    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.104    19.147    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.163ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.538ns  (logic 4.014ns (20.545%)  route 15.524ns (79.455%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.916    18.066    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.190 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.590    18.780    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.104    19.150    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.618    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.780    
  -------------------------------------------------------------------
                         slack                                 -0.163    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.414ns  (logic 3.572ns (18.399%)  route 15.842ns (81.601%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.732    17.156    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.488 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__110/O
                         net (fo=5, routed)           1.184    18.673    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][1]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 3.572ns (18.445%)  route 15.794ns (81.555%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.708    17.132    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.464 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__78/O
                         net (fo=5, routed)           1.160    18.624    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][4]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 3.572ns (18.451%)  route 15.788ns (81.549%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.532    16.956    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X61Y13         LUT5 (Prop_lut5_I3_O)        0.332    17.288 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__383/O
                         net (fo=5, routed)           1.330    18.618    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.618    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 4.014ns (20.609%)  route 15.463ns (79.391%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.498    17.649    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.773 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.947    18.720    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.104    19.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 4.014ns (20.609%)  route 15.463ns (79.391%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.498    17.649    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.773 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.947    18.720    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.104    19.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.334ns  (logic 3.572ns (18.475%)  route 15.762ns (81.525%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.732    17.156    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.488 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__110/O
                         net (fo=5, routed)           1.104    18.592    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][1]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.104    19.075    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.509    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                 -0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y42          FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/swtch_db[10]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y42          FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.391    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X0Y33          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debounce/shift_swtch13[3]
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debounce/swtch_db[13]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.940    -0.733    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.248    -0.486    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091    -0.395    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.640    -0.524    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X21Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=1, routed)           0.057    -0.325    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[23]
    SLICE_X20Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.916    -0.757    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.047    -0.464    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/clk_out1
    SLICE_X67Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/fb_tag_back_h[30]
    SLICE_X66Y13         LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q[20]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/D[20]
    SLICE_X66Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.905    -0.768    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/clk_out1
    SLICE_X66Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/C
                         clock pessimism              0.248    -0.521    
    SLICE_X66Y13         FDRE (Hold_fdre_C_D)         0.120    -0.401    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X61Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/utlbentry_pipe_out[52]
    SLICE_X60Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__189/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/d00_out
    SLICE_X60Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.905    -0.768    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X60Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.248    -0.521    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.120    -0.401    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/clk_out1
    SLICE_X39Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_2[2]
    SLICE_X38Y0          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[2]_i_1__131/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[2]
    SLICE_X38Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.120    -0.396    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X12Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__259/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X12Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.903    -0.770    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.251    -0.520    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.625    -0.539    mfp_sys/top/cpu/core/icc/_enable_ireq/clk_out1
    SLICE_X47Y18         FDRE                                         r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/Q
                         net (fo=8, routed)           0.229    -0.169    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/enable_ireq
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.896    -0.777    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.277    
    SLICE_X52Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.316    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.625    -0.539    mfp_sys/top/cpu/core/icc/_enable_ireq/clk_out1
    SLICE_X47Y18         FDRE                                         r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/Q
                         net (fo=8, routed)           0.229    -0.169    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/enable_ireq
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.896    -0.777    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/C
                         clock pessimism              0.501    -0.277    
    SLICE_X52Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.316    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.496%)  route 0.222ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y11          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/Q
                         net (fo=17, routed)          0.222    -0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.251    -0.469    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y4      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y28     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y30     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 7.488ns (64.901%)  route 4.050ns (35.099%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.564 r  m_vc/__96_carry__6/O[1]
                         net (fo=2, routed)           1.172     9.737    m_i2s2/__8_5[1]
    SLICE_X9Y89          LUT6 (Prop_lut6_I0_O)        0.303    10.040 r  m_i2s2/__4_i_4/O
                         net (fo=1, routed)           0.679    10.718    m_vc/rx_axis_m_last_reg_3[11]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.113    43.214    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.764    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.764    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 32.046    

Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 7.259ns (63.066%)  route 4.251ns (36.934%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.339 r  m_vc/__96_carry__5/O[0]
                         net (fo=2, routed)           1.317     9.656    m_i2s2/__8_4[0]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.299     9.955 r  m_i2s2/__4_i_9/O
                         net (fo=1, routed)           0.736    10.691    m_vc/rx_axis_m_last_reg_3[6]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.113    43.214    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.764    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.764    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.222ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.361ns  (logic 7.470ns (65.749%)  route 3.891ns (34.251%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.543 r  m_vc/__96_carry__6/O[3]
                         net (fo=2, routed)           1.138     9.682    m_i2s2/__8_5[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306     9.988 r  m_i2s2/__4_i_2/O
                         net (fo=1, routed)           0.554    10.542    m_vc/rx_axis_m_last_reg_3[13]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.113    43.214    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.764    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.764    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 32.222    

Slack (MET) :             32.291ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 7.719ns (68.348%)  route 3.575ns (31.652%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.435 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.858     9.293    m_i2s2/__3_6[1]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.303     9.596 r  m_i2s2/_i_4/O
                         net (fo=1, routed)           0.879    10.475    m_i2s2_n_90
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.113    43.216    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.766    m_vc/
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 32.291    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 7.623ns (67.726%)  route 3.633ns (32.274%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.340 r  m_vc/__1_carry__6/O[2]
                         net (fo=2, routed)           1.000     9.340    m_i2s2/__3_6[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I0_O)        0.302     9.642 r  m_i2s2/_i_3/O
                         net (fo=1, routed)           0.795    10.437    m_i2s2_n_89
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.113    43.216    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.766    m_vc/
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 7.356ns (65.403%)  route 3.891ns (34.597%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.429 r  m_vc/__96_carry__5/O[3]
                         net (fo=2, routed)           0.937     9.366    m_i2s2/__8_4[3]
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.306     9.672 r  m_i2s2/__4_i_6/O
                         net (fo=1, routed)           0.756    10.428    m_vc/rx_axis_m_last_reg_3[9]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.113    43.214    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.764    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.764    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.380ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 7.376ns (65.833%)  route 3.828ns (34.167%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  m_vc/__8/P[0]
                         net (fo=2, routed)           1.799     6.706    m_vc/__8_n_105
    SLICE_X13Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.830 r  m_vc/__96_carry_i_3/O
                         net (fo=1, routed)           0.000     6.830    m_vc/__96_carry_i_3_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.380 r  m_vc/__96_carry/CO[3]
                         net (fo=1, routed)           0.000     7.380    m_vc/__96_carry_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  m_vc/__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.494    m_vc/__96_carry__0_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  m_vc/__96_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.608    m_vc/__96_carry__1_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  m_vc/__96_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.722    m_vc/__96_carry__2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  m_vc/__96_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/__96_carry__3_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.059 r  m_vc/__96_carry__4/O[0]
                         net (fo=2, routed)           1.291     9.350    m_i2s2/__8_3[0]
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.299     9.649 r  m_i2s2/__4_i_13/O
                         net (fo=1, routed)           0.736    10.384    m_vc/rx_axis_m_last_reg_3[2]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.113    43.214    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.764    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.764    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 32.380    

Slack (MET) :             32.427ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 7.392ns (66.256%)  route 3.765ns (33.744%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.469 r  m_vc/__96_carry__6/O[2]
                         net (fo=2, routed)           0.825     9.295    m_i2s2/__8_5[2]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.302     9.597 r  m_i2s2/__4_i_3/O
                         net (fo=1, routed)           0.740    10.337    m_vc/rx_axis_m_last_reg_3[12]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.113    43.214    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.764    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.764    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 32.427    

Slack (MET) :             32.440ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 7.701ns (69.099%)  route 3.444ns (30.900%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.414 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.821     9.235    m_i2s2/__3_6[3]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.306     9.541 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.786    10.326    m_i2s2_n_88
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.113    43.216    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.766    m_vc/
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                 32.440    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[3]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 7.491ns (67.228%)  route 3.652ns (32.772%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.207 r  m_vc/__1_carry__4/O[1]
                         net (fo=2, routed)           0.789     8.995    m_i2s2/__3_4[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.303     9.298 r  m_i2s2/_i_12/O
                         net (fo=1, routed)           1.026    10.324    m_i2s2_n_98
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[3]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.113    43.216    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    42.766    m_vc/
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                 32.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/rx_data_r_shift_reg[5]/Q
                         net (fo=2, routed)           0.128    -0.319    m_i2s2/rx_data_r_shift[5]
    SLICE_X12Y99         FDRE                                         r  m_i2s2/rx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/rx_data_r_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.063    -0.512    m_i2s2/rx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X13Y100        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m_i2s2/rx_data_l_shift_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.325    m_i2s2/rx_data_l_shift[6]
    SLICE_X12Y100        FDRE                                         r  m_i2s2/rx_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X12Y100        FDRE                                         r  m_i2s2/rx_data_l_reg[6]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.063    -0.518    m_i2s2/rx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X13Y100        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m_i2s2/rx_data_l_shift_reg[11]/Q
                         net (fo=2, routed)           0.128    -0.325    m_i2s2/rx_data_l_shift[11]
    SLICE_X12Y102        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X12Y102        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[12]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.059    -0.519    m_i2s2/rx_data_l_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.605    -0.559    m_i2s2/axis_clk
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/count_reg[3]/Q
                         net (fo=10, routed)          0.143    -0.275    m_i2s2/count_reg__0[3]
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  m_i2s2/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m_i2s2/p_0_in[7]
    SLICE_X2Y97          FDRE                                         r  m_i2s2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.878    -0.795    m_i2s2/axis_clk
    SLICE_X2Y97          FDRE                                         r  m_i2s2/count_reg[7]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120    -0.426    m_i2s2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[23]/Q
                         net (fo=1, routed)           0.116    -0.308    m_i2s2/rx_data_l_shift[23]
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[23]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.070    -0.505    m_i2s2/rx_data_l_reg[23]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.171%)  route 0.145ns (43.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.604    -0.560    m_i2s2/axis_clk
    SLICE_X4Y97          FDRE                                         r  m_i2s2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  m_i2s2/count_reg[6]/Q
                         net (fo=6, routed)           0.145    -0.274    m_i2s2/count_reg__0[6]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  m_i2s2/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m_i2s2/p_0_in[8]
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.878    -0.795    m_i2s2/axis_clk
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[8]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.428    m_i2s2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.308    m_i2s2/rx_data_l_shift[4]
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.066    -0.509    m_i2s2/rx_data_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.571    -0.593    m_i2s2/axis_clk
    SLICE_X12Y85         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  m_i2s2/rx_data_l_shift_reg[19]/Q
                         net (fo=2, routed)           0.128    -0.301    m_i2s2/rx_data_l_shift[19]
    SLICE_X13Y85         FDRE                                         r  m_i2s2/rx_data_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X13Y85         FDRE                                         r  m_i2s2/rx_data_l_reg[19]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.070    -0.510    m_i2s2/rx_data_l_reg[19]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[16]/Q
                         net (fo=2, routed)           0.122    -0.302    m_i2s2/rx_data_l_shift[16]
    SLICE_X12Y97         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y97         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.059    -0.513    m_i2s2/rx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.327%)  route 0.119ns (45.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/rx_data_r_shift_reg[10]/Q
                         net (fo=2, routed)           0.119    -0.329    m_i2s2/rx_data_r_shift[10]
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[11]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.047    -0.541    m_i2s2/rx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.128 }
Period(ns):         44.255
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.255      42.100     BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         44.255      43.006     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][24]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][25]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][26]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][27]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y93      m_vc/data_reg[0][28]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][29]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y93      m_vc/data_reg[0][30]/C
Min Period        n/a     FDSE/C              n/a            1.000         44.255      43.255     SLICE_X7Y90      m_vc/data_reg[0][31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       44.255      169.105    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y91      m_vc/data_reg[1][25]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y91      m_vc/data_reg[1][27]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y87      m_vc/data_reg[1][32]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y87      m_vc/data_reg[1][33]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y87      m_vc/data_reg[1][34]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y87      m_vc/data_reg[1][35]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y92      m_vc/data_reg[1][36]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y92      m_vc/data_reg[1][37]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y92      m_vc/data_reg[1][38]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y92      m_vc/data_reg[1][39]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][24]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][25]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][26]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][27]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y93      m_vc/data_reg[0][28]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][29]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y93      m_vc/data_reg[0][30]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X7Y90      m_vc/data_reg[0][31]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y89      m_vc/data_reg[0][32]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         22.128      21.628     SLICE_X8Y89      m_vc/data_reg[0][33]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -0.265ns,  Total Violation       -1.541ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.645ns  (logic 4.014ns (20.432%)  route 15.631ns (79.568%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.916    18.066    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.190 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.697    18.888    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.099    19.154    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.622    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -18.888    
  -------------------------------------------------------------------
                         slack                                 -0.265    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 4.014ns (20.450%)  route 15.614ns (79.550%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.996    18.146    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124    18.270 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.601    18.871    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.099    19.151    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 4.014ns (20.450%)  route 15.614ns (79.550%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.996    18.146    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124    18.270 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.601    18.871    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.099    19.151    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.538ns  (logic 4.014ns (20.545%)  route 15.524ns (79.455%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.916    18.066    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.190 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.590    18.780    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.099    19.154    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.622    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -18.780    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.414ns  (logic 3.572ns (18.399%)  route 15.842ns (81.601%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.732    17.156    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.488 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__110/O
                         net (fo=5, routed)           1.184    18.673    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][1]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.099    19.082    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.516    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 3.572ns (18.445%)  route 15.794ns (81.555%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.708    17.132    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.464 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__78/O
                         net (fo=5, routed)           1.160    18.624    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][4]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.099    19.082    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.516    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 3.572ns (18.451%)  route 15.788ns (81.549%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.532    16.956    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X61Y13         LUT5 (Prop_lut5_I3_O)        0.332    17.288 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__383/O
                         net (fo=5, routed)           1.330    18.618    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.099    19.082    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.516    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -18.618    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 4.014ns (20.609%)  route 15.463ns (79.391%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.498    17.649    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.773 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.947    18.720    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.099    19.166    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 4.014ns (20.609%)  route 15.463ns (79.391%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.498    17.649    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.773 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.947    18.720    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.099    19.166    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.334ns  (logic 3.572ns (18.475%)  route 15.762ns (81.525%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.732    17.156    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.488 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__110/O
                         net (fo=5, routed)           1.104    18.592    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][1]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.099    19.079    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.513    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.513    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                 -0.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y42          FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/swtch_db[10]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y42          FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.391    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X0Y33          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debounce/shift_swtch13[3]
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debounce/swtch_db[13]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.940    -0.733    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.248    -0.486    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091    -0.395    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.640    -0.524    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X21Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=1, routed)           0.057    -0.325    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[23]
    SLICE_X20Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.916    -0.757    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.047    -0.464    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/clk_out1
    SLICE_X67Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/fb_tag_back_h[30]
    SLICE_X66Y13         LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q[20]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/D[20]
    SLICE_X66Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.905    -0.768    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/clk_out1
    SLICE_X66Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/C
                         clock pessimism              0.248    -0.521    
    SLICE_X66Y13         FDRE (Hold_fdre_C_D)         0.120    -0.401    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X61Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/utlbentry_pipe_out[52]
    SLICE_X60Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__189/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/d00_out
    SLICE_X60Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.905    -0.768    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X60Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.248    -0.521    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.120    -0.401    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/clk_out1
    SLICE_X39Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_2[2]
    SLICE_X38Y0          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[2]_i_1__131/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[2]
    SLICE_X38Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.120    -0.396    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X12Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__259/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X12Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.903    -0.770    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.251    -0.520    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.625    -0.539    mfp_sys/top/cpu/core/icc/_enable_ireq/clk_out1
    SLICE_X47Y18         FDRE                                         r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/Q
                         net (fo=8, routed)           0.229    -0.169    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/enable_ireq
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.896    -0.777    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.277    
    SLICE_X52Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.316    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.625    -0.539    mfp_sys/top/cpu/core/icc/_enable_ireq/clk_out1
    SLICE_X47Y18         FDRE                                         r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/Q
                         net (fo=8, routed)           0.229    -0.169    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/enable_ireq
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.896    -0.777    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/C
                         clock pessimism              0.501    -0.277    
    SLICE_X52Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.316    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.496%)  route 0.222ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y11          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/Q
                         net (fo=17, routed)          0.222    -0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.251    -0.469    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y4      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y28     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y30     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :          182  Failing Endpoints,  Worst Slack       -8.486ns,  Total Violation    -1192.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.486ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__5/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.108ns  (logic 4.277ns (52.752%)  route 3.831ns (47.248%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1459.021 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.922  1467.210    m_vc/B[5]
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.616  1459.021    m_vc/axis_clk
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.395  1459.416    
                         clock uncertainty           -0.242  1459.174    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.724    m_vc/__5
  -------------------------------------------------------------------
                         required time                       1458.724    
                         arrival time                       -1467.210    
  -------------------------------------------------------------------
                         slack                                 -8.486    

Slack (VIOLATED) :        -8.485ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__4/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.191ns  (logic 4.277ns (52.215%)  route 3.914ns (47.785%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 1459.017 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.001  1467.293    m_vc/B[6]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612  1459.017    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.395  1459.412    
                         clock uncertainty           -0.242  1459.170    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362  1458.808    m_vc/__4
  -------------------------------------------------------------------
                         required time                       1458.808    
                         arrival time                       -1467.293    
  -------------------------------------------------------------------
                         slack                                 -8.485    

Slack (VIOLATED) :        -8.483ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc//A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.191ns  (logic 4.277ns (52.215%)  route 3.914ns (47.785%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 1459.019 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.001  1467.293    m_vc_n_11
    DSP48_X0Y35          DSP48E1                                      r  m_vc//A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614  1459.019    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.395  1459.414    
                         clock uncertainty           -0.242  1459.172    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362  1458.810    m_vc/
  -------------------------------------------------------------------
                         required time                       1458.810    
                         arrival time                       -1467.293    
  -------------------------------------------------------------------
                         slack                                 -8.483    

Slack (VIOLATED) :        -8.478ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__7/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.084ns  (logic 4.277ns (52.907%)  route 3.807ns (47.093%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 1459.005 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.845  1465.944    m_vc/_i_34_n_1
    SLICE_X15Y97         LUT5 (Prop_lut5_I1_O)        0.310  1466.254 r  m_vc/_i_21/O
                         net (fo=6, routed)           0.932  1467.186    m_vc/B[11]
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.600  1459.005    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.395  1459.400    
                         clock uncertainty           -0.242  1459.158    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450  1458.708    m_vc/__7
  -------------------------------------------------------------------
                         required time                       1458.708    
                         arrival time                       -1467.186    
  -------------------------------------------------------------------
                         slack                                 -8.478    

Slack (VIOLATED) :        -8.452ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.059ns  (logic 4.277ns (53.070%)  route 3.782ns (46.930%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 1459.006 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           0.869  1467.161    m_vc/B[6]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.601  1459.006    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
                         clock pessimism              0.395  1459.401    
                         clock uncertainty           -0.242  1459.159    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450  1458.709    m_vc/__2
  -------------------------------------------------------------------
                         required time                       1458.710    
                         arrival time                       -1467.161    
  -------------------------------------------------------------------
                         slack                                 -8.452    

Slack (VIOLATED) :        -8.447ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.054ns  (logic 4.277ns (53.103%)  route 3.777ns (46.897%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 1459.006 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.868  1467.156    m_vc/B[5]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.601  1459.006    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
                         clock pessimism              0.395  1459.401    
                         clock uncertainty           -0.242  1459.159    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.709    m_vc/__2
  -------------------------------------------------------------------
                         required time                       1458.710    
                         arrival time                       -1467.157    
  -------------------------------------------------------------------
                         slack                                 -8.447    

Slack (VIOLATED) :        -8.442ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__5/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.064ns  (logic 4.277ns (53.040%)  route 3.787ns (46.960%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1459.021 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           0.874  1467.166    m_vc/B[6]
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.616  1459.021    m_vc/axis_clk
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.395  1459.416    
                         clock uncertainty           -0.242  1459.174    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450  1458.724    m_vc/__5
  -------------------------------------------------------------------
                         required time                       1458.724    
                         arrival time                       -1467.166    
  -------------------------------------------------------------------
                         slack                                 -8.442    

Slack (VIOLATED) :        -8.441ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.065ns  (logic 4.277ns (53.035%)  route 3.788ns (46.965%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 1459.023 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.751  1465.849    m_vc/_i_34_n_1
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.159 r  m_vc/__1_i_7/O
                         net (fo=4, routed)           1.008  1467.167    m_vc/__1_i_7_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/__1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.618  1459.023    m_vc/axis_clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/__1/CLK
                         clock pessimism              0.395  1459.418    
                         clock uncertainty           -0.242  1459.176    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450  1458.726    m_vc/__1
  -------------------------------------------------------------------
                         required time                       1458.726    
                         arrival time                       -1467.167    
  -------------------------------------------------------------------
                         slack                                 -8.441    

Slack (VIOLATED) :        -8.435ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.058ns  (logic 4.277ns (53.077%)  route 3.781ns (46.923%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 1459.022 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.872  1467.160    m_vc/B[5]
    DSP48_X0Y38          DSP48E1                                      r  m_vc/__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.617  1459.022    m_vc/axis_clk
    DSP48_X0Y38          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.395  1459.417    
                         clock uncertainty           -0.242  1459.175    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.725    m_vc/__0
  -------------------------------------------------------------------
                         required time                       1458.725    
                         arrival time                       -1467.161    
  -------------------------------------------------------------------
                         slack                                 -8.435    

Slack (VIOLATED) :        -8.429ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__7/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.035ns  (logic 4.277ns (53.230%)  route 3.758ns (46.770%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 1459.005 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.870  1465.969    m_vc/_i_34_n_1
    SLICE_X13Y97         LUT5 (Prop_lut5_I1_O)        0.310  1466.279 r  m_vc/_i_16/O
                         net (fo=6, routed)           0.858  1467.137    m_vc/B[16]
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.600  1459.005    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.395  1459.400    
                         clock uncertainty           -0.242  1459.158    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450  1458.708    m_vc/__7
  -------------------------------------------------------------------
                         required time                       1458.708    
                         arrival time                       -1467.137    
  -------------------------------------------------------------------
                         slack                                 -8.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.406%)  route 0.532ns (80.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  m_swap/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.532     0.097    m_i2s2/D[6]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[6]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.242     0.001    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.023     0.024    m_i2s2/tx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.128ns (19.851%)  route 0.517ns (80.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  m_swap/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.517     0.083    m_i2s2/D[6]
    SLICE_X6Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.873    -0.800    m_i2s2/axis_clk
    SLICE_X6Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[6]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.242    -0.002    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.011     0.009    m_i2s2/tx_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.804%)  route 0.609ns (81.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[15]/Q
                         net (fo=2, routed)           0.609     0.188    m_i2s2/D[15]
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[15]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.242     0.001    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.078     0.079    m_i2s2/tx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.428%)  route 0.624ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.624     0.203    m_i2s2/D[5]
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.242     0.001    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.076     0.077    m_i2s2/tx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.235%)  route 0.632ns (81.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X5Y88          FDRE                                         r  m_swap/tx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_swap/tx_data_reg[16]/Q
                         net (fo=2, routed)           0.632     0.210    m_i2s2/D[16]
    SLICE_X0Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X0Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.242     0.000    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.076     0.076    m_i2s2/tx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.173%)  route 0.635ns (81.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[15]/Q
                         net (fo=2, routed)           0.635     0.214    m_i2s2/D[15]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.242     0.001    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.078     0.079    m_i2s2/tx_data_l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.309%)  route 0.629ns (81.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X5Y91          FDRE                                         r  m_swap/tx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[13]/Q
                         net (fo=2, routed)           0.629     0.208    m_i2s2/D[13]
    SLICE_X7Y91          FDRE                                         r  m_i2s2/tx_data_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.873    -0.800    m_i2s2/axis_clk
    SLICE_X7Y91          FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.242    -0.002    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.075     0.073    m_i2s2/tx_data_l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.336%)  route 0.628ns (81.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X4Y89          FDRE                                         r  m_swap/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_swap/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.628     0.206    m_i2s2/D[2]
    SLICE_X7Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.872    -0.801    m_i2s2/axis_clk
    SLICE_X7Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.242    -0.003    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.071     0.068    m_i2s2/tx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X3Y89          FDRE                                         r  m_swap/tx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[10]/Q
                         net (fo=2, routed)           0.634     0.213    m_i2s2/D[10]
    SLICE_X0Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X0Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[10]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.242     0.000    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.071     0.071    m_i2s2/tx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.128ns (17.515%)  route 0.603ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X5Y88          FDRE                                         r  m_swap/tx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  m_swap/tx_data_reg[9]/Q
                         net (fo=2, routed)           0.603     0.168    m_i2s2/D[9]
    SLICE_X3Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X3Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[9]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.242     0.000    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.022     0.022    m_i2s2/tx_data_l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.037ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 7.488ns (64.901%)  route 4.050ns (35.099%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.564 r  m_vc/__96_carry__6/O[1]
                         net (fo=2, routed)           1.172     9.737    m_i2s2/__8_5[1]
    SLICE_X9Y89          LUT6 (Prop_lut6_I0_O)        0.303    10.040 r  m_i2s2/__4_i_4/O
                         net (fo=1, routed)           0.679    10.718    m_vc/rx_axis_m_last_reg_3[11]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 32.037    

Slack (MET) :             32.065ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 7.259ns (63.066%)  route 4.251ns (36.934%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.339 r  m_vc/__96_carry__5/O[0]
                         net (fo=2, routed)           1.317     9.656    m_i2s2/__8_4[0]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.299     9.955 r  m_i2s2/__4_i_9/O
                         net (fo=1, routed)           0.736    10.691    m_vc/rx_axis_m_last_reg_3[6]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                 32.065    

Slack (MET) :             32.214ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.361ns  (logic 7.470ns (65.749%)  route 3.891ns (34.251%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.543 r  m_vc/__96_carry__6/O[3]
                         net (fo=2, routed)           1.138     9.682    m_i2s2/__8_5[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306     9.988 r  m_i2s2/__4_i_2/O
                         net (fo=1, routed)           0.554    10.542    m_vc/rx_axis_m_last_reg_3[13]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 32.214    

Slack (MET) :             32.282ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 7.719ns (68.348%)  route 3.575ns (31.652%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.435 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.858     9.293    m_i2s2/__3_6[1]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.303     9.596 r  m_i2s2/_i_4/O
                         net (fo=1, routed)           0.879    10.475    m_i2s2_n_90
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 32.282    

Slack (MET) :             32.320ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 7.623ns (67.726%)  route 3.633ns (32.274%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.340 r  m_vc/__1_carry__6/O[2]
                         net (fo=2, routed)           1.000     9.340    m_i2s2/__3_6[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I0_O)        0.302     9.642 r  m_i2s2/_i_3/O
                         net (fo=1, routed)           0.795    10.437    m_i2s2_n_89
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                 32.320    

Slack (MET) :             32.328ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 7.356ns (65.403%)  route 3.891ns (34.597%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.429 r  m_vc/__96_carry__5/O[3]
                         net (fo=2, routed)           0.937     9.366    m_i2s2/__8_4[3]
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.306     9.672 r  m_i2s2/__4_i_6/O
                         net (fo=1, routed)           0.756    10.428    m_vc/rx_axis_m_last_reg_3[9]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                 32.328    

Slack (MET) :             32.371ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 7.376ns (65.833%)  route 3.828ns (34.167%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  m_vc/__8/P[0]
                         net (fo=2, routed)           1.799     6.706    m_vc/__8_n_105
    SLICE_X13Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.830 r  m_vc/__96_carry_i_3/O
                         net (fo=1, routed)           0.000     6.830    m_vc/__96_carry_i_3_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.380 r  m_vc/__96_carry/CO[3]
                         net (fo=1, routed)           0.000     7.380    m_vc/__96_carry_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  m_vc/__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.494    m_vc/__96_carry__0_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  m_vc/__96_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.608    m_vc/__96_carry__1_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  m_vc/__96_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.722    m_vc/__96_carry__2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  m_vc/__96_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/__96_carry__3_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.059 r  m_vc/__96_carry__4/O[0]
                         net (fo=2, routed)           1.291     9.350    m_i2s2/__8_3[0]
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.299     9.649 r  m_i2s2/__4_i_13/O
                         net (fo=1, routed)           0.736    10.384    m_vc/rx_axis_m_last_reg_3[2]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 32.371    

Slack (MET) :             32.418ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 7.392ns (66.256%)  route 3.765ns (33.744%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.469 r  m_vc/__96_carry__6/O[2]
                         net (fo=2, routed)           0.825     9.295    m_i2s2/__8_5[2]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.302     9.597 r  m_i2s2/__4_i_3/O
                         net (fo=1, routed)           0.740    10.337    m_vc/rx_axis_m_last_reg_3[12]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 32.418    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 7.701ns (69.099%)  route 3.444ns (30.900%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.414 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.821     9.235    m_i2s2/__3_6[3]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.306     9.541 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.786    10.326    m_i2s2_n_88
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.433ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[3]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0 rise@44.255ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 7.491ns (67.228%)  route 3.652ns (32.772%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.207 r  m_vc/__1_carry__4/O[1]
                         net (fo=2, routed)           0.789     8.995    m_i2s2/__3_4[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.303     9.298 r  m_i2s2/_i_12/O
                         net (fo=1, routed)           1.026    10.324    m_i2s2_n_98
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[3]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                 32.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/rx_data_r_shift_reg[5]/Q
                         net (fo=2, routed)           0.128    -0.319    m_i2s2/rx_data_r_shift[5]
    SLICE_X12Y99         FDRE                                         r  m_i2s2/rx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/rx_data_r_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.122    -0.453    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.063    -0.390    m_i2s2/rx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X13Y100        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m_i2s2/rx_data_l_shift_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.325    m_i2s2/rx_data_l_shift[6]
    SLICE_X12Y100        FDRE                                         r  m_i2s2/rx_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X12Y100        FDRE                                         r  m_i2s2/rx_data_l_reg[6]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.122    -0.459    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.063    -0.396    m_i2s2/rx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X13Y100        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m_i2s2/rx_data_l_shift_reg[11]/Q
                         net (fo=2, routed)           0.128    -0.325    m_i2s2/rx_data_l_shift[11]
    SLICE_X12Y102        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X12Y102        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[12]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.122    -0.456    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.059    -0.397    m_i2s2/rx_data_l_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.605    -0.559    m_i2s2/axis_clk
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/count_reg[3]/Q
                         net (fo=10, routed)          0.143    -0.275    m_i2s2/count_reg__0[3]
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  m_i2s2/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m_i2s2/p_0_in[7]
    SLICE_X2Y97          FDRE                                         r  m_i2s2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.878    -0.795    m_i2s2/axis_clk
    SLICE_X2Y97          FDRE                                         r  m_i2s2/count_reg[7]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.122    -0.424    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120    -0.304    m_i2s2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[23]/Q
                         net (fo=1, routed)           0.116    -0.308    m_i2s2/rx_data_l_shift[23]
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[23]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.122    -0.453    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.070    -0.383    m_i2s2/rx_data_l_reg[23]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.171%)  route 0.145ns (43.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.604    -0.560    m_i2s2/axis_clk
    SLICE_X4Y97          FDRE                                         r  m_i2s2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  m_i2s2/count_reg[6]/Q
                         net (fo=6, routed)           0.145    -0.274    m_i2s2/count_reg__0[6]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  m_i2s2/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m_i2s2/p_0_in[8]
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.878    -0.795    m_i2s2/axis_clk
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[8]/C
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.122    -0.398    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.306    m_i2s2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.308    m_i2s2/rx_data_l_shift[4]
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.122    -0.453    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.066    -0.387    m_i2s2/rx_data_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.571    -0.593    m_i2s2/axis_clk
    SLICE_X12Y85         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  m_i2s2/rx_data_l_shift_reg[19]/Q
                         net (fo=2, routed)           0.128    -0.301    m_i2s2/rx_data_l_shift[19]
    SLICE_X13Y85         FDRE                                         r  m_i2s2/rx_data_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X13Y85         FDRE                                         r  m_i2s2/rx_data_l_reg[19]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.122    -0.458    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.070    -0.388    m_i2s2/rx_data_l_reg[19]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[16]/Q
                         net (fo=2, routed)           0.122    -0.302    m_i2s2/rx_data_l_shift[16]
    SLICE_X12Y97         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y97         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.122    -0.450    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.059    -0.391    m_i2s2/rx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.327%)  route 0.119ns (45.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/rx_data_r_shift_reg[10]/Q
                         net (fo=2, routed)           0.119    -0.329    m_i2s2/rx_data_r_shift[10]
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[11]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.122    -0.466    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.047    -0.419    m_i2s2/rx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :          182  Failing Endpoints,  Worst Slack       -8.486ns,  Total Violation    -1192.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.486ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__5/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.108ns  (logic 4.277ns (52.752%)  route 3.831ns (47.248%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1459.021 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.922  1467.210    m_vc/B[5]
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.616  1459.021    m_vc/axis_clk
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.395  1459.416    
                         clock uncertainty           -0.242  1459.174    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.724    m_vc/__5
  -------------------------------------------------------------------
                         required time                       1458.724    
                         arrival time                       -1467.210    
  -------------------------------------------------------------------
                         slack                                 -8.486    

Slack (VIOLATED) :        -8.485ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__4/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.191ns  (logic 4.277ns (52.215%)  route 3.914ns (47.785%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 1459.017 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.001  1467.293    m_vc/B[6]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612  1459.017    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.395  1459.412    
                         clock uncertainty           -0.242  1459.170    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362  1458.808    m_vc/__4
  -------------------------------------------------------------------
                         required time                       1458.808    
                         arrival time                       -1467.293    
  -------------------------------------------------------------------
                         slack                                 -8.485    

Slack (VIOLATED) :        -8.483ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc//A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.191ns  (logic 4.277ns (52.215%)  route 3.914ns (47.785%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 1459.019 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.001  1467.293    m_vc_n_11
    DSP48_X0Y35          DSP48E1                                      r  m_vc//A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614  1459.019    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.395  1459.414    
                         clock uncertainty           -0.242  1459.172    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362  1458.810    m_vc/
  -------------------------------------------------------------------
                         required time                       1458.810    
                         arrival time                       -1467.293    
  -------------------------------------------------------------------
                         slack                                 -8.483    

Slack (VIOLATED) :        -8.478ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__7/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.084ns  (logic 4.277ns (52.907%)  route 3.807ns (47.093%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 1459.005 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.845  1465.944    m_vc/_i_34_n_1
    SLICE_X15Y97         LUT5 (Prop_lut5_I1_O)        0.310  1466.254 r  m_vc/_i_21/O
                         net (fo=6, routed)           0.932  1467.186    m_vc/B[11]
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.600  1459.005    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.395  1459.400    
                         clock uncertainty           -0.242  1459.158    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450  1458.708    m_vc/__7
  -------------------------------------------------------------------
                         required time                       1458.708    
                         arrival time                       -1467.186    
  -------------------------------------------------------------------
                         slack                                 -8.478    

Slack (VIOLATED) :        -8.452ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.059ns  (logic 4.277ns (53.070%)  route 3.782ns (46.930%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 1459.006 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           0.869  1467.161    m_vc/B[6]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.601  1459.006    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
                         clock pessimism              0.395  1459.401    
                         clock uncertainty           -0.242  1459.159    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450  1458.709    m_vc/__2
  -------------------------------------------------------------------
                         required time                       1458.710    
                         arrival time                       -1467.161    
  -------------------------------------------------------------------
                         slack                                 -8.452    

Slack (VIOLATED) :        -8.447ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.054ns  (logic 4.277ns (53.103%)  route 3.777ns (46.897%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 1459.006 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.868  1467.156    m_vc/B[5]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.601  1459.006    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
                         clock pessimism              0.395  1459.401    
                         clock uncertainty           -0.242  1459.159    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.709    m_vc/__2
  -------------------------------------------------------------------
                         required time                       1458.710    
                         arrival time                       -1467.157    
  -------------------------------------------------------------------
                         slack                                 -8.447    

Slack (VIOLATED) :        -8.442ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__5/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.064ns  (logic 4.277ns (53.040%)  route 3.787ns (46.960%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1459.021 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           0.874  1467.166    m_vc/B[6]
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.616  1459.021    m_vc/axis_clk
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.395  1459.416    
                         clock uncertainty           -0.242  1459.174    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450  1458.724    m_vc/__5
  -------------------------------------------------------------------
                         required time                       1458.724    
                         arrival time                       -1467.166    
  -------------------------------------------------------------------
                         slack                                 -8.442    

Slack (VIOLATED) :        -8.441ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.065ns  (logic 4.277ns (53.035%)  route 3.788ns (46.965%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 1459.023 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.751  1465.849    m_vc/_i_34_n_1
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.159 r  m_vc/__1_i_7/O
                         net (fo=4, routed)           1.008  1467.167    m_vc/__1_i_7_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/__1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.618  1459.023    m_vc/axis_clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/__1/CLK
                         clock pessimism              0.395  1459.418    
                         clock uncertainty           -0.242  1459.176    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450  1458.726    m_vc/__1
  -------------------------------------------------------------------
                         required time                       1458.726    
                         arrival time                       -1467.167    
  -------------------------------------------------------------------
                         slack                                 -8.441    

Slack (VIOLATED) :        -8.435ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.058ns  (logic 4.277ns (53.077%)  route 3.781ns (46.923%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 1459.022 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.872  1467.160    m_vc/B[5]
    DSP48_X0Y38          DSP48E1                                      r  m_vc/__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.617  1459.022    m_vc/axis_clk
    DSP48_X0Y38          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.395  1459.417    
                         clock uncertainty           -0.242  1459.175    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.725    m_vc/__0
  -------------------------------------------------------------------
                         required time                       1458.725    
                         arrival time                       -1467.161    
  -------------------------------------------------------------------
                         slack                                 -8.435    

Slack (VIOLATED) :        -8.429ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__7/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.035ns  (logic 4.277ns (53.230%)  route 3.758ns (46.770%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 1459.005 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.870  1465.969    m_vc/_i_34_n_1
    SLICE_X13Y97         LUT5 (Prop_lut5_I1_O)        0.310  1466.279 r  m_vc/_i_16/O
                         net (fo=6, routed)           0.858  1467.137    m_vc/B[16]
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.600  1459.005    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.395  1459.400    
                         clock uncertainty           -0.242  1459.158    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450  1458.708    m_vc/__7
  -------------------------------------------------------------------
                         required time                       1458.708    
                         arrival time                       -1467.137    
  -------------------------------------------------------------------
                         slack                                 -8.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.406%)  route 0.532ns (80.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  m_swap/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.532     0.097    m_i2s2/D[6]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[6]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.242     0.001    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.023     0.024    m_i2s2/tx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.128ns (19.851%)  route 0.517ns (80.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  m_swap/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.517     0.083    m_i2s2/D[6]
    SLICE_X6Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.873    -0.800    m_i2s2/axis_clk
    SLICE_X6Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[6]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.242    -0.002    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.011     0.009    m_i2s2/tx_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.804%)  route 0.609ns (81.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[15]/Q
                         net (fo=2, routed)           0.609     0.188    m_i2s2/D[15]
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[15]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.242     0.001    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.078     0.079    m_i2s2/tx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.428%)  route 0.624ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.624     0.203    m_i2s2/D[5]
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.242     0.001    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.076     0.077    m_i2s2/tx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.235%)  route 0.632ns (81.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X5Y88          FDRE                                         r  m_swap/tx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_swap/tx_data_reg[16]/Q
                         net (fo=2, routed)           0.632     0.210    m_i2s2/D[16]
    SLICE_X0Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X0Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.242     0.000    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.076     0.076    m_i2s2/tx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.173%)  route 0.635ns (81.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[15]/Q
                         net (fo=2, routed)           0.635     0.214    m_i2s2/D[15]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.242     0.001    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.078     0.079    m_i2s2/tx_data_l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.309%)  route 0.629ns (81.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X5Y91          FDRE                                         r  m_swap/tx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[13]/Q
                         net (fo=2, routed)           0.629     0.208    m_i2s2/D[13]
    SLICE_X7Y91          FDRE                                         r  m_i2s2/tx_data_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.873    -0.800    m_i2s2/axis_clk
    SLICE_X7Y91          FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.242    -0.002    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.075     0.073    m_i2s2/tx_data_l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.336%)  route 0.628ns (81.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X4Y89          FDRE                                         r  m_swap/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_swap/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.628     0.206    m_i2s2/D[2]
    SLICE_X7Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.872    -0.801    m_i2s2/axis_clk
    SLICE_X7Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.242    -0.003    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.071     0.068    m_i2s2/tx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X3Y89          FDRE                                         r  m_swap/tx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[10]/Q
                         net (fo=2, routed)           0.634     0.213    m_i2s2/D[10]
    SLICE_X0Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X0Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[10]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.242     0.000    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.071     0.071    m_i2s2/tx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.128ns (17.515%)  route 0.603ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X5Y88          FDRE                                         r  m_swap/tx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  m_swap/tx_data_reg[9]/Q
                         net (fo=2, routed)           0.603     0.168    m_i2s2/D[9]
    SLICE_X3Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X3Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[9]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.242     0.000    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.022     0.022    m_i2s2/tx_data_l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.270ns,  Total Violation       -1.589ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.645ns  (logic 4.014ns (20.432%)  route 15.631ns (79.568%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.916    18.066    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.190 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.697    18.888    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.104    19.150    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.618    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.888    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 4.014ns (20.450%)  route 15.614ns (79.550%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.996    18.146    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124    18.270 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.601    18.871    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.104    19.147    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 4.014ns (20.450%)  route 15.614ns (79.550%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.996    18.146    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124    18.270 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.601    18.871    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.104    19.147    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.163ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.538ns  (logic 4.014ns (20.545%)  route 15.524ns (79.455%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.916    18.066    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.190 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.590    18.780    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.104    19.150    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.618    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.780    
  -------------------------------------------------------------------
                         slack                                 -0.163    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.414ns  (logic 3.572ns (18.399%)  route 15.842ns (81.601%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.732    17.156    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.488 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__110/O
                         net (fo=5, routed)           1.184    18.673    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][1]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 3.572ns (18.445%)  route 15.794ns (81.555%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.708    17.132    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.464 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__78/O
                         net (fo=5, routed)           1.160    18.624    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][4]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 3.572ns (18.451%)  route 15.788ns (81.549%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.532    16.956    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X61Y13         LUT5 (Prop_lut5_I3_O)        0.332    17.288 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__383/O
                         net (fo=5, routed)           1.330    18.618    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.618    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 4.014ns (20.609%)  route 15.463ns (79.391%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.498    17.649    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.773 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.947    18.720    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.104    19.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 4.014ns (20.609%)  route 15.463ns (79.391%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.498    17.649    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.773 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.947    18.720    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.104    19.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.334ns  (logic 3.572ns (18.475%)  route 15.762ns (81.525%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.732    17.156    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.488 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__110/O
                         net (fo=5, routed)           1.104    18.592    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][1]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.104    19.075    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.509    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                 -0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y42          FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/swtch_db[10]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y42          FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.104    -0.377    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.286    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X0Y33          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debounce/shift_swtch13[3]
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debounce/swtch_db[13]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.940    -0.733    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.248    -0.486    
                         clock uncertainty            0.104    -0.381    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091    -0.290    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.640    -0.524    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X21Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=1, routed)           0.057    -0.325    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[23]
    SLICE_X20Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.916    -0.757    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.104    -0.406    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.047    -0.359    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/clk_out1
    SLICE_X67Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/fb_tag_back_h[30]
    SLICE_X66Y13         LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q[20]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/D[20]
    SLICE_X66Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.905    -0.768    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/clk_out1
    SLICE_X66Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.104    -0.416    
    SLICE_X66Y13         FDRE (Hold_fdre_C_D)         0.120    -0.296    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X61Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/utlbentry_pipe_out[52]
    SLICE_X60Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__189/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/d00_out
    SLICE_X60Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.905    -0.768    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X60Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.104    -0.416    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.120    -0.296    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/clk_out1
    SLICE_X39Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_2[2]
    SLICE_X38Y0          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[2]_i_1__131/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[2]
    SLICE_X38Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.104    -0.411    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.120    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X12Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__259/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X12Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.903    -0.770    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.251    -0.520    
                         clock uncertainty            0.104    -0.415    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.625    -0.539    mfp_sys/top/cpu/core/icc/_enable_ireq/clk_out1
    SLICE_X47Y18         FDRE                                         r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/Q
                         net (fo=8, routed)           0.229    -0.169    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/enable_ireq
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.896    -0.777    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.277    
                         clock uncertainty            0.104    -0.172    
    SLICE_X52Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.211    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.625    -0.539    mfp_sys/top/cpu/core/icc/_enable_ireq/clk_out1
    SLICE_X47Y18         FDRE                                         r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/Q
                         net (fo=8, routed)           0.229    -0.169    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/enable_ireq
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.896    -0.777    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/C
                         clock pessimism              0.501    -0.277    
                         clock uncertainty            0.104    -0.172    
    SLICE_X52Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.211    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.496%)  route 0.222ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y11          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/Q
                         net (fo=17, routed)          0.222    -0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.104    -0.365    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.182    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.037ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 7.488ns (64.901%)  route 4.050ns (35.099%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.564 r  m_vc/__96_carry__6/O[1]
                         net (fo=2, routed)           1.172     9.737    m_i2s2/__8_5[1]
    SLICE_X9Y89          LUT6 (Prop_lut6_I0_O)        0.303    10.040 r  m_i2s2/__4_i_4/O
                         net (fo=1, routed)           0.679    10.718    m_vc/rx_axis_m_last_reg_3[11]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 32.037    

Slack (MET) :             32.065ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 7.259ns (63.066%)  route 4.251ns (36.934%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.339 r  m_vc/__96_carry__5/O[0]
                         net (fo=2, routed)           1.317     9.656    m_i2s2/__8_4[0]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.299     9.955 r  m_i2s2/__4_i_9/O
                         net (fo=1, routed)           0.736    10.691    m_vc/rx_axis_m_last_reg_3[6]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                 32.065    

Slack (MET) :             32.214ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.361ns  (logic 7.470ns (65.749%)  route 3.891ns (34.251%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.543 r  m_vc/__96_carry__6/O[3]
                         net (fo=2, routed)           1.138     9.682    m_i2s2/__8_5[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306     9.988 r  m_i2s2/__4_i_2/O
                         net (fo=1, routed)           0.554    10.542    m_vc/rx_axis_m_last_reg_3[13]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 32.214    

Slack (MET) :             32.282ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 7.719ns (68.348%)  route 3.575ns (31.652%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.435 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.858     9.293    m_i2s2/__3_6[1]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.303     9.596 r  m_i2s2/_i_4/O
                         net (fo=1, routed)           0.879    10.475    m_i2s2_n_90
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 32.282    

Slack (MET) :             32.320ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 7.623ns (67.726%)  route 3.633ns (32.274%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.340 r  m_vc/__1_carry__6/O[2]
                         net (fo=2, routed)           1.000     9.340    m_i2s2/__3_6[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I0_O)        0.302     9.642 r  m_i2s2/_i_3/O
                         net (fo=1, routed)           0.795    10.437    m_i2s2_n_89
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                 32.320    

Slack (MET) :             32.328ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 7.356ns (65.403%)  route 3.891ns (34.597%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.429 r  m_vc/__96_carry__5/O[3]
                         net (fo=2, routed)           0.937     9.366    m_i2s2/__8_4[3]
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.306     9.672 r  m_i2s2/__4_i_6/O
                         net (fo=1, routed)           0.756    10.428    m_vc/rx_axis_m_last_reg_3[9]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                 32.328    

Slack (MET) :             32.371ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 7.376ns (65.833%)  route 3.828ns (34.167%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  m_vc/__8/P[0]
                         net (fo=2, routed)           1.799     6.706    m_vc/__8_n_105
    SLICE_X13Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.830 r  m_vc/__96_carry_i_3/O
                         net (fo=1, routed)           0.000     6.830    m_vc/__96_carry_i_3_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.380 r  m_vc/__96_carry/CO[3]
                         net (fo=1, routed)           0.000     7.380    m_vc/__96_carry_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  m_vc/__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.494    m_vc/__96_carry__0_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  m_vc/__96_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.608    m_vc/__96_carry__1_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  m_vc/__96_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.722    m_vc/__96_carry__2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  m_vc/__96_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/__96_carry__3_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.059 r  m_vc/__96_carry__4/O[0]
                         net (fo=2, routed)           1.291     9.350    m_i2s2/__8_3[0]
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.299     9.649 r  m_i2s2/__4_i_13/O
                         net (fo=1, routed)           0.736    10.384    m_vc/rx_axis_m_last_reg_3[2]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 32.371    

Slack (MET) :             32.418ns  (required time - arrival time)
  Source:                 m_vc/__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc/__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 7.392ns (66.256%)  route 3.765ns (33.744%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 42.847 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__7/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__7_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     4.906 r  m_vc/__8/P[18]
                         net (fo=3, routed)           1.552     6.458    m_vc/__8_n_87
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.149     6.607 r  m_vc/__96_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.252    m_vc/__96_carry__4_i_4_n_0
    SLICE_X13Y92         LUT4 (Prop_lut4_I3_O)        0.332     7.584 r  m_vc/__96_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.584    m_vc/__96_carry__4_i_8_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.116 r  m_vc/__96_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.116    m_vc/__96_carry__4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  m_vc/__96_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.230    m_vc/__96_carry__5_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.469 r  m_vc/__96_carry__6/O[2]
                         net (fo=2, routed)           0.825     9.295    m_i2s2/__8_5[2]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.302     9.597 r  m_i2s2/__4_i_3/O
                         net (fo=1, routed)           0.740    10.337    m_vc/rx_axis_m_last_reg_3[12]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612    42.847    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.480    43.327    
                         clock uncertainty           -0.122    43.205    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.755    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 32.418    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 7.701ns (69.099%)  route 3.444ns (30.900%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.987    m_vc/__1_carry__4_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.101    m_vc/__1_carry__5_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.414 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.821     9.235    m_i2s2/__3_6[3]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.306     9.541 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.786    10.326    m_i2s2_n_88
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.433ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_vc//B[3]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (axis_clk_clk_wiz_0_1 rise@44.255ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 7.491ns (67.228%)  route 3.652ns (32.772%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 42.849 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__2_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.907 r  m_vc/__3/P[0]
                         net (fo=2, routed)           1.835     6.743    m_vc/__3_n_105
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  m_vc/__1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.867    m_vc/__1_carry_i_3_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.417 r  m_vc/__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.417    m_vc/__1_carry_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  m_vc/__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.531    m_vc/__1_carry__0_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  m_vc/__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    m_vc/__1_carry__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  m_vc/__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.759    m_vc/__1_carry__2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  m_vc/__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.873    m_vc/__1_carry__3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.207 r  m_vc/__1_carry__4/O[1]
                         net (fo=2, routed)           0.789     8.995    m_i2s2/__3_4[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.303     9.298 r  m_i2s2/_i_12/O
                         net (fo=1, routed)           1.026    10.324    m_i2s2_n_98
    DSP48_X0Y35          DSP48E1                                      r  m_vc//B[3]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    E3                                                0.000    44.255 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    44.255    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.667 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.828    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    39.505 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    41.144    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.235 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614    42.849    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.480    43.329    
                         clock uncertainty           -0.122    43.207    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    42.757    m_vc/
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                 32.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/rx_data_r_shift_reg[5]/Q
                         net (fo=2, routed)           0.128    -0.319    m_i2s2/rx_data_r_shift[5]
    SLICE_X12Y99         FDRE                                         r  m_i2s2/rx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y99         FDRE                                         r  m_i2s2/rx_data_r_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.122    -0.453    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.063    -0.390    m_i2s2/rx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X13Y100        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m_i2s2/rx_data_l_shift_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.325    m_i2s2/rx_data_l_shift[6]
    SLICE_X12Y100        FDRE                                         r  m_i2s2/rx_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X12Y100        FDRE                                         r  m_i2s2/rx_data_l_reg[6]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.122    -0.459    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.063    -0.396    m_i2s2/rx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.570    -0.594    m_i2s2/axis_clk
    SLICE_X13Y100        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m_i2s2/rx_data_l_shift_reg[11]/Q
                         net (fo=2, routed)           0.128    -0.325    m_i2s2/rx_data_l_shift[11]
    SLICE_X12Y102        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X12Y102        FDRE                                         r  m_i2s2/rx_data_l_shift_reg[12]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.122    -0.456    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.059    -0.397    m_i2s2/rx_data_l_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.605    -0.559    m_i2s2/axis_clk
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  m_i2s2/count_reg[3]/Q
                         net (fo=10, routed)          0.143    -0.275    m_i2s2/count_reg__0[3]
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  m_i2s2/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m_i2s2/p_0_in[7]
    SLICE_X2Y97          FDRE                                         r  m_i2s2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.878    -0.795    m_i2s2/axis_clk
    SLICE_X2Y97          FDRE                                         r  m_i2s2/count_reg[7]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.122    -0.424    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120    -0.304    m_i2s2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[23]/Q
                         net (fo=1, routed)           0.116    -0.308    m_i2s2/rx_data_l_shift[23]
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[23]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.122    -0.453    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.070    -0.383    m_i2s2/rx_data_l_reg[23]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 m_i2s2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.171%)  route 0.145ns (43.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.604    -0.560    m_i2s2/axis_clk
    SLICE_X4Y97          FDRE                                         r  m_i2s2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  m_i2s2/count_reg[6]/Q
                         net (fo=6, routed)           0.145    -0.274    m_i2s2/count_reg__0[6]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  m_i2s2/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m_i2s2/p_0_in[8]
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.878    -0.795    m_i2s2/axis_clk
    SLICE_X3Y97          FDRE                                         r  m_i2s2/count_reg[8]/C
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.122    -0.398    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.306    m_i2s2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.308    m_i2s2/rx_data_l_shift[4]
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y98         FDRE                                         r  m_i2s2/rx_data_l_reg[4]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.122    -0.453    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.066    -0.387    m_i2s2/rx_data_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.571    -0.593    m_i2s2/axis_clk
    SLICE_X12Y85         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  m_i2s2/rx_data_l_shift_reg[19]/Q
                         net (fo=2, routed)           0.128    -0.301    m_i2s2/rx_data_l_shift[19]
    SLICE_X13Y85         FDRE                                         r  m_i2s2/rx_data_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.841    -0.832    m_i2s2/axis_clk
    SLICE_X13Y85         FDRE                                         r  m_i2s2/rx_data_l_reg[19]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.122    -0.458    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.070    -0.388    m_i2s2/rx_data_l_reg[19]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X12Y98         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_i2s2/rx_data_l_shift_reg[16]/Q
                         net (fo=2, routed)           0.122    -0.302    m_i2s2/rx_data_l_shift[16]
    SLICE_X12Y97         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X12Y97         FDRE                                         r  m_i2s2/rx_data_l_reg[16]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.122    -0.450    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.059    -0.391    m_i2s2/rx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.327%)  route 0.119ns (45.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.576    -0.588    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_i2s2/rx_data_r_shift_reg[10]/Q
                         net (fo=2, routed)           0.119    -0.329    m_i2s2/rx_data_r_shift[10]
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.847    -0.826    m_i2s2/axis_clk
    SLICE_X13Y99         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[11]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.122    -0.466    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.047    -0.419    m_i2s2/rx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :          182  Failing Endpoints,  Worst Slack       -8.477ns,  Total Violation    -1191.294ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.477ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__5/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.108ns  (logic 4.277ns (52.752%)  route 3.831ns (47.248%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1459.021 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.922  1467.210    m_vc/B[5]
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.616  1459.021    m_vc/axis_clk
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.395  1459.416    
                         clock uncertainty           -0.233  1459.183    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.733    m_vc/__5
  -------------------------------------------------------------------
                         required time                       1458.733    
                         arrival time                       -1467.210    
  -------------------------------------------------------------------
                         slack                                 -8.477    

Slack (VIOLATED) :        -8.477ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__4/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.191ns  (logic 4.277ns (52.215%)  route 3.914ns (47.785%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 1459.017 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.001  1467.293    m_vc/B[6]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612  1459.017    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.395  1459.412    
                         clock uncertainty           -0.233  1459.179    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362  1458.817    m_vc/__4
  -------------------------------------------------------------------
                         required time                       1458.817    
                         arrival time                       -1467.293    
  -------------------------------------------------------------------
                         slack                                 -8.477    

Slack (VIOLATED) :        -8.475ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc//A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.191ns  (logic 4.277ns (52.215%)  route 3.914ns (47.785%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 1459.019 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.001  1467.293    m_vc_n_11
    DSP48_X0Y35          DSP48E1                                      r  m_vc//A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614  1459.019    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.395  1459.414    
                         clock uncertainty           -0.233  1459.181    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362  1458.819    m_vc/
  -------------------------------------------------------------------
                         required time                       1458.819    
                         arrival time                       -1467.293    
  -------------------------------------------------------------------
                         slack                                 -8.475    

Slack (VIOLATED) :        -8.469ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__7/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.084ns  (logic 4.277ns (52.907%)  route 3.807ns (47.093%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 1459.005 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.845  1465.944    m_vc/_i_34_n_1
    SLICE_X15Y97         LUT5 (Prop_lut5_I1_O)        0.310  1466.254 r  m_vc/_i_21/O
                         net (fo=6, routed)           0.932  1467.186    m_vc/B[11]
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.600  1459.005    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.395  1459.400    
                         clock uncertainty           -0.233  1459.167    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450  1458.717    m_vc/__7
  -------------------------------------------------------------------
                         required time                       1458.717    
                         arrival time                       -1467.186    
  -------------------------------------------------------------------
                         slack                                 -8.469    

Slack (VIOLATED) :        -8.443ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.059ns  (logic 4.277ns (53.070%)  route 3.782ns (46.930%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 1459.006 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           0.869  1467.161    m_vc/B[6]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.601  1459.006    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
                         clock pessimism              0.395  1459.401    
                         clock uncertainty           -0.233  1459.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450  1458.718    m_vc/__2
  -------------------------------------------------------------------
                         required time                       1458.718    
                         arrival time                       -1467.161    
  -------------------------------------------------------------------
                         slack                                 -8.443    

Slack (VIOLATED) :        -8.438ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.054ns  (logic 4.277ns (53.103%)  route 3.777ns (46.897%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 1459.006 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.868  1467.156    m_vc/B[5]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.601  1459.006    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
                         clock pessimism              0.395  1459.401    
                         clock uncertainty           -0.233  1459.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.718    m_vc/__2
  -------------------------------------------------------------------
                         required time                       1458.718    
                         arrival time                       -1467.157    
  -------------------------------------------------------------------
                         slack                                 -8.438    

Slack (VIOLATED) :        -8.433ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__5/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.064ns  (logic 4.277ns (53.040%)  route 3.787ns (46.960%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1459.021 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           0.874  1467.166    m_vc/B[6]
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.616  1459.021    m_vc/axis_clk
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.395  1459.416    
                         clock uncertainty           -0.233  1459.183    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450  1458.733    m_vc/__5
  -------------------------------------------------------------------
                         required time                       1458.733    
                         arrival time                       -1467.166    
  -------------------------------------------------------------------
                         slack                                 -8.433    

Slack (VIOLATED) :        -8.432ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.065ns  (logic 4.277ns (53.035%)  route 3.788ns (46.965%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 1459.023 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.751  1465.849    m_vc/_i_34_n_1
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.159 r  m_vc/__1_i_7/O
                         net (fo=4, routed)           1.008  1467.167    m_vc/__1_i_7_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/__1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.618  1459.023    m_vc/axis_clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/__1/CLK
                         clock pessimism              0.395  1459.418    
                         clock uncertainty           -0.233  1459.185    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450  1458.735    m_vc/__1
  -------------------------------------------------------------------
                         required time                       1458.735    
                         arrival time                       -1467.167    
  -------------------------------------------------------------------
                         slack                                 -8.432    

Slack (VIOLATED) :        -8.426ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.058ns  (logic 4.277ns (53.077%)  route 3.781ns (46.923%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 1459.022 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.872  1467.160    m_vc/B[5]
    DSP48_X0Y38          DSP48E1                                      r  m_vc/__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.617  1459.022    m_vc/axis_clk
    DSP48_X0Y38          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.395  1459.417    
                         clock uncertainty           -0.233  1459.184    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.734    m_vc/__0
  -------------------------------------------------------------------
                         required time                       1458.734    
                         arrival time                       -1467.161    
  -------------------------------------------------------------------
                         slack                                 -8.426    

Slack (VIOLATED) :        -8.420ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__7/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0 rise@1460.000ns)
  Data Path Delay:        8.035ns  (logic 4.277ns (53.230%)  route 3.758ns (46.770%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 1459.005 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.870  1465.969    m_vc/_i_34_n_1
    SLICE_X13Y97         LUT5 (Prop_lut5_I1_O)        0.310  1466.279 r  m_vc/_i_16/O
                         net (fo=6, routed)           0.858  1467.137    m_vc/B[16]
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.600  1459.005    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.395  1459.400    
                         clock uncertainty           -0.233  1459.167    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450  1458.717    m_vc/__7
  -------------------------------------------------------------------
                         required time                       1458.717    
                         arrival time                       -1467.137    
  -------------------------------------------------------------------
                         slack                                 -8.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.406%)  route 0.532ns (80.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  m_swap/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.532     0.097    m_i2s2/D[6]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[6]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.023     0.015    m_i2s2/tx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.128ns (19.851%)  route 0.517ns (80.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  m_swap/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.517     0.083    m_i2s2/D[6]
    SLICE_X6Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.873    -0.800    m_i2s2/axis_clk
    SLICE_X6Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[6]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.233    -0.011    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.011     0.000    m_i2s2/tx_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.804%)  route 0.609ns (81.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[15]/Q
                         net (fo=2, routed)           0.609     0.188    m_i2s2/D[15]
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[15]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.078     0.070    m_i2s2/tx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.428%)  route 0.624ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.624     0.203    m_i2s2/D[5]
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.076     0.068    m_i2s2/tx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.235%)  route 0.632ns (81.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X5Y88          FDRE                                         r  m_swap/tx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_swap/tx_data_reg[16]/Q
                         net (fo=2, routed)           0.632     0.210    m_i2s2/D[16]
    SLICE_X0Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X0Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.076     0.067    m_i2s2/tx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.173%)  route 0.635ns (81.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[15]/Q
                         net (fo=2, routed)           0.635     0.214    m_i2s2/D[15]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.078     0.070    m_i2s2/tx_data_l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.309%)  route 0.629ns (81.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X5Y91          FDRE                                         r  m_swap/tx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[13]/Q
                         net (fo=2, routed)           0.629     0.208    m_i2s2/D[13]
    SLICE_X7Y91          FDRE                                         r  m_i2s2/tx_data_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.873    -0.800    m_i2s2/axis_clk
    SLICE_X7Y91          FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.233    -0.011    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.075     0.064    m_i2s2/tx_data_l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.336%)  route 0.628ns (81.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X4Y89          FDRE                                         r  m_swap/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_swap/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.628     0.206    m_i2s2/D[2]
    SLICE_X7Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.872    -0.801    m_i2s2/axis_clk
    SLICE_X7Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.233    -0.012    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.071     0.059    m_i2s2/tx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X3Y89          FDRE                                         r  m_swap/tx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[10]/Q
                         net (fo=2, routed)           0.634     0.213    m_i2s2/D[10]
    SLICE_X0Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X0Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[10]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.071     0.062    m_i2s2/tx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.128ns (17.515%)  route 0.603ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X5Y88          FDRE                                         r  m_swap/tx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  m_swap/tx_data_reg[9]/Q
                         net (fo=2, routed)           0.603     0.168    m_i2s2/D[9]
    SLICE_X3Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X3Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[9]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.022     0.013    m_i2s2/tx_data_l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :          182  Failing Endpoints,  Worst Slack       -8.477ns,  Total Violation    -1191.294ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.477ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__5/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.108ns  (logic 4.277ns (52.752%)  route 3.831ns (47.248%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1459.021 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.922  1467.210    m_vc/B[5]
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.616  1459.021    m_vc/axis_clk
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.395  1459.416    
                         clock uncertainty           -0.233  1459.183    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.733    m_vc/__5
  -------------------------------------------------------------------
                         required time                       1458.733    
                         arrival time                       -1467.210    
  -------------------------------------------------------------------
                         slack                                 -8.477    

Slack (VIOLATED) :        -8.477ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__4/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.191ns  (logic 4.277ns (52.215%)  route 3.914ns (47.785%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 1459.017 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.001  1467.293    m_vc/B[6]
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.612  1459.017    m_vc/axis_clk
    DSP48_X0Y34          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.395  1459.412    
                         clock uncertainty           -0.233  1459.179    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362  1458.817    m_vc/__4
  -------------------------------------------------------------------
                         required time                       1458.817    
                         arrival time                       -1467.293    
  -------------------------------------------------------------------
                         slack                                 -8.477    

Slack (VIOLATED) :        -8.475ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc//A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.191ns  (logic 4.277ns (52.215%)  route 3.914ns (47.785%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 1459.019 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.001  1467.293    m_vc_n_11
    DSP48_X0Y35          DSP48E1                                      r  m_vc//A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.614  1459.019    rx_mclk_OBUF
    DSP48_X0Y35          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.395  1459.414    
                         clock uncertainty           -0.233  1459.181    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362  1458.819    m_vc/
  -------------------------------------------------------------------
                         required time                       1458.819    
                         arrival time                       -1467.293    
  -------------------------------------------------------------------
                         slack                                 -8.475    

Slack (VIOLATED) :        -8.469ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__7/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.084ns  (logic 4.277ns (52.907%)  route 3.807ns (47.093%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 1459.005 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.845  1465.944    m_vc/_i_34_n_1
    SLICE_X15Y97         LUT5 (Prop_lut5_I1_O)        0.310  1466.254 r  m_vc/_i_21/O
                         net (fo=6, routed)           0.932  1467.186    m_vc/B[11]
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.600  1459.005    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.395  1459.400    
                         clock uncertainty           -0.233  1459.167    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450  1458.717    m_vc/__7
  -------------------------------------------------------------------
                         required time                       1458.717    
                         arrival time                       -1467.186    
  -------------------------------------------------------------------
                         slack                                 -8.469    

Slack (VIOLATED) :        -8.443ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.059ns  (logic 4.277ns (53.070%)  route 3.782ns (46.930%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 1459.006 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           0.869  1467.161    m_vc/B[6]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.601  1459.006    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
                         clock pessimism              0.395  1459.401    
                         clock uncertainty           -0.233  1459.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450  1458.718    m_vc/__2
  -------------------------------------------------------------------
                         required time                       1458.718    
                         arrival time                       -1467.161    
  -------------------------------------------------------------------
                         slack                                 -8.443    

Slack (VIOLATED) :        -8.438ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.054ns  (logic 4.277ns (53.103%)  route 3.777ns (46.897%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 1459.006 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.868  1467.156    m_vc/B[5]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.601  1459.006    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__2/CLK
                         clock pessimism              0.395  1459.401    
                         clock uncertainty           -0.233  1459.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.718    m_vc/__2
  -------------------------------------------------------------------
                         required time                       1458.718    
                         arrival time                       -1467.157    
  -------------------------------------------------------------------
                         slack                                 -8.438    

Slack (VIOLATED) :        -8.433ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__5/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.064ns  (logic 4.277ns (53.040%)  route 3.787ns (46.960%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1459.021 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.883  1465.982    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.292 r  m_vc/_i_26/O
                         net (fo=6, routed)           0.874  1467.166    m_vc/B[6]
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.616  1459.021    m_vc/axis_clk
    DSP48_X0Y36          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.395  1459.416    
                         clock uncertainty           -0.233  1459.183    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450  1458.733    m_vc/__5
  -------------------------------------------------------------------
                         required time                       1458.733    
                         arrival time                       -1467.166    
  -------------------------------------------------------------------
                         slack                                 -8.433    

Slack (VIOLATED) :        -8.432ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.065ns  (logic 4.277ns (53.035%)  route 3.788ns (46.965%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 1459.023 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.751  1465.849    m_vc/_i_34_n_1
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.159 r  m_vc/__1_i_7/O
                         net (fo=4, routed)           1.008  1467.167    m_vc/__1_i_7_n_0
    DSP48_X0Y39          DSP48E1                                      r  m_vc/__1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.618  1459.023    m_vc/axis_clk
    DSP48_X0Y39          DSP48E1                                      r  m_vc/__1/CLK
                         clock pessimism              0.395  1459.418    
                         clock uncertainty           -0.233  1459.185    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450  1458.735    m_vc/__1
  -------------------------------------------------------------------
                         required time                       1458.735    
                         arrival time                       -1467.167    
  -------------------------------------------------------------------
                         slack                                 -8.432    

Slack (VIOLATED) :        -8.426ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.058ns  (logic 4.277ns (53.077%)  route 3.781ns (46.923%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 1459.022 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.879  1465.978    m_vc/_i_34_n_1
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.310  1466.288 r  m_vc/_i_27/O
                         net (fo=6, routed)           0.872  1467.160    m_vc/B[5]
    DSP48_X0Y38          DSP48E1                                      r  m_vc/__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.617  1459.022    m_vc/axis_clk
    DSP48_X0Y38          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.395  1459.417    
                         clock uncertainty           -0.233  1459.184    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450  1458.734    m_vc/__0
  -------------------------------------------------------------------
                         required time                       1458.734    
                         arrival time                       -1467.161    
  -------------------------------------------------------------------
                         slack                                 -8.426    

Slack (VIOLATED) :        -8.420ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_vc/__7/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.426ns  (axis_clk_clk_wiz_0_1 rise@1460.426ns - clk_out1_clk_wiz_0_1 rise@1460.000ns)
  Data Path Delay:        8.035ns  (logic 4.277ns (53.230%)  route 3.758ns (46.770%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 1459.005 - 1460.426 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 1459.102 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1462.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  1455.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  1457.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1457.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.642  1459.102    debounce/clk_out1
    SLICE_X10Y85         FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518  1459.620 r  debounce/swtch_db_reg[1]/Q
                         net (fo=12, routed)          0.476  1460.096    m_vc/sw_db[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1460.752 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000  1460.752    m_vc/_i_42_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1460.866 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000  1460.866    m_vc/_i_40_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1461.089 r  m_vc/_i_38/O[0]
                         net (fo=5, routed)           0.949  1462.038    m_vc/_i_38_n_7
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.299  1462.337 r  m_vc/_i_96/O
                         net (fo=1, routed)           0.000  1462.337    m_vc/_i_96_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1462.870 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000  1462.870    m_vc/_i_83_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1462.987 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000  1462.987    m_vc/_i_73_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1463.104 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000  1463.104    m_vc/_i_63_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1463.427 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           0.604  1464.031    m_vc/_i_52_n_6
    SLICE_X14Y88         LUT2 (Prop_lut2_I0_O)        0.306  1464.337 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000  1464.337    m_vc/_i_61_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1464.870 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000  1464.870    m_vc/_i_45_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1465.099 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.870  1465.969    m_vc/_i_34_n_1
    SLICE_X13Y97         LUT5 (Prop_lut5_I1_O)        0.310  1466.279 r  m_vc/_i_16/O
                         net (fo=6, routed)           0.858  1467.137    m_vc/B[16]
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                   1460.426  1460.426 r  
    E3                                                0.000  1460.426 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1460.426    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1461.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1462.999    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324  1455.675 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639  1457.314    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1457.405 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         1.600  1459.005    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.395  1459.400    
                         clock uncertainty           -0.233  1459.167    
    DSP48_X0Y42          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450  1458.717    m_vc/__7
  -------------------------------------------------------------------
                         required time                       1458.717    
                         arrival time                       -1467.137    
  -------------------------------------------------------------------
                         slack                                 -8.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.406%)  route 0.532ns (80.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  m_swap/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.532     0.097    m_i2s2/D[6]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[6]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.023     0.015    m_i2s2/tx_data_l_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.128ns (19.851%)  route 0.517ns (80.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  m_swap/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.517     0.083    m_i2s2/D[6]
    SLICE_X6Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.873    -0.800    m_i2s2/axis_clk
    SLICE_X6Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[6]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.233    -0.011    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.011     0.000    m_i2s2/tx_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.804%)  route 0.609ns (81.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[15]/Q
                         net (fo=2, routed)           0.609     0.188    m_i2s2/D[15]
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[15]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.078     0.070    m_i2s2/tx_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.428%)  route 0.624ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.624     0.203    m_i2s2/D[5]
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X1Y92          FDRE                                         r  m_i2s2/tx_data_r_reg[5]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.076     0.068    m_i2s2/tx_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.235%)  route 0.632ns (81.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X5Y88          FDRE                                         r  m_swap/tx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_swap/tx_data_reg[16]/Q
                         net (fo=2, routed)           0.632     0.210    m_i2s2/D[16]
    SLICE_X0Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X0Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.076     0.067    m_i2s2/tx_data_l_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.173%)  route 0.635ns (81.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X4Y92          FDRE                                         r  m_swap/tx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[15]/Q
                         net (fo=2, routed)           0.635     0.214    m_i2s2/D[15]
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.876    -0.797    m_i2s2/axis_clk
    SLICE_X3Y92          FDRE                                         r  m_i2s2/tx_data_l_reg[15]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.078     0.070    m_i2s2/tx_data_l_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.309%)  route 0.629ns (81.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X5Y91          FDRE                                         r  m_swap/tx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[13]/Q
                         net (fo=2, routed)           0.629     0.208    m_i2s2/D[13]
    SLICE_X7Y91          FDRE                                         r  m_i2s2/tx_data_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.873    -0.800    m_i2s2/axis_clk
    SLICE_X7Y91          FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.233    -0.011    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.075     0.064    m_i2s2/tx_data_l_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.336%)  route 0.628ns (81.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X4Y89          FDRE                                         r  m_swap/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  m_swap/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.628     0.206    m_i2s2/D[2]
    SLICE_X7Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.872    -0.801    m_i2s2/axis_clk
    SLICE_X7Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[2]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.233    -0.012    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.071     0.059    m_i2s2/tx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.602    -0.562    m_swap/clk_out1
    SLICE_X3Y89          FDRE                                         r  m_swap/tx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  m_swap/tx_data_reg[10]/Q
                         net (fo=2, routed)           0.634     0.213    m_i2s2/D[10]
    SLICE_X0Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X0Y89          FDRE                                         r  m_i2s2/tx_data_r_reg[10]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.071     0.062    m_i2s2/tx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 m_swap/tx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m_i2s2/tx_data_l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.128ns (17.515%)  route 0.603ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.601    -0.563    m_swap/clk_out1
    SLICE_X5Y88          FDRE                                         r  m_swap/tx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  m_swap/tx_data_reg[9]/Q
                         net (fo=2, routed)           0.603     0.168    m_i2s2/D[9]
    SLICE_X3Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=271, routed)         0.875    -0.798    m_i2s2/axis_clk
    SLICE_X3Y88          FDRE                                         r  m_i2s2/tx_data_l_reg[9]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.022     0.013    m_i2s2/tx_data_l_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -0.270ns,  Total Violation       -1.589ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.645ns  (logic 4.014ns (20.432%)  route 15.631ns (79.568%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.916    18.066    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.190 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.697    18.888    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.104    19.150    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.618    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.888    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 4.014ns (20.450%)  route 15.614ns (79.550%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.996    18.146    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124    18.270 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.601    18.871    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.104    19.147    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 4.014ns (20.450%)  route 15.614ns (79.550%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.996    18.146    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124    18.270 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.601    18.871    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.104    19.147    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.163ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.538ns  (logic 4.014ns (20.545%)  route 15.524ns (79.455%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.916    18.066    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.190 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.590    18.780    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.104    19.150    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.618    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -18.780    
  -------------------------------------------------------------------
                         slack                                 -0.163    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.414ns  (logic 3.572ns (18.399%)  route 15.842ns (81.601%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.732    17.156    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.488 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__110/O
                         net (fo=5, routed)           1.184    18.673    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][1]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 3.572ns (18.445%)  route 15.794ns (81.555%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.708    17.132    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.464 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__78/O
                         net (fo=5, routed)           1.160    18.624    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][4]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 3.572ns (18.451%)  route 15.788ns (81.549%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.532    16.956    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X61Y13         LUT5 (Prop_lut5_I3_O)        0.332    17.288 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__383/O
                         net (fo=5, routed)           1.330    18.618    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.104    19.078    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.512    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -18.618    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 4.014ns (20.609%)  route 15.463ns (79.391%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.498    17.649    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.773 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.947    18.720    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.104    19.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.477ns  (logic 4.014ns (20.609%)  route 15.463ns (79.391%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.782    -0.758    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=12, routed)          1.069     0.768    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[4]_2[0]
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     0.892 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5/O
                         net (fo=1, routed)           0.787     1.679    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__5_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10/O
                         net (fo=2, routed)           0.174     1.976    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__10_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.100 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.874     2.974    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_2
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.098 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_3__38/O
                         net (fo=22, routed)          1.300     4.398    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_1
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.522 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17/O
                         net (fo=1, routed)           1.286     5.808    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__17_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.932 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.687     6.619    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.743    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.256 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.413 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.814     8.227    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.325     8.552 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.606     9.158    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.489 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     9.651    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.308    10.083    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.403    10.610    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.734 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          1.312    12.046    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    12.170 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.438    12.608    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X50Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.732 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.825    13.557    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[3]
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_14__11/O
                         net (fo=2, routed)           0.590    14.271    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_9
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    14.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_6__36/O
                         net (fo=1, routed)           0.622    15.017    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_31
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.141 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.734    15.875    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__492/O
                         net (fo=2, routed)           1.027    17.026    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcop_access_e
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.150 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.498    17.649    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.773 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.947    18.720    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.104    19.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.334ns  (logic 3.572ns (18.475%)  route 15.762ns (81.525%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.798    -0.742    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[19]/Q
                         net (fo=6, routed)           1.417     1.132    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[19]
    SLICE_X16Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.256 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.498     1.753    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X16Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.877 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.995     2.872    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.996 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.707     3.703    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.827 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.803     4.630    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.754 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.667     5.421    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.545 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.708     6.253    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X23Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.377 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.455     6.832    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X25Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.555     7.511    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.119     7.630 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.689     8.319    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.651 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.489     9.140    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.264 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.580     9.844    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.509    10.477    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.358    10.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.314    11.396    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.520 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.107    12.628    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124    12.752 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.762    13.513    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.637 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__21/O
                         net (fo=9, routed)           1.444    15.081    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_3
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.150    15.231 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.870    16.101    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.323    16.424 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.732    17.156    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.332    17.488 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__110/O
                         net (fo=5, routed)           1.104    18.592    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][1]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.104    19.075    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.509    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -18.592    
  -------------------------------------------------------------------
                         slack                                 -0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y42          FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/swtch_db[10]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y42          FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.104    -0.377    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.286    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X0Y33          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debounce/shift_swtch13[3]
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debounce/swtch_db[13]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.940    -0.733    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.248    -0.486    
                         clock uncertainty            0.104    -0.381    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091    -0.290    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.640    -0.524    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X21Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=1, routed)           0.057    -0.325    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[23]
    SLICE_X20Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.916    -0.757    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y4          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.104    -0.406    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.047    -0.359    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/clk_out1
    SLICE_X67Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/fb_tag_back_h[30]
    SLICE_X66Y13         LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q[20]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/D[20]
    SLICE_X66Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.905    -0.768    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/clk_out1
    SLICE_X66Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.104    -0.416    
    SLICE_X66Y13         FDRE (Hold_fdre_C_D)         0.120    -0.296    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X61Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/utlbentry_pipe_out[52]
    SLICE_X60Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__189/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/d00_out
    SLICE_X60Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.905    -0.768    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X60Y38         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.104    -0.416    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.120    -0.296    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry3/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/clk_out1
    SLICE_X39Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_2[2]
    SLICE_X38Y0          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[2]_i_1__131/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[2]
    SLICE_X38Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y0          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.104    -0.411    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.120    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X12Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__259/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X12Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.903    -0.770    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y27         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.251    -0.520    
                         clock uncertainty            0.104    -0.415    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.625    -0.539    mfp_sys/top/cpu/core/icc/_enable_ireq/clk_out1
    SLICE_X47Y18         FDRE                                         r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/Q
                         net (fo=8, routed)           0.229    -0.169    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/enable_ireq
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.896    -0.777    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.277    
                         clock uncertainty            0.104    -0.172    
    SLICE_X52Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.211    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.625    -0.539    mfp_sys/top/cpu/core/icc/_enable_ireq/clk_out1
    SLICE_X47Y18         FDRE                                         r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/icc/_enable_ireq/q_reg[0]/Q
                         net (fo=8, routed)           0.229    -0.169    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/enable_ireq
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.896    -0.777    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y17         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]/C
                         clock pessimism              0.501    -0.277    
                         clock uncertainty            0.104    -0.172    
    SLICE_X52Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.211    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.496%)  route 0.222ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.639    -0.525    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y11          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep/Q
                         net (fo=17, routed)          0.222    -0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.104    -0.365    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.182    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.744ns (13.434%)  route 4.794ns (86.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.963     4.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X16Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.744ns (13.434%)  route 4.794ns (86.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.963     4.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X16Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.744ns (13.456%)  route 4.785ns (86.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.953     4.880    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X19Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.744ns (13.736%)  route 4.672ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.841     4.768    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.104    19.132    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.609    18.523    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.744ns (13.736%)  route 4.672ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.841     4.768    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.104    19.132    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.609    18.523    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.792ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.744ns (13.827%)  route 4.637ns (86.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.805     4.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X19Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 13.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.272    -0.463    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.596    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.463    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.596    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.463    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.596    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.463    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.596    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.530%)  route 0.566ns (71.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.272     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y35          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.158    -0.641    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.530%)  route 0.566ns (71.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.272     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y35          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.158    -0.641    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.934    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.744ns (13.434%)  route 4.794ns (86.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.963     4.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X16Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.744ns (13.434%)  route 4.794ns (86.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.963     4.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X16Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.744ns (13.456%)  route 4.785ns (86.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.953     4.880    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X19Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.744ns (13.736%)  route 4.672ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.841     4.768    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.104    19.132    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.609    18.523    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.744ns (13.736%)  route 4.672ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.841     4.768    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.104    19.132    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.609    18.523    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.792ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.744ns (13.827%)  route 4.637ns (86.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.805     4.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X19Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 13.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.272    -0.463    
                         clock uncertainty            0.104    -0.358    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.463    
                         clock uncertainty            0.104    -0.358    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.463    
                         clock uncertainty            0.104    -0.358    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.463    
                         clock uncertainty            0.104    -0.358    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.104    -0.379    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.104    -0.379    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.104    -0.379    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.104    -0.379    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.530%)  route 0.566ns (71.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.272     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y35          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/C
                         clock pessimism              0.249    -0.483    
                         clock uncertainty            0.104    -0.378    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.158    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.530%)  route 0.566ns (71.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.272     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y35          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/C
                         clock pessimism              0.249    -0.483    
                         clock uncertainty            0.104    -0.378    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.158    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.830    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.744ns (13.434%)  route 4.794ns (86.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.963     4.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X16Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.744ns (13.434%)  route 4.794ns (86.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.963     4.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X16Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.744ns (13.456%)  route 4.785ns (86.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.953     4.880    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X19Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.744ns (13.736%)  route 4.672ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.841     4.768    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.104    19.132    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.609    18.523    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.744ns (13.736%)  route 4.672ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.841     4.768    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.104    19.132    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.609    18.523    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.792ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.744ns (13.827%)  route 4.637ns (86.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.805     4.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.104    19.133    
    SLICE_X19Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.524    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 13.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.272    -0.463    
                         clock uncertainty            0.104    -0.358    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.463    
                         clock uncertainty            0.104    -0.358    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.463    
                         clock uncertainty            0.104    -0.358    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.463    
                         clock uncertainty            0.104    -0.358    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.104    -0.379    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.104    -0.379    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.104    -0.379    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.104    -0.379    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.530%)  route 0.566ns (71.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.272     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y35          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/C
                         clock pessimism              0.249    -0.483    
                         clock uncertainty            0.104    -0.378    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.158    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.530%)  route 0.566ns (71.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.272     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y35          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/C
                         clock pessimism              0.249    -0.483    
                         clock uncertainty            0.104    -0.378    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.158    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.830    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.744ns (13.434%)  route 4.794ns (86.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.963     4.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.099    19.138    
    SLICE_X16Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.529    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.744ns (13.434%)  route 4.794ns (86.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.963     4.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.099    19.138    
    SLICE_X16Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.529    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.099    19.138    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.529    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.099    19.138    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.529    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.099    19.138    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.529    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.744ns (13.446%)  route 4.789ns (86.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.958     4.885    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.099    19.138    
    SLICE_X18Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.529    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 13.644    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.744ns (13.456%)  route 4.785ns (86.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.953     4.880    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y0          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y0          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.099    19.138    
    SLICE_X19Y0          FDCE (Recov_fdce_C_CLR)     -0.609    18.529    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.744ns (13.736%)  route 4.672ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.841     4.768    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.099    19.137    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.609    18.528    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.760    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.744ns (13.736%)  route 4.672ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.841     4.768    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X16Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X16Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.099    19.137    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.609    18.528    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.760    

Slack (MET) :             13.797ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.744ns (13.827%)  route 4.637ns (86.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.891    -0.649    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.230 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.832     0.602    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.325     0.927 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         3.805     4.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.099    19.138    
    SLICE_X19Y1          FDCE (Recov_fdce_C_CLR)     -0.609    18.529    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 13.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.272    -0.463    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.596    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.463    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.596    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.463    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.596    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.226ns (31.369%)  route 0.494ns (68.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.200     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y33          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y33          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.463    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.133    -0.596    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.226ns (31.113%)  route 0.500ns (68.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.206     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y34          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y34          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.158    -0.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.530%)  route 0.566ns (71.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.272     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y35          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.158    -0.641    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.530%)  route 0.566ns (71.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X1Y33          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.295    -0.076    debounce/btn_db[5]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.098     0.022 f  debounce/rx_sync1_i_1/O
                         net (fo=176, routed)         0.272     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X1Y35          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8473, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/clk_out1
    SLICE_X1Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.158    -0.641    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_7seg/sevensegtimer/counter16/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.934    





