

================================================================
== Vivado HLS Report for 'Loop_Xpose_Col_Outer'
================================================================
* Date:           Wed Apr 20 16:12:35 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    118|     76|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     93|
|Register         |        -|      -|     40|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    158|    169|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |i_fu_167_p2                    |     +    |      0|  17|   9|           4|           1|
    |indvar_flatten_next_fu_108_p2  |     +    |      0|  26|  12|           7|           1|
    |j_fu_114_p2                    |     +    |      0|  17|   9|           4|           1|
    |tmp_2_fu_156_p2                |     +    |      0|  29|  13|           8|           8|
    |tmp_4_fu_186_p2                |     +    |      0|  29|  13|           8|           8|
    |exitcond_flatten_fu_102_p2     |   icmp   |      0|   0|   4|           7|           8|
    |tmp_s_fu_120_p2                |   icmp   |      0|   0|   2|           4|           5|
    |ap_block_state1                |    or    |      0|   0|   2|           1|           1|
    |i_3_i_mid2_fu_126_p3           |  select  |      0|   0|   4|           1|           1|
    |j_1_i_cast_mid2_v_fu_134_p3    |  select  |      0|   0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 118|  76|          47|          42|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_3_i_phi_fu_95_p4       |   9|          2|    4|          8|
    |i_3_i_reg_91             |   9|          2|    4|          8|
    |indvar_flatten_reg_69    |   9|          2|    7|         14|
    |j_1_i_phi_fu_84_p4       |   9|          2|    4|          8|
    |j_1_i_reg_80             |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  3|   0|    3|          0|
    |ap_done_reg                                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_197   |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_i_3_i_mid2_reg_206         |  4|   0|    4|          0|
    |ap_reg_pp0_iter1_j_1_i_cast_mid2_v_reg_213  |  4|   0|    4|          0|
    |exitcond_flatten_reg_197                    |  1|   0|    1|          0|
    |i_3_i_mid2_reg_206                          |  4|   0|    4|          0|
    |i_3_i_reg_91                                |  4|   0|    4|          0|
    |indvar_flatten_reg_69                       |  7|   0|    7|          0|
    |j_1_i_cast_mid2_v_reg_213                   |  4|   0|    4|          0|
    |j_1_i_reg_80                                |  4|   0|    4|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 40|   0|   40|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Xpose_Col_Outer | return value |
|col_outbuf_i_address0  | out |    6|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_ce0       | out |    1|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_q0        |  in |   16|  ap_memory |     col_outbuf_i     |     array    |
|buf_2d_out_address0    | out |    6|  ap_memory |      buf_2d_out      |     array    |
|buf_2d_out_ce0         | out |    1|  ap_memory |      buf_2d_out      |     array    |
|buf_2d_out_we0         | out |    1|  ap_memory |      buf_2d_out      |     array    |
|buf_2d_out_d0          | out |   16|  ap_memory |      buf_2d_out      |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

