{"vcs1":{"timestamp_begin":1740656272.837391431, "rt":4.22, "ut":4.00, "st":0.16}}
{"vcselab":{"timestamp_begin":1740656277.127173686, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1740656277.426721820, "rt":0.33, "ut":0.19, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740656272.556901190}
{"VCS_COMP_START_TIME": 1740656272.556901190}
{"VCS_COMP_END_TIME": 1740656277.819200126}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 285808}}
{"vcselab": {"peak_mem": 133952}}
