
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_6912:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0bc2ae and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0bc2ae; op2val:0x80000000;
op3val:0x81ffff80; valaddr_reg:x3; val_offset:20736*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20736*0 + 3*0*FLEN/8, x4, x1, x2)

inst_6913:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0bc2ae and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0bc2ae; op2val:0x80000000;
op3val:0x81ffffc0; valaddr_reg:x3; val_offset:20739*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20739*0 + 3*1*FLEN/8, x4, x1, x2)

inst_6914:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0bc2ae and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0bc2ae; op2val:0x80000000;
op3val:0x81ffffe0; valaddr_reg:x3; val_offset:20742*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20742*0 + 3*2*FLEN/8, x4, x1, x2)

inst_6915:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0bc2ae and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0bc2ae; op2val:0x80000000;
op3val:0x81fffff0; valaddr_reg:x3; val_offset:20745*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20745*0 + 3*3*FLEN/8, x4, x1, x2)

inst_6916:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0bc2ae and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0bc2ae; op2val:0x80000000;
op3val:0x81fffff8; valaddr_reg:x3; val_offset:20748*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20748*0 + 3*4*FLEN/8, x4, x1, x2)

inst_6917:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0bc2ae and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0bc2ae; op2val:0x80000000;
op3val:0x81fffffc; valaddr_reg:x3; val_offset:20751*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20751*0 + 3*5*FLEN/8, x4, x1, x2)

inst_6918:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0bc2ae and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0bc2ae; op2val:0x80000000;
op3val:0x81fffffe; valaddr_reg:x3; val_offset:20754*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20754*0 + 3*6*FLEN/8, x4, x1, x2)

inst_6919:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0bc2ae and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0bc2ae; op2val:0x80000000;
op3val:0x81ffffff; valaddr_reg:x3; val_offset:20757*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20757*0 + 3*7*FLEN/8, x4, x1, x2)

inst_6920:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3f800001; valaddr_reg:x3; val_offset:20760*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20760*0 + 3*8*FLEN/8, x4, x1, x2)

inst_6921:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3f800003; valaddr_reg:x3; val_offset:20763*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20763*0 + 3*9*FLEN/8, x4, x1, x2)

inst_6922:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3f800007; valaddr_reg:x3; val_offset:20766*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20766*0 + 3*10*FLEN/8, x4, x1, x2)

inst_6923:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3f999999; valaddr_reg:x3; val_offset:20769*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20769*0 + 3*11*FLEN/8, x4, x1, x2)

inst_6924:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:20772*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20772*0 + 3*12*FLEN/8, x4, x1, x2)

inst_6925:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:20775*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20775*0 + 3*13*FLEN/8, x4, x1, x2)

inst_6926:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:20778*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20778*0 + 3*14*FLEN/8, x4, x1, x2)

inst_6927:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:20781*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20781*0 + 3*15*FLEN/8, x4, x1, x2)

inst_6928:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:20784*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20784*0 + 3*16*FLEN/8, x4, x1, x2)

inst_6929:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:20787*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20787*0 + 3*17*FLEN/8, x4, x1, x2)

inst_6930:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:20790*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20790*0 + 3*18*FLEN/8, x4, x1, x2)

inst_6931:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:20793*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20793*0 + 3*19*FLEN/8, x4, x1, x2)

inst_6932:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:20796*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20796*0 + 3*20*FLEN/8, x4, x1, x2)

inst_6933:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:20799*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20799*0 + 3*21*FLEN/8, x4, x1, x2)

inst_6934:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:20802*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20802*0 + 3*22*FLEN/8, x4, x1, x2)

inst_6935:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:20805*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20805*0 + 3*23*FLEN/8, x4, x1, x2)

inst_6936:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e000000; valaddr_reg:x3; val_offset:20808*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20808*0 + 3*24*FLEN/8, x4, x1, x2)

inst_6937:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e000001; valaddr_reg:x3; val_offset:20811*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20811*0 + 3*25*FLEN/8, x4, x1, x2)

inst_6938:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e000003; valaddr_reg:x3; val_offset:20814*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20814*0 + 3*26*FLEN/8, x4, x1, x2)

inst_6939:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e000007; valaddr_reg:x3; val_offset:20817*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20817*0 + 3*27*FLEN/8, x4, x1, x2)

inst_6940:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e00000f; valaddr_reg:x3; val_offset:20820*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20820*0 + 3*28*FLEN/8, x4, x1, x2)

inst_6941:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e00001f; valaddr_reg:x3; val_offset:20823*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20823*0 + 3*29*FLEN/8, x4, x1, x2)

inst_6942:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e00003f; valaddr_reg:x3; val_offset:20826*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20826*0 + 3*30*FLEN/8, x4, x1, x2)

inst_6943:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e00007f; valaddr_reg:x3; val_offset:20829*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20829*0 + 3*31*FLEN/8, x4, x1, x2)

inst_6944:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e0000ff; valaddr_reg:x3; val_offset:20832*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20832*0 + 3*32*FLEN/8, x4, x1, x2)

inst_6945:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e0001ff; valaddr_reg:x3; val_offset:20835*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20835*0 + 3*33*FLEN/8, x4, x1, x2)

inst_6946:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e0003ff; valaddr_reg:x3; val_offset:20838*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20838*0 + 3*34*FLEN/8, x4, x1, x2)

inst_6947:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e0007ff; valaddr_reg:x3; val_offset:20841*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20841*0 + 3*35*FLEN/8, x4, x1, x2)

inst_6948:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e000fff; valaddr_reg:x3; val_offset:20844*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20844*0 + 3*36*FLEN/8, x4, x1, x2)

inst_6949:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e001fff; valaddr_reg:x3; val_offset:20847*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20847*0 + 3*37*FLEN/8, x4, x1, x2)

inst_6950:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e003fff; valaddr_reg:x3; val_offset:20850*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20850*0 + 3*38*FLEN/8, x4, x1, x2)

inst_6951:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e007fff; valaddr_reg:x3; val_offset:20853*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20853*0 + 3*39*FLEN/8, x4, x1, x2)

inst_6952:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e00ffff; valaddr_reg:x3; val_offset:20856*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20856*0 + 3*40*FLEN/8, x4, x1, x2)

inst_6953:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e01ffff; valaddr_reg:x3; val_offset:20859*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20859*0 + 3*41*FLEN/8, x4, x1, x2)

inst_6954:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e03ffff; valaddr_reg:x3; val_offset:20862*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20862*0 + 3*42*FLEN/8, x4, x1, x2)

inst_6955:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e07ffff; valaddr_reg:x3; val_offset:20865*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20865*0 + 3*43*FLEN/8, x4, x1, x2)

inst_6956:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e0fffff; valaddr_reg:x3; val_offset:20868*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20868*0 + 3*44*FLEN/8, x4, x1, x2)

inst_6957:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e1fffff; valaddr_reg:x3; val_offset:20871*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20871*0 + 3*45*FLEN/8, x4, x1, x2)

inst_6958:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e3fffff; valaddr_reg:x3; val_offset:20874*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20874*0 + 3*46*FLEN/8, x4, x1, x2)

inst_6959:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e400000; valaddr_reg:x3; val_offset:20877*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20877*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6960:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e600000; valaddr_reg:x3; val_offset:20880*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20880*0 + 3*48*FLEN/8, x4, x1, x2)

inst_6961:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e700000; valaddr_reg:x3; val_offset:20883*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20883*0 + 3*49*FLEN/8, x4, x1, x2)

inst_6962:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e780000; valaddr_reg:x3; val_offset:20886*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20886*0 + 3*50*FLEN/8, x4, x1, x2)

inst_6963:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7c0000; valaddr_reg:x3; val_offset:20889*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20889*0 + 3*51*FLEN/8, x4, x1, x2)

inst_6964:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7e0000; valaddr_reg:x3; val_offset:20892*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20892*0 + 3*52*FLEN/8, x4, x1, x2)

inst_6965:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7f0000; valaddr_reg:x3; val_offset:20895*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20895*0 + 3*53*FLEN/8, x4, x1, x2)

inst_6966:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7f8000; valaddr_reg:x3; val_offset:20898*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20898*0 + 3*54*FLEN/8, x4, x1, x2)

inst_6967:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7fc000; valaddr_reg:x3; val_offset:20901*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20901*0 + 3*55*FLEN/8, x4, x1, x2)

inst_6968:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7fe000; valaddr_reg:x3; val_offset:20904*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20904*0 + 3*56*FLEN/8, x4, x1, x2)

inst_6969:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7ff000; valaddr_reg:x3; val_offset:20907*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20907*0 + 3*57*FLEN/8, x4, x1, x2)

inst_6970:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7ff800; valaddr_reg:x3; val_offset:20910*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20910*0 + 3*58*FLEN/8, x4, x1, x2)

inst_6971:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7ffc00; valaddr_reg:x3; val_offset:20913*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20913*0 + 3*59*FLEN/8, x4, x1, x2)

inst_6972:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7ffe00; valaddr_reg:x3; val_offset:20916*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20916*0 + 3*60*FLEN/8, x4, x1, x2)

inst_6973:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7fff00; valaddr_reg:x3; val_offset:20919*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20919*0 + 3*61*FLEN/8, x4, x1, x2)

inst_6974:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7fff80; valaddr_reg:x3; val_offset:20922*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20922*0 + 3*62*FLEN/8, x4, x1, x2)

inst_6975:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7fffc0; valaddr_reg:x3; val_offset:20925*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20925*0 + 3*63*FLEN/8, x4, x1, x2)

inst_6976:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7fffe0; valaddr_reg:x3; val_offset:20928*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20928*0 + 3*64*FLEN/8, x4, x1, x2)

inst_6977:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7ffff0; valaddr_reg:x3; val_offset:20931*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20931*0 + 3*65*FLEN/8, x4, x1, x2)

inst_6978:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7ffff8; valaddr_reg:x3; val_offset:20934*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20934*0 + 3*66*FLEN/8, x4, x1, x2)

inst_6979:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7ffffc; valaddr_reg:x3; val_offset:20937*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20937*0 + 3*67*FLEN/8, x4, x1, x2)

inst_6980:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7ffffe; valaddr_reg:x3; val_offset:20940*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20940*0 + 3*68*FLEN/8, x4, x1, x2)

inst_6981:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0cfe89 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x686816 and fs3 == 0 and fe3 == 0x9c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0cfe89; op2val:0xe86816;
op3val:0x4e7fffff; valaddr_reg:x3; val_offset:20943*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20943*0 + 3*69*FLEN/8, x4, x1, x2)

inst_6982:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:20946*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20946*0 + 3*70*FLEN/8, x4, x1, x2)

inst_6983:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:20949*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20949*0 + 3*71*FLEN/8, x4, x1, x2)

inst_6984:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:20952*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20952*0 + 3*72*FLEN/8, x4, x1, x2)

inst_6985:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:20955*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20955*0 + 3*73*FLEN/8, x4, x1, x2)

inst_6986:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:20958*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20958*0 + 3*74*FLEN/8, x4, x1, x2)

inst_6987:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:20961*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20961*0 + 3*75*FLEN/8, x4, x1, x2)

inst_6988:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:20964*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20964*0 + 3*76*FLEN/8, x4, x1, x2)

inst_6989:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:20967*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20967*0 + 3*77*FLEN/8, x4, x1, x2)

inst_6990:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:20970*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20970*0 + 3*78*FLEN/8, x4, x1, x2)

inst_6991:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:20973*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20973*0 + 3*79*FLEN/8, x4, x1, x2)

inst_6992:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:20976*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20976*0 + 3*80*FLEN/8, x4, x1, x2)

inst_6993:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:20979*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20979*0 + 3*81*FLEN/8, x4, x1, x2)

inst_6994:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:20982*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20982*0 + 3*82*FLEN/8, x4, x1, x2)

inst_6995:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:20985*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20985*0 + 3*83*FLEN/8, x4, x1, x2)

inst_6996:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:20988*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20988*0 + 3*84*FLEN/8, x4, x1, x2)

inst_6997:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:20991*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20991*0 + 3*85*FLEN/8, x4, x1, x2)

inst_6998:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c000000; valaddr_reg:x3; val_offset:20994*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20994*0 + 3*86*FLEN/8, x4, x1, x2)

inst_6999:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c000001; valaddr_reg:x3; val_offset:20997*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20997*0 + 3*87*FLEN/8, x4, x1, x2)

inst_7000:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c000003; valaddr_reg:x3; val_offset:21000*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21000*0 + 3*88*FLEN/8, x4, x1, x2)

inst_7001:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c000007; valaddr_reg:x3; val_offset:21003*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21003*0 + 3*89*FLEN/8, x4, x1, x2)

inst_7002:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c00000f; valaddr_reg:x3; val_offset:21006*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21006*0 + 3*90*FLEN/8, x4, x1, x2)

inst_7003:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c00001f; valaddr_reg:x3; val_offset:21009*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21009*0 + 3*91*FLEN/8, x4, x1, x2)

inst_7004:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c00003f; valaddr_reg:x3; val_offset:21012*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21012*0 + 3*92*FLEN/8, x4, x1, x2)

inst_7005:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c00007f; valaddr_reg:x3; val_offset:21015*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21015*0 + 3*93*FLEN/8, x4, x1, x2)

inst_7006:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c0000ff; valaddr_reg:x3; val_offset:21018*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21018*0 + 3*94*FLEN/8, x4, x1, x2)

inst_7007:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c0001ff; valaddr_reg:x3; val_offset:21021*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21021*0 + 3*95*FLEN/8, x4, x1, x2)

inst_7008:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c0003ff; valaddr_reg:x3; val_offset:21024*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21024*0 + 3*96*FLEN/8, x4, x1, x2)

inst_7009:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c0007ff; valaddr_reg:x3; val_offset:21027*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21027*0 + 3*97*FLEN/8, x4, x1, x2)

inst_7010:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c000fff; valaddr_reg:x3; val_offset:21030*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21030*0 + 3*98*FLEN/8, x4, x1, x2)

inst_7011:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c001fff; valaddr_reg:x3; val_offset:21033*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21033*0 + 3*99*FLEN/8, x4, x1, x2)

inst_7012:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c003fff; valaddr_reg:x3; val_offset:21036*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21036*0 + 3*100*FLEN/8, x4, x1, x2)

inst_7013:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c007fff; valaddr_reg:x3; val_offset:21039*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21039*0 + 3*101*FLEN/8, x4, x1, x2)

inst_7014:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c00ffff; valaddr_reg:x3; val_offset:21042*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21042*0 + 3*102*FLEN/8, x4, x1, x2)

inst_7015:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c01ffff; valaddr_reg:x3; val_offset:21045*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21045*0 + 3*103*FLEN/8, x4, x1, x2)

inst_7016:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c03ffff; valaddr_reg:x3; val_offset:21048*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21048*0 + 3*104*FLEN/8, x4, x1, x2)

inst_7017:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c07ffff; valaddr_reg:x3; val_offset:21051*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21051*0 + 3*105*FLEN/8, x4, x1, x2)

inst_7018:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c0fffff; valaddr_reg:x3; val_offset:21054*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21054*0 + 3*106*FLEN/8, x4, x1, x2)

inst_7019:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c1fffff; valaddr_reg:x3; val_offset:21057*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21057*0 + 3*107*FLEN/8, x4, x1, x2)

inst_7020:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c3fffff; valaddr_reg:x3; val_offset:21060*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21060*0 + 3*108*FLEN/8, x4, x1, x2)

inst_7021:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c400000; valaddr_reg:x3; val_offset:21063*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21063*0 + 3*109*FLEN/8, x4, x1, x2)

inst_7022:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c600000; valaddr_reg:x3; val_offset:21066*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21066*0 + 3*110*FLEN/8, x4, x1, x2)

inst_7023:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c700000; valaddr_reg:x3; val_offset:21069*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21069*0 + 3*111*FLEN/8, x4, x1, x2)

inst_7024:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c780000; valaddr_reg:x3; val_offset:21072*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21072*0 + 3*112*FLEN/8, x4, x1, x2)

inst_7025:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7c0000; valaddr_reg:x3; val_offset:21075*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21075*0 + 3*113*FLEN/8, x4, x1, x2)

inst_7026:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7e0000; valaddr_reg:x3; val_offset:21078*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21078*0 + 3*114*FLEN/8, x4, x1, x2)

inst_7027:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7f0000; valaddr_reg:x3; val_offset:21081*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21081*0 + 3*115*FLEN/8, x4, x1, x2)

inst_7028:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7f8000; valaddr_reg:x3; val_offset:21084*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21084*0 + 3*116*FLEN/8, x4, x1, x2)

inst_7029:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7fc000; valaddr_reg:x3; val_offset:21087*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21087*0 + 3*117*FLEN/8, x4, x1, x2)

inst_7030:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7fe000; valaddr_reg:x3; val_offset:21090*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21090*0 + 3*118*FLEN/8, x4, x1, x2)

inst_7031:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7ff000; valaddr_reg:x3; val_offset:21093*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21093*0 + 3*119*FLEN/8, x4, x1, x2)

inst_7032:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7ff800; valaddr_reg:x3; val_offset:21096*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21096*0 + 3*120*FLEN/8, x4, x1, x2)

inst_7033:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7ffc00; valaddr_reg:x3; val_offset:21099*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21099*0 + 3*121*FLEN/8, x4, x1, x2)

inst_7034:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7ffe00; valaddr_reg:x3; val_offset:21102*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21102*0 + 3*122*FLEN/8, x4, x1, x2)

inst_7035:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7fff00; valaddr_reg:x3; val_offset:21105*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21105*0 + 3*123*FLEN/8, x4, x1, x2)

inst_7036:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7fff80; valaddr_reg:x3; val_offset:21108*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21108*0 + 3*124*FLEN/8, x4, x1, x2)

inst_7037:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7fffc0; valaddr_reg:x3; val_offset:21111*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21111*0 + 3*125*FLEN/8, x4, x1, x2)

inst_7038:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7fffe0; valaddr_reg:x3; val_offset:21114*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21114*0 + 3*126*FLEN/8, x4, x1, x2)

inst_7039:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7ffff0; valaddr_reg:x3; val_offset:21117*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21117*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_7040:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7ffff8; valaddr_reg:x3; val_offset:21120*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21120*0 + 3*128*FLEN/8, x4, x1, x2)

inst_7041:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7ffffc; valaddr_reg:x3; val_offset:21123*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21123*0 + 3*129*FLEN/8, x4, x1, x2)

inst_7042:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7ffffe; valaddr_reg:x3; val_offset:21126*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21126*0 + 3*130*FLEN/8, x4, x1, x2)

inst_7043:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0fc236 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0fc236; op2val:0x80000000;
op3val:0x8c7fffff; valaddr_reg:x3; val_offset:21129*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21129*0 + 3*131*FLEN/8, x4, x1, x2)

inst_7044:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3f800001; valaddr_reg:x3; val_offset:21132*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21132*0 + 3*132*FLEN/8, x4, x1, x2)

inst_7045:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3f800003; valaddr_reg:x3; val_offset:21135*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21135*0 + 3*133*FLEN/8, x4, x1, x2)

inst_7046:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3f800007; valaddr_reg:x3; val_offset:21138*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21138*0 + 3*134*FLEN/8, x4, x1, x2)

inst_7047:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3f999999; valaddr_reg:x3; val_offset:21141*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21141*0 + 3*135*FLEN/8, x4, x1, x2)

inst_7048:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:21144*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21144*0 + 3*136*FLEN/8, x4, x1, x2)

inst_7049:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:21147*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21147*0 + 3*137*FLEN/8, x4, x1, x2)

inst_7050:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:21150*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21150*0 + 3*138*FLEN/8, x4, x1, x2)

inst_7051:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:21153*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21153*0 + 3*139*FLEN/8, x4, x1, x2)

inst_7052:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:21156*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21156*0 + 3*140*FLEN/8, x4, x1, x2)

inst_7053:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:21159*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21159*0 + 3*141*FLEN/8, x4, x1, x2)

inst_7054:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:21162*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21162*0 + 3*142*FLEN/8, x4, x1, x2)

inst_7055:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:21165*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21165*0 + 3*143*FLEN/8, x4, x1, x2)

inst_7056:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:21168*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21168*0 + 3*144*FLEN/8, x4, x1, x2)

inst_7057:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:21171*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21171*0 + 3*145*FLEN/8, x4, x1, x2)

inst_7058:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:21174*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21174*0 + 3*146*FLEN/8, x4, x1, x2)

inst_7059:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:21177*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21177*0 + 3*147*FLEN/8, x4, x1, x2)

inst_7060:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44000000; valaddr_reg:x3; val_offset:21180*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21180*0 + 3*148*FLEN/8, x4, x1, x2)

inst_7061:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44000001; valaddr_reg:x3; val_offset:21183*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21183*0 + 3*149*FLEN/8, x4, x1, x2)

inst_7062:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44000003; valaddr_reg:x3; val_offset:21186*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21186*0 + 3*150*FLEN/8, x4, x1, x2)

inst_7063:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44000007; valaddr_reg:x3; val_offset:21189*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21189*0 + 3*151*FLEN/8, x4, x1, x2)

inst_7064:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x4400000f; valaddr_reg:x3; val_offset:21192*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21192*0 + 3*152*FLEN/8, x4, x1, x2)

inst_7065:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x4400001f; valaddr_reg:x3; val_offset:21195*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21195*0 + 3*153*FLEN/8, x4, x1, x2)

inst_7066:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x4400003f; valaddr_reg:x3; val_offset:21198*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21198*0 + 3*154*FLEN/8, x4, x1, x2)

inst_7067:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x4400007f; valaddr_reg:x3; val_offset:21201*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21201*0 + 3*155*FLEN/8, x4, x1, x2)

inst_7068:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x440000ff; valaddr_reg:x3; val_offset:21204*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21204*0 + 3*156*FLEN/8, x4, x1, x2)

inst_7069:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x440001ff; valaddr_reg:x3; val_offset:21207*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21207*0 + 3*157*FLEN/8, x4, x1, x2)

inst_7070:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x440003ff; valaddr_reg:x3; val_offset:21210*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21210*0 + 3*158*FLEN/8, x4, x1, x2)

inst_7071:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x440007ff; valaddr_reg:x3; val_offset:21213*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21213*0 + 3*159*FLEN/8, x4, x1, x2)

inst_7072:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44000fff; valaddr_reg:x3; val_offset:21216*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21216*0 + 3*160*FLEN/8, x4, x1, x2)

inst_7073:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44001fff; valaddr_reg:x3; val_offset:21219*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21219*0 + 3*161*FLEN/8, x4, x1, x2)

inst_7074:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44003fff; valaddr_reg:x3; val_offset:21222*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21222*0 + 3*162*FLEN/8, x4, x1, x2)

inst_7075:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44007fff; valaddr_reg:x3; val_offset:21225*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21225*0 + 3*163*FLEN/8, x4, x1, x2)

inst_7076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x4400ffff; valaddr_reg:x3; val_offset:21228*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21228*0 + 3*164*FLEN/8, x4, x1, x2)

inst_7077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x4401ffff; valaddr_reg:x3; val_offset:21231*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21231*0 + 3*165*FLEN/8, x4, x1, x2)

inst_7078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x4403ffff; valaddr_reg:x3; val_offset:21234*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21234*0 + 3*166*FLEN/8, x4, x1, x2)

inst_7079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x4407ffff; valaddr_reg:x3; val_offset:21237*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21237*0 + 3*167*FLEN/8, x4, x1, x2)

inst_7080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x440fffff; valaddr_reg:x3; val_offset:21240*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21240*0 + 3*168*FLEN/8, x4, x1, x2)

inst_7081:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x441fffff; valaddr_reg:x3; val_offset:21243*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21243*0 + 3*169*FLEN/8, x4, x1, x2)

inst_7082:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x443fffff; valaddr_reg:x3; val_offset:21246*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21246*0 + 3*170*FLEN/8, x4, x1, x2)

inst_7083:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44400000; valaddr_reg:x3; val_offset:21249*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21249*0 + 3*171*FLEN/8, x4, x1, x2)

inst_7084:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44600000; valaddr_reg:x3; val_offset:21252*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21252*0 + 3*172*FLEN/8, x4, x1, x2)

inst_7085:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44700000; valaddr_reg:x3; val_offset:21255*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21255*0 + 3*173*FLEN/8, x4, x1, x2)

inst_7086:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x44780000; valaddr_reg:x3; val_offset:21258*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21258*0 + 3*174*FLEN/8, x4, x1, x2)

inst_7087:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447c0000; valaddr_reg:x3; val_offset:21261*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21261*0 + 3*175*FLEN/8, x4, x1, x2)

inst_7088:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447e0000; valaddr_reg:x3; val_offset:21264*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21264*0 + 3*176*FLEN/8, x4, x1, x2)

inst_7089:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447f0000; valaddr_reg:x3; val_offset:21267*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21267*0 + 3*177*FLEN/8, x4, x1, x2)

inst_7090:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447f8000; valaddr_reg:x3; val_offset:21270*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21270*0 + 3*178*FLEN/8, x4, x1, x2)

inst_7091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447fc000; valaddr_reg:x3; val_offset:21273*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21273*0 + 3*179*FLEN/8, x4, x1, x2)

inst_7092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447fe000; valaddr_reg:x3; val_offset:21276*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21276*0 + 3*180*FLEN/8, x4, x1, x2)

inst_7093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447ff000; valaddr_reg:x3; val_offset:21279*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21279*0 + 3*181*FLEN/8, x4, x1, x2)

inst_7094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447ff800; valaddr_reg:x3; val_offset:21282*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21282*0 + 3*182*FLEN/8, x4, x1, x2)

inst_7095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447ffc00; valaddr_reg:x3; val_offset:21285*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21285*0 + 3*183*FLEN/8, x4, x1, x2)

inst_7096:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447ffe00; valaddr_reg:x3; val_offset:21288*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21288*0 + 3*184*FLEN/8, x4, x1, x2)

inst_7097:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447fff00; valaddr_reg:x3; val_offset:21291*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21291*0 + 3*185*FLEN/8, x4, x1, x2)

inst_7098:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447fff80; valaddr_reg:x3; val_offset:21294*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21294*0 + 3*186*FLEN/8, x4, x1, x2)

inst_7099:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447fffc0; valaddr_reg:x3; val_offset:21297*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21297*0 + 3*187*FLEN/8, x4, x1, x2)

inst_7100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447fffe0; valaddr_reg:x3; val_offset:21300*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21300*0 + 3*188*FLEN/8, x4, x1, x2)

inst_7101:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447ffff0; valaddr_reg:x3; val_offset:21303*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21303*0 + 3*189*FLEN/8, x4, x1, x2)

inst_7102:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447ffff8; valaddr_reg:x3; val_offset:21306*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21306*0 + 3*190*FLEN/8, x4, x1, x2)

inst_7103:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447ffffc; valaddr_reg:x3; val_offset:21309*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21309*0 + 3*191*FLEN/8, x4, x1, x2)

inst_7104:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447ffffe; valaddr_reg:x3; val_offset:21312*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21312*0 + 3*192*FLEN/8, x4, x1, x2)

inst_7105:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0feb39 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x63af11 and fs3 == 0 and fe3 == 0x88 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0feb39; op2val:0xe3af11;
op3val:0x447fffff; valaddr_reg:x3; val_offset:21315*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21315*0 + 3*193*FLEN/8, x4, x1, x2)

inst_7106:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:21318*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21318*0 + 3*194*FLEN/8, x4, x1, x2)

inst_7107:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:21321*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21321*0 + 3*195*FLEN/8, x4, x1, x2)

inst_7108:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:21324*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21324*0 + 3*196*FLEN/8, x4, x1, x2)

inst_7109:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:21327*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21327*0 + 3*197*FLEN/8, x4, x1, x2)

inst_7110:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:21330*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21330*0 + 3*198*FLEN/8, x4, x1, x2)

inst_7111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:21333*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21333*0 + 3*199*FLEN/8, x4, x1, x2)

inst_7112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:21336*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21336*0 + 3*200*FLEN/8, x4, x1, x2)

inst_7113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:21339*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21339*0 + 3*201*FLEN/8, x4, x1, x2)

inst_7114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:21342*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21342*0 + 3*202*FLEN/8, x4, x1, x2)

inst_7115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:21345*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21345*0 + 3*203*FLEN/8, x4, x1, x2)

inst_7116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:21348*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21348*0 + 3*204*FLEN/8, x4, x1, x2)

inst_7117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:21351*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21351*0 + 3*205*FLEN/8, x4, x1, x2)

inst_7118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:21354*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21354*0 + 3*206*FLEN/8, x4, x1, x2)

inst_7119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:21357*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21357*0 + 3*207*FLEN/8, x4, x1, x2)

inst_7120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:21360*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21360*0 + 3*208*FLEN/8, x4, x1, x2)

inst_7121:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:21363*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21363*0 + 3*209*FLEN/8, x4, x1, x2)

inst_7122:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b000000; valaddr_reg:x3; val_offset:21366*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21366*0 + 3*210*FLEN/8, x4, x1, x2)

inst_7123:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b000001; valaddr_reg:x3; val_offset:21369*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21369*0 + 3*211*FLEN/8, x4, x1, x2)

inst_7124:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b000003; valaddr_reg:x3; val_offset:21372*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21372*0 + 3*212*FLEN/8, x4, x1, x2)

inst_7125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b000007; valaddr_reg:x3; val_offset:21375*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21375*0 + 3*213*FLEN/8, x4, x1, x2)

inst_7126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b00000f; valaddr_reg:x3; val_offset:21378*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21378*0 + 3*214*FLEN/8, x4, x1, x2)

inst_7127:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b00001f; valaddr_reg:x3; val_offset:21381*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21381*0 + 3*215*FLEN/8, x4, x1, x2)

inst_7128:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b00003f; valaddr_reg:x3; val_offset:21384*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21384*0 + 3*216*FLEN/8, x4, x1, x2)

inst_7129:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b00007f; valaddr_reg:x3; val_offset:21387*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21387*0 + 3*217*FLEN/8, x4, x1, x2)

inst_7130:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b0000ff; valaddr_reg:x3; val_offset:21390*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21390*0 + 3*218*FLEN/8, x4, x1, x2)

inst_7131:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b0001ff; valaddr_reg:x3; val_offset:21393*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21393*0 + 3*219*FLEN/8, x4, x1, x2)

inst_7132:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b0003ff; valaddr_reg:x3; val_offset:21396*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21396*0 + 3*220*FLEN/8, x4, x1, x2)

inst_7133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b0007ff; valaddr_reg:x3; val_offset:21399*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21399*0 + 3*221*FLEN/8, x4, x1, x2)

inst_7134:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b000fff; valaddr_reg:x3; val_offset:21402*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21402*0 + 3*222*FLEN/8, x4, x1, x2)

inst_7135:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b001fff; valaddr_reg:x3; val_offset:21405*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21405*0 + 3*223*FLEN/8, x4, x1, x2)

inst_7136:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b003fff; valaddr_reg:x3; val_offset:21408*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21408*0 + 3*224*FLEN/8, x4, x1, x2)

inst_7137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b007fff; valaddr_reg:x3; val_offset:21411*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21411*0 + 3*225*FLEN/8, x4, x1, x2)

inst_7138:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b00ffff; valaddr_reg:x3; val_offset:21414*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21414*0 + 3*226*FLEN/8, x4, x1, x2)

inst_7139:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b01ffff; valaddr_reg:x3; val_offset:21417*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21417*0 + 3*227*FLEN/8, x4, x1, x2)

inst_7140:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b03ffff; valaddr_reg:x3; val_offset:21420*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21420*0 + 3*228*FLEN/8, x4, x1, x2)

inst_7141:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b07ffff; valaddr_reg:x3; val_offset:21423*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21423*0 + 3*229*FLEN/8, x4, x1, x2)

inst_7142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b0fffff; valaddr_reg:x3; val_offset:21426*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21426*0 + 3*230*FLEN/8, x4, x1, x2)

inst_7143:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b1fffff; valaddr_reg:x3; val_offset:21429*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21429*0 + 3*231*FLEN/8, x4, x1, x2)

inst_7144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b3fffff; valaddr_reg:x3; val_offset:21432*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21432*0 + 3*232*FLEN/8, x4, x1, x2)

inst_7145:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b400000; valaddr_reg:x3; val_offset:21435*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21435*0 + 3*233*FLEN/8, x4, x1, x2)

inst_7146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b600000; valaddr_reg:x3; val_offset:21438*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21438*0 + 3*234*FLEN/8, x4, x1, x2)

inst_7147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b700000; valaddr_reg:x3; val_offset:21441*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21441*0 + 3*235*FLEN/8, x4, x1, x2)

inst_7148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b780000; valaddr_reg:x3; val_offset:21444*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21444*0 + 3*236*FLEN/8, x4, x1, x2)

inst_7149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7c0000; valaddr_reg:x3; val_offset:21447*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21447*0 + 3*237*FLEN/8, x4, x1, x2)

inst_7150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7e0000; valaddr_reg:x3; val_offset:21450*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21450*0 + 3*238*FLEN/8, x4, x1, x2)

inst_7151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7f0000; valaddr_reg:x3; val_offset:21453*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21453*0 + 3*239*FLEN/8, x4, x1, x2)

inst_7152:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7f8000; valaddr_reg:x3; val_offset:21456*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21456*0 + 3*240*FLEN/8, x4, x1, x2)

inst_7153:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7fc000; valaddr_reg:x3; val_offset:21459*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21459*0 + 3*241*FLEN/8, x4, x1, x2)

inst_7154:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7fe000; valaddr_reg:x3; val_offset:21462*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21462*0 + 3*242*FLEN/8, x4, x1, x2)

inst_7155:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7ff000; valaddr_reg:x3; val_offset:21465*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21465*0 + 3*243*FLEN/8, x4, x1, x2)

inst_7156:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7ff800; valaddr_reg:x3; val_offset:21468*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21468*0 + 3*244*FLEN/8, x4, x1, x2)

inst_7157:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7ffc00; valaddr_reg:x3; val_offset:21471*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21471*0 + 3*245*FLEN/8, x4, x1, x2)

inst_7158:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7ffe00; valaddr_reg:x3; val_offset:21474*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21474*0 + 3*246*FLEN/8, x4, x1, x2)

inst_7159:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7fff00; valaddr_reg:x3; val_offset:21477*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21477*0 + 3*247*FLEN/8, x4, x1, x2)

inst_7160:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7fff80; valaddr_reg:x3; val_offset:21480*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21480*0 + 3*248*FLEN/8, x4, x1, x2)

inst_7161:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7fffc0; valaddr_reg:x3; val_offset:21483*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21483*0 + 3*249*FLEN/8, x4, x1, x2)

inst_7162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7fffe0; valaddr_reg:x3; val_offset:21486*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21486*0 + 3*250*FLEN/8, x4, x1, x2)

inst_7163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7ffff0; valaddr_reg:x3; val_offset:21489*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21489*0 + 3*251*FLEN/8, x4, x1, x2)

inst_7164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7ffff8; valaddr_reg:x3; val_offset:21492*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21492*0 + 3*252*FLEN/8, x4, x1, x2)

inst_7165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7ffffc; valaddr_reg:x3; val_offset:21495*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21495*0 + 3*253*FLEN/8, x4, x1, x2)

inst_7166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7ffffe; valaddr_reg:x3; val_offset:21498*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21498*0 + 3*254*FLEN/8, x4, x1, x2)

inst_7167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11a16e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11a16e; op2val:0x80000000;
op3val:0x8b7fffff; valaddr_reg:x3; val_offset:21501*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21501*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_7168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71800000; valaddr_reg:x3; val_offset:21504*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21504*0 + 3*256*FLEN/8, x4, x1, x2)

inst_7169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71800001; valaddr_reg:x3; val_offset:21507*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21507*0 + 3*257*FLEN/8, x4, x1, x2)

inst_7170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71800003; valaddr_reg:x3; val_offset:21510*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21510*0 + 3*258*FLEN/8, x4, x1, x2)

inst_7171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71800007; valaddr_reg:x3; val_offset:21513*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21513*0 + 3*259*FLEN/8, x4, x1, x2)

inst_7172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7180000f; valaddr_reg:x3; val_offset:21516*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21516*0 + 3*260*FLEN/8, x4, x1, x2)

inst_7173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7180001f; valaddr_reg:x3; val_offset:21519*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21519*0 + 3*261*FLEN/8, x4, x1, x2)

inst_7174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7180003f; valaddr_reg:x3; val_offset:21522*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21522*0 + 3*262*FLEN/8, x4, x1, x2)

inst_7175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7180007f; valaddr_reg:x3; val_offset:21525*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21525*0 + 3*263*FLEN/8, x4, x1, x2)

inst_7176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x718000ff; valaddr_reg:x3; val_offset:21528*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21528*0 + 3*264*FLEN/8, x4, x1, x2)

inst_7177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x718001ff; valaddr_reg:x3; val_offset:21531*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21531*0 + 3*265*FLEN/8, x4, x1, x2)

inst_7178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x718003ff; valaddr_reg:x3; val_offset:21534*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21534*0 + 3*266*FLEN/8, x4, x1, x2)

inst_7179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x718007ff; valaddr_reg:x3; val_offset:21537*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21537*0 + 3*267*FLEN/8, x4, x1, x2)

inst_7180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71800fff; valaddr_reg:x3; val_offset:21540*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21540*0 + 3*268*FLEN/8, x4, x1, x2)

inst_7181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71801fff; valaddr_reg:x3; val_offset:21543*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21543*0 + 3*269*FLEN/8, x4, x1, x2)

inst_7182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71803fff; valaddr_reg:x3; val_offset:21546*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21546*0 + 3*270*FLEN/8, x4, x1, x2)

inst_7183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71807fff; valaddr_reg:x3; val_offset:21549*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21549*0 + 3*271*FLEN/8, x4, x1, x2)

inst_7184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7180ffff; valaddr_reg:x3; val_offset:21552*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21552*0 + 3*272*FLEN/8, x4, x1, x2)

inst_7185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7181ffff; valaddr_reg:x3; val_offset:21555*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21555*0 + 3*273*FLEN/8, x4, x1, x2)

inst_7186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7183ffff; valaddr_reg:x3; val_offset:21558*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21558*0 + 3*274*FLEN/8, x4, x1, x2)

inst_7187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7187ffff; valaddr_reg:x3; val_offset:21561*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21561*0 + 3*275*FLEN/8, x4, x1, x2)

inst_7188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x718fffff; valaddr_reg:x3; val_offset:21564*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21564*0 + 3*276*FLEN/8, x4, x1, x2)

inst_7189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x719fffff; valaddr_reg:x3; val_offset:21567*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21567*0 + 3*277*FLEN/8, x4, x1, x2)

inst_7190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71bfffff; valaddr_reg:x3; val_offset:21570*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21570*0 + 3*278*FLEN/8, x4, x1, x2)

inst_7191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71c00000; valaddr_reg:x3; val_offset:21573*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21573*0 + 3*279*FLEN/8, x4, x1, x2)

inst_7192:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71e00000; valaddr_reg:x3; val_offset:21576*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21576*0 + 3*280*FLEN/8, x4, x1, x2)

inst_7193:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71f00000; valaddr_reg:x3; val_offset:21579*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21579*0 + 3*281*FLEN/8, x4, x1, x2)

inst_7194:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71f80000; valaddr_reg:x3; val_offset:21582*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21582*0 + 3*282*FLEN/8, x4, x1, x2)

inst_7195:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fc0000; valaddr_reg:x3; val_offset:21585*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21585*0 + 3*283*FLEN/8, x4, x1, x2)

inst_7196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fe0000; valaddr_reg:x3; val_offset:21588*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21588*0 + 3*284*FLEN/8, x4, x1, x2)

inst_7197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ff0000; valaddr_reg:x3; val_offset:21591*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21591*0 + 3*285*FLEN/8, x4, x1, x2)

inst_7198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ff8000; valaddr_reg:x3; val_offset:21594*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21594*0 + 3*286*FLEN/8, x4, x1, x2)

inst_7199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ffc000; valaddr_reg:x3; val_offset:21597*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21597*0 + 3*287*FLEN/8, x4, x1, x2)

inst_7200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ffe000; valaddr_reg:x3; val_offset:21600*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21600*0 + 3*288*FLEN/8, x4, x1, x2)

inst_7201:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fff000; valaddr_reg:x3; val_offset:21603*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21603*0 + 3*289*FLEN/8, x4, x1, x2)

inst_7202:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fff800; valaddr_reg:x3; val_offset:21606*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21606*0 + 3*290*FLEN/8, x4, x1, x2)

inst_7203:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fffc00; valaddr_reg:x3; val_offset:21609*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21609*0 + 3*291*FLEN/8, x4, x1, x2)

inst_7204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fffe00; valaddr_reg:x3; val_offset:21612*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21612*0 + 3*292*FLEN/8, x4, x1, x2)

inst_7205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ffff00; valaddr_reg:x3; val_offset:21615*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21615*0 + 3*293*FLEN/8, x4, x1, x2)

inst_7206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ffff80; valaddr_reg:x3; val_offset:21618*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21618*0 + 3*294*FLEN/8, x4, x1, x2)

inst_7207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ffffc0; valaddr_reg:x3; val_offset:21621*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21621*0 + 3*295*FLEN/8, x4, x1, x2)

inst_7208:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ffffe0; valaddr_reg:x3; val_offset:21624*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21624*0 + 3*296*FLEN/8, x4, x1, x2)

inst_7209:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fffff0; valaddr_reg:x3; val_offset:21627*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21627*0 + 3*297*FLEN/8, x4, x1, x2)

inst_7210:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fffff8; valaddr_reg:x3; val_offset:21630*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21630*0 + 3*298*FLEN/8, x4, x1, x2)

inst_7211:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fffffc; valaddr_reg:x3; val_offset:21633*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21633*0 + 3*299*FLEN/8, x4, x1, x2)

inst_7212:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71fffffe; valaddr_reg:x3; val_offset:21636*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21636*0 + 3*300*FLEN/8, x4, x1, x2)

inst_7213:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xe3 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x71ffffff; valaddr_reg:x3; val_offset:21639*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21639*0 + 3*301*FLEN/8, x4, x1, x2)

inst_7214:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f000001; valaddr_reg:x3; val_offset:21642*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21642*0 + 3*302*FLEN/8, x4, x1, x2)

inst_7215:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f000003; valaddr_reg:x3; val_offset:21645*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21645*0 + 3*303*FLEN/8, x4, x1, x2)

inst_7216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f000007; valaddr_reg:x3; val_offset:21648*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21648*0 + 3*304*FLEN/8, x4, x1, x2)

inst_7217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f199999; valaddr_reg:x3; val_offset:21651*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21651*0 + 3*305*FLEN/8, x4, x1, x2)

inst_7218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f249249; valaddr_reg:x3; val_offset:21654*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21654*0 + 3*306*FLEN/8, x4, x1, x2)

inst_7219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f333333; valaddr_reg:x3; val_offset:21657*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21657*0 + 3*307*FLEN/8, x4, x1, x2)

inst_7220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:21660*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21660*0 + 3*308*FLEN/8, x4, x1, x2)

inst_7221:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:21663*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21663*0 + 3*309*FLEN/8, x4, x1, x2)

inst_7222:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f444444; valaddr_reg:x3; val_offset:21666*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21666*0 + 3*310*FLEN/8, x4, x1, x2)

inst_7223:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:21669*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21669*0 + 3*311*FLEN/8, x4, x1, x2)

inst_7224:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:21672*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21672*0 + 3*312*FLEN/8, x4, x1, x2)

inst_7225:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f666666; valaddr_reg:x3; val_offset:21675*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21675*0 + 3*313*FLEN/8, x4, x1, x2)

inst_7226:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:21678*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21678*0 + 3*314*FLEN/8, x4, x1, x2)

inst_7227:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:21681*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21681*0 + 3*315*FLEN/8, x4, x1, x2)

inst_7228:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:21684*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21684*0 + 3*316*FLEN/8, x4, x1, x2)

inst_7229:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x124aee and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5ffd41 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e124aee; op2val:0x40dffd41;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:21687*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21687*0 + 3*317*FLEN/8, x4, x1, x2)

inst_7230:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3f800001; valaddr_reg:x3; val_offset:21690*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21690*0 + 3*318*FLEN/8, x4, x1, x2)

inst_7231:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3f800003; valaddr_reg:x3; val_offset:21693*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21693*0 + 3*319*FLEN/8, x4, x1, x2)

inst_7232:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3f800007; valaddr_reg:x3; val_offset:21696*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21696*0 + 3*320*FLEN/8, x4, x1, x2)

inst_7233:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3f999999; valaddr_reg:x3; val_offset:21699*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21699*0 + 3*321*FLEN/8, x4, x1, x2)

inst_7234:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:21702*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21702*0 + 3*322*FLEN/8, x4, x1, x2)

inst_7235:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:21705*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21705*0 + 3*323*FLEN/8, x4, x1, x2)

inst_7236:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:21708*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21708*0 + 3*324*FLEN/8, x4, x1, x2)

inst_7237:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:21711*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21711*0 + 3*325*FLEN/8, x4, x1, x2)

inst_7238:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:21714*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21714*0 + 3*326*FLEN/8, x4, x1, x2)

inst_7239:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:21717*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21717*0 + 3*327*FLEN/8, x4, x1, x2)

inst_7240:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:21720*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21720*0 + 3*328*FLEN/8, x4, x1, x2)

inst_7241:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:21723*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21723*0 + 3*329*FLEN/8, x4, x1, x2)

inst_7242:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:21726*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21726*0 + 3*330*FLEN/8, x4, x1, x2)

inst_7243:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:21729*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21729*0 + 3*331*FLEN/8, x4, x1, x2)

inst_7244:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:21732*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21732*0 + 3*332*FLEN/8, x4, x1, x2)

inst_7245:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:21735*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21735*0 + 3*333*FLEN/8, x4, x1, x2)

inst_7246:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c800000; valaddr_reg:x3; val_offset:21738*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21738*0 + 3*334*FLEN/8, x4, x1, x2)

inst_7247:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c800001; valaddr_reg:x3; val_offset:21741*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21741*0 + 3*335*FLEN/8, x4, x1, x2)

inst_7248:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c800003; valaddr_reg:x3; val_offset:21744*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21744*0 + 3*336*FLEN/8, x4, x1, x2)

inst_7249:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c800007; valaddr_reg:x3; val_offset:21747*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21747*0 + 3*337*FLEN/8, x4, x1, x2)

inst_7250:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c80000f; valaddr_reg:x3; val_offset:21750*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21750*0 + 3*338*FLEN/8, x4, x1, x2)

inst_7251:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c80001f; valaddr_reg:x3; val_offset:21753*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21753*0 + 3*339*FLEN/8, x4, x1, x2)

inst_7252:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c80003f; valaddr_reg:x3; val_offset:21756*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21756*0 + 3*340*FLEN/8, x4, x1, x2)

inst_7253:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c80007f; valaddr_reg:x3; val_offset:21759*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21759*0 + 3*341*FLEN/8, x4, x1, x2)

inst_7254:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c8000ff; valaddr_reg:x3; val_offset:21762*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21762*0 + 3*342*FLEN/8, x4, x1, x2)

inst_7255:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c8001ff; valaddr_reg:x3; val_offset:21765*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21765*0 + 3*343*FLEN/8, x4, x1, x2)

inst_7256:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c8003ff; valaddr_reg:x3; val_offset:21768*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21768*0 + 3*344*FLEN/8, x4, x1, x2)

inst_7257:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c8007ff; valaddr_reg:x3; val_offset:21771*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21771*0 + 3*345*FLEN/8, x4, x1, x2)

inst_7258:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c800fff; valaddr_reg:x3; val_offset:21774*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21774*0 + 3*346*FLEN/8, x4, x1, x2)

inst_7259:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c801fff; valaddr_reg:x3; val_offset:21777*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21777*0 + 3*347*FLEN/8, x4, x1, x2)

inst_7260:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c803fff; valaddr_reg:x3; val_offset:21780*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21780*0 + 3*348*FLEN/8, x4, x1, x2)

inst_7261:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c807fff; valaddr_reg:x3; val_offset:21783*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21783*0 + 3*349*FLEN/8, x4, x1, x2)

inst_7262:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c80ffff; valaddr_reg:x3; val_offset:21786*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21786*0 + 3*350*FLEN/8, x4, x1, x2)

inst_7263:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c81ffff; valaddr_reg:x3; val_offset:21789*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21789*0 + 3*351*FLEN/8, x4, x1, x2)

inst_7264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c83ffff; valaddr_reg:x3; val_offset:21792*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21792*0 + 3*352*FLEN/8, x4, x1, x2)

inst_7265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c87ffff; valaddr_reg:x3; val_offset:21795*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21795*0 + 3*353*FLEN/8, x4, x1, x2)

inst_7266:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c8fffff; valaddr_reg:x3; val_offset:21798*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21798*0 + 3*354*FLEN/8, x4, x1, x2)

inst_7267:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4c9fffff; valaddr_reg:x3; val_offset:21801*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21801*0 + 3*355*FLEN/8, x4, x1, x2)

inst_7268:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cbfffff; valaddr_reg:x3; val_offset:21804*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21804*0 + 3*356*FLEN/8, x4, x1, x2)

inst_7269:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cc00000; valaddr_reg:x3; val_offset:21807*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21807*0 + 3*357*FLEN/8, x4, x1, x2)

inst_7270:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4ce00000; valaddr_reg:x3; val_offset:21810*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21810*0 + 3*358*FLEN/8, x4, x1, x2)

inst_7271:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cf00000; valaddr_reg:x3; val_offset:21813*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21813*0 + 3*359*FLEN/8, x4, x1, x2)

inst_7272:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cf80000; valaddr_reg:x3; val_offset:21816*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21816*0 + 3*360*FLEN/8, x4, x1, x2)

inst_7273:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfc0000; valaddr_reg:x3; val_offset:21819*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21819*0 + 3*361*FLEN/8, x4, x1, x2)

inst_7274:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfe0000; valaddr_reg:x3; val_offset:21822*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21822*0 + 3*362*FLEN/8, x4, x1, x2)

inst_7275:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cff0000; valaddr_reg:x3; val_offset:21825*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21825*0 + 3*363*FLEN/8, x4, x1, x2)

inst_7276:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cff8000; valaddr_reg:x3; val_offset:21828*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21828*0 + 3*364*FLEN/8, x4, x1, x2)

inst_7277:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cffc000; valaddr_reg:x3; val_offset:21831*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21831*0 + 3*365*FLEN/8, x4, x1, x2)

inst_7278:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cffe000; valaddr_reg:x3; val_offset:21834*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21834*0 + 3*366*FLEN/8, x4, x1, x2)

inst_7279:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfff000; valaddr_reg:x3; val_offset:21837*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21837*0 + 3*367*FLEN/8, x4, x1, x2)

inst_7280:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfff800; valaddr_reg:x3; val_offset:21840*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21840*0 + 3*368*FLEN/8, x4, x1, x2)

inst_7281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfffc00; valaddr_reg:x3; val_offset:21843*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21843*0 + 3*369*FLEN/8, x4, x1, x2)

inst_7282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfffe00; valaddr_reg:x3; val_offset:21846*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21846*0 + 3*370*FLEN/8, x4, x1, x2)

inst_7283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cffff00; valaddr_reg:x3; val_offset:21849*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21849*0 + 3*371*FLEN/8, x4, x1, x2)

inst_7284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cffff80; valaddr_reg:x3; val_offset:21852*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21852*0 + 3*372*FLEN/8, x4, x1, x2)

inst_7285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cffffc0; valaddr_reg:x3; val_offset:21855*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21855*0 + 3*373*FLEN/8, x4, x1, x2)

inst_7286:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cffffe0; valaddr_reg:x3; val_offset:21858*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21858*0 + 3*374*FLEN/8, x4, x1, x2)

inst_7287:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfffff0; valaddr_reg:x3; val_offset:21861*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21861*0 + 3*375*FLEN/8, x4, x1, x2)

inst_7288:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfffff8; valaddr_reg:x3; val_offset:21864*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21864*0 + 3*376*FLEN/8, x4, x1, x2)

inst_7289:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfffffc; valaddr_reg:x3; val_offset:21867*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21867*0 + 3*377*FLEN/8, x4, x1, x2)

inst_7290:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cfffffe; valaddr_reg:x3; val_offset:21870*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21870*0 + 3*378*FLEN/8, x4, x1, x2)

inst_7291:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12898d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5f9d8a and fs3 == 0 and fe3 == 0x99 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12898d; op2val:0xdf9d8a;
op3val:0x4cffffff; valaddr_reg:x3; val_offset:21873*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21873*0 + 3*379*FLEN/8, x4, x1, x2)

inst_7292:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbf800001; valaddr_reg:x3; val_offset:21876*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21876*0 + 3*380*FLEN/8, x4, x1, x2)

inst_7293:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbf800003; valaddr_reg:x3; val_offset:21879*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21879*0 + 3*381*FLEN/8, x4, x1, x2)

inst_7294:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbf800007; valaddr_reg:x3; val_offset:21882*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21882*0 + 3*382*FLEN/8, x4, x1, x2)

inst_7295:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbf999999; valaddr_reg:x3; val_offset:21885*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21885*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_7296:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:21888*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21888*0 + 3*384*FLEN/8, x4, x1, x2)

inst_7297:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:21891*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21891*0 + 3*385*FLEN/8, x4, x1, x2)

inst_7298:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:21894*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21894*0 + 3*386*FLEN/8, x4, x1, x2)

inst_7299:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:21897*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21897*0 + 3*387*FLEN/8, x4, x1, x2)

inst_7300:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:21900*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21900*0 + 3*388*FLEN/8, x4, x1, x2)

inst_7301:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:21903*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21903*0 + 3*389*FLEN/8, x4, x1, x2)

inst_7302:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:21906*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21906*0 + 3*390*FLEN/8, x4, x1, x2)

inst_7303:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:21909*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21909*0 + 3*391*FLEN/8, x4, x1, x2)

inst_7304:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:21912*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21912*0 + 3*392*FLEN/8, x4, x1, x2)

inst_7305:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:21915*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21915*0 + 3*393*FLEN/8, x4, x1, x2)

inst_7306:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:21918*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21918*0 + 3*394*FLEN/8, x4, x1, x2)

inst_7307:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:21921*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21921*0 + 3*395*FLEN/8, x4, x1, x2)

inst_7308:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8800000; valaddr_reg:x3; val_offset:21924*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21924*0 + 3*396*FLEN/8, x4, x1, x2)

inst_7309:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8800001; valaddr_reg:x3; val_offset:21927*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21927*0 + 3*397*FLEN/8, x4, x1, x2)

inst_7310:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8800003; valaddr_reg:x3; val_offset:21930*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21930*0 + 3*398*FLEN/8, x4, x1, x2)

inst_7311:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8800007; valaddr_reg:x3; val_offset:21933*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21933*0 + 3*399*FLEN/8, x4, x1, x2)

inst_7312:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc880000f; valaddr_reg:x3; val_offset:21936*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21936*0 + 3*400*FLEN/8, x4, x1, x2)

inst_7313:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc880001f; valaddr_reg:x3; val_offset:21939*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21939*0 + 3*401*FLEN/8, x4, x1, x2)

inst_7314:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc880003f; valaddr_reg:x3; val_offset:21942*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21942*0 + 3*402*FLEN/8, x4, x1, x2)

inst_7315:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc880007f; valaddr_reg:x3; val_offset:21945*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21945*0 + 3*403*FLEN/8, x4, x1, x2)

inst_7316:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc88000ff; valaddr_reg:x3; val_offset:21948*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21948*0 + 3*404*FLEN/8, x4, x1, x2)

inst_7317:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc88001ff; valaddr_reg:x3; val_offset:21951*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21951*0 + 3*405*FLEN/8, x4, x1, x2)

inst_7318:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc88003ff; valaddr_reg:x3; val_offset:21954*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21954*0 + 3*406*FLEN/8, x4, x1, x2)

inst_7319:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc88007ff; valaddr_reg:x3; val_offset:21957*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21957*0 + 3*407*FLEN/8, x4, x1, x2)

inst_7320:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8800fff; valaddr_reg:x3; val_offset:21960*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21960*0 + 3*408*FLEN/8, x4, x1, x2)

inst_7321:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8801fff; valaddr_reg:x3; val_offset:21963*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21963*0 + 3*409*FLEN/8, x4, x1, x2)

inst_7322:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8803fff; valaddr_reg:x3; val_offset:21966*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21966*0 + 3*410*FLEN/8, x4, x1, x2)

inst_7323:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8807fff; valaddr_reg:x3; val_offset:21969*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21969*0 + 3*411*FLEN/8, x4, x1, x2)

inst_7324:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc880ffff; valaddr_reg:x3; val_offset:21972*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21972*0 + 3*412*FLEN/8, x4, x1, x2)

inst_7325:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc881ffff; valaddr_reg:x3; val_offset:21975*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21975*0 + 3*413*FLEN/8, x4, x1, x2)

inst_7326:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc883ffff; valaddr_reg:x3; val_offset:21978*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21978*0 + 3*414*FLEN/8, x4, x1, x2)

inst_7327:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc887ffff; valaddr_reg:x3; val_offset:21981*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21981*0 + 3*415*FLEN/8, x4, x1, x2)

inst_7328:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc88fffff; valaddr_reg:x3; val_offset:21984*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21984*0 + 3*416*FLEN/8, x4, x1, x2)

inst_7329:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc89fffff; valaddr_reg:x3; val_offset:21987*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21987*0 + 3*417*FLEN/8, x4, x1, x2)

inst_7330:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8bfffff; valaddr_reg:x3; val_offset:21990*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21990*0 + 3*418*FLEN/8, x4, x1, x2)

inst_7331:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8c00000; valaddr_reg:x3; val_offset:21993*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21993*0 + 3*419*FLEN/8, x4, x1, x2)

inst_7332:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8e00000; valaddr_reg:x3; val_offset:21996*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21996*0 + 3*420*FLEN/8, x4, x1, x2)

inst_7333:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8f00000; valaddr_reg:x3; val_offset:21999*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21999*0 + 3*421*FLEN/8, x4, x1, x2)

inst_7334:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8f80000; valaddr_reg:x3; val_offset:22002*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22002*0 + 3*422*FLEN/8, x4, x1, x2)

inst_7335:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fc0000; valaddr_reg:x3; val_offset:22005*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22005*0 + 3*423*FLEN/8, x4, x1, x2)

inst_7336:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fe0000; valaddr_reg:x3; val_offset:22008*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22008*0 + 3*424*FLEN/8, x4, x1, x2)

inst_7337:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ff0000; valaddr_reg:x3; val_offset:22011*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22011*0 + 3*425*FLEN/8, x4, x1, x2)

inst_7338:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ff8000; valaddr_reg:x3; val_offset:22014*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22014*0 + 3*426*FLEN/8, x4, x1, x2)

inst_7339:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ffc000; valaddr_reg:x3; val_offset:22017*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22017*0 + 3*427*FLEN/8, x4, x1, x2)

inst_7340:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ffe000; valaddr_reg:x3; val_offset:22020*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22020*0 + 3*428*FLEN/8, x4, x1, x2)

inst_7341:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fff000; valaddr_reg:x3; val_offset:22023*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22023*0 + 3*429*FLEN/8, x4, x1, x2)

inst_7342:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fff800; valaddr_reg:x3; val_offset:22026*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22026*0 + 3*430*FLEN/8, x4, x1, x2)

inst_7343:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fffc00; valaddr_reg:x3; val_offset:22029*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22029*0 + 3*431*FLEN/8, x4, x1, x2)

inst_7344:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fffe00; valaddr_reg:x3; val_offset:22032*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22032*0 + 3*432*FLEN/8, x4, x1, x2)

inst_7345:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ffff00; valaddr_reg:x3; val_offset:22035*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22035*0 + 3*433*FLEN/8, x4, x1, x2)

inst_7346:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ffff80; valaddr_reg:x3; val_offset:22038*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22038*0 + 3*434*FLEN/8, x4, x1, x2)

inst_7347:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ffffc0; valaddr_reg:x3; val_offset:22041*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22041*0 + 3*435*FLEN/8, x4, x1, x2)

inst_7348:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ffffe0; valaddr_reg:x3; val_offset:22044*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22044*0 + 3*436*FLEN/8, x4, x1, x2)

inst_7349:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fffff0; valaddr_reg:x3; val_offset:22047*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22047*0 + 3*437*FLEN/8, x4, x1, x2)

inst_7350:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fffff8; valaddr_reg:x3; val_offset:22050*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22050*0 + 3*438*FLEN/8, x4, x1, x2)

inst_7351:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fffffc; valaddr_reg:x3; val_offset:22053*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22053*0 + 3*439*FLEN/8, x4, x1, x2)

inst_7352:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8fffffe; valaddr_reg:x3; val_offset:22056*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22056*0 + 3*440*FLEN/8, x4, x1, x2)

inst_7353:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12c03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x5f4a32 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12c03f; op2val:0x80df4a32;
op3val:0xc8ffffff; valaddr_reg:x3; val_offset:22059*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22059*0 + 3*441*FLEN/8, x4, x1, x2)

inst_7354:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:22062*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22062*0 + 3*442*FLEN/8, x4, x1, x2)

inst_7355:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:22065*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22065*0 + 3*443*FLEN/8, x4, x1, x2)

inst_7356:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:22068*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22068*0 + 3*444*FLEN/8, x4, x1, x2)

inst_7357:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:22071*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22071*0 + 3*445*FLEN/8, x4, x1, x2)

inst_7358:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:22074*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22074*0 + 3*446*FLEN/8, x4, x1, x2)

inst_7359:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:22077*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22077*0 + 3*447*FLEN/8, x4, x1, x2)

inst_7360:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:22080*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22080*0 + 3*448*FLEN/8, x4, x1, x2)

inst_7361:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:22083*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22083*0 + 3*449*FLEN/8, x4, x1, x2)

inst_7362:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:22086*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22086*0 + 3*450*FLEN/8, x4, x1, x2)

inst_7363:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:22089*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22089*0 + 3*451*FLEN/8, x4, x1, x2)

inst_7364:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:22092*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22092*0 + 3*452*FLEN/8, x4, x1, x2)

inst_7365:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:22095*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22095*0 + 3*453*FLEN/8, x4, x1, x2)

inst_7366:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:22098*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22098*0 + 3*454*FLEN/8, x4, x1, x2)

inst_7367:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:22101*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22101*0 + 3*455*FLEN/8, x4, x1, x2)

inst_7368:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:22104*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22104*0 + 3*456*FLEN/8, x4, x1, x2)

inst_7369:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:22107*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22107*0 + 3*457*FLEN/8, x4, x1, x2)

inst_7370:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3800000; valaddr_reg:x3; val_offset:22110*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22110*0 + 3*458*FLEN/8, x4, x1, x2)

inst_7371:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3800001; valaddr_reg:x3; val_offset:22113*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22113*0 + 3*459*FLEN/8, x4, x1, x2)

inst_7372:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3800003; valaddr_reg:x3; val_offset:22116*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22116*0 + 3*460*FLEN/8, x4, x1, x2)

inst_7373:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3800007; valaddr_reg:x3; val_offset:22119*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22119*0 + 3*461*FLEN/8, x4, x1, x2)

inst_7374:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x380000f; valaddr_reg:x3; val_offset:22122*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22122*0 + 3*462*FLEN/8, x4, x1, x2)

inst_7375:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x380001f; valaddr_reg:x3; val_offset:22125*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22125*0 + 3*463*FLEN/8, x4, x1, x2)

inst_7376:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x380003f; valaddr_reg:x3; val_offset:22128*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22128*0 + 3*464*FLEN/8, x4, x1, x2)

inst_7377:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x380007f; valaddr_reg:x3; val_offset:22131*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22131*0 + 3*465*FLEN/8, x4, x1, x2)

inst_7378:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x38000ff; valaddr_reg:x3; val_offset:22134*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22134*0 + 3*466*FLEN/8, x4, x1, x2)

inst_7379:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x38001ff; valaddr_reg:x3; val_offset:22137*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22137*0 + 3*467*FLEN/8, x4, x1, x2)

inst_7380:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x38003ff; valaddr_reg:x3; val_offset:22140*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22140*0 + 3*468*FLEN/8, x4, x1, x2)

inst_7381:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x38007ff; valaddr_reg:x3; val_offset:22143*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22143*0 + 3*469*FLEN/8, x4, x1, x2)

inst_7382:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3800fff; valaddr_reg:x3; val_offset:22146*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22146*0 + 3*470*FLEN/8, x4, x1, x2)

inst_7383:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3801fff; valaddr_reg:x3; val_offset:22149*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22149*0 + 3*471*FLEN/8, x4, x1, x2)

inst_7384:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3803fff; valaddr_reg:x3; val_offset:22152*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22152*0 + 3*472*FLEN/8, x4, x1, x2)

inst_7385:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3807fff; valaddr_reg:x3; val_offset:22155*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22155*0 + 3*473*FLEN/8, x4, x1, x2)

inst_7386:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x380ffff; valaddr_reg:x3; val_offset:22158*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22158*0 + 3*474*FLEN/8, x4, x1, x2)

inst_7387:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x381ffff; valaddr_reg:x3; val_offset:22161*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22161*0 + 3*475*FLEN/8, x4, x1, x2)

inst_7388:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x383ffff; valaddr_reg:x3; val_offset:22164*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22164*0 + 3*476*FLEN/8, x4, x1, x2)

inst_7389:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x387ffff; valaddr_reg:x3; val_offset:22167*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22167*0 + 3*477*FLEN/8, x4, x1, x2)

inst_7390:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x38fffff; valaddr_reg:x3; val_offset:22170*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22170*0 + 3*478*FLEN/8, x4, x1, x2)

inst_7391:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x39fffff; valaddr_reg:x3; val_offset:22173*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22173*0 + 3*479*FLEN/8, x4, x1, x2)

inst_7392:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3bfffff; valaddr_reg:x3; val_offset:22176*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22176*0 + 3*480*FLEN/8, x4, x1, x2)

inst_7393:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3c00000; valaddr_reg:x3; val_offset:22179*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22179*0 + 3*481*FLEN/8, x4, x1, x2)

inst_7394:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3e00000; valaddr_reg:x3; val_offset:22182*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22182*0 + 3*482*FLEN/8, x4, x1, x2)

inst_7395:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3f00000; valaddr_reg:x3; val_offset:22185*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22185*0 + 3*483*FLEN/8, x4, x1, x2)

inst_7396:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3f80000; valaddr_reg:x3; val_offset:22188*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22188*0 + 3*484*FLEN/8, x4, x1, x2)

inst_7397:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fc0000; valaddr_reg:x3; val_offset:22191*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22191*0 + 3*485*FLEN/8, x4, x1, x2)

inst_7398:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fe0000; valaddr_reg:x3; val_offset:22194*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22194*0 + 3*486*FLEN/8, x4, x1, x2)

inst_7399:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ff0000; valaddr_reg:x3; val_offset:22197*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22197*0 + 3*487*FLEN/8, x4, x1, x2)

inst_7400:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ff8000; valaddr_reg:x3; val_offset:22200*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22200*0 + 3*488*FLEN/8, x4, x1, x2)

inst_7401:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ffc000; valaddr_reg:x3; val_offset:22203*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22203*0 + 3*489*FLEN/8, x4, x1, x2)

inst_7402:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ffe000; valaddr_reg:x3; val_offset:22206*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22206*0 + 3*490*FLEN/8, x4, x1, x2)

inst_7403:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fff000; valaddr_reg:x3; val_offset:22209*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22209*0 + 3*491*FLEN/8, x4, x1, x2)

inst_7404:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fff800; valaddr_reg:x3; val_offset:22212*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22212*0 + 3*492*FLEN/8, x4, x1, x2)

inst_7405:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fffc00; valaddr_reg:x3; val_offset:22215*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22215*0 + 3*493*FLEN/8, x4, x1, x2)

inst_7406:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fffe00; valaddr_reg:x3; val_offset:22218*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22218*0 + 3*494*FLEN/8, x4, x1, x2)

inst_7407:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ffff00; valaddr_reg:x3; val_offset:22221*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22221*0 + 3*495*FLEN/8, x4, x1, x2)

inst_7408:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ffff80; valaddr_reg:x3; val_offset:22224*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22224*0 + 3*496*FLEN/8, x4, x1, x2)

inst_7409:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ffffc0; valaddr_reg:x3; val_offset:22227*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22227*0 + 3*497*FLEN/8, x4, x1, x2)

inst_7410:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ffffe0; valaddr_reg:x3; val_offset:22230*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22230*0 + 3*498*FLEN/8, x4, x1, x2)

inst_7411:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fffff0; valaddr_reg:x3; val_offset:22233*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22233*0 + 3*499*FLEN/8, x4, x1, x2)

inst_7412:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fffff8; valaddr_reg:x3; val_offset:22236*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22236*0 + 3*500*FLEN/8, x4, x1, x2)

inst_7413:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fffffc; valaddr_reg:x3; val_offset:22239*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22239*0 + 3*501*FLEN/8, x4, x1, x2)

inst_7414:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3fffffe; valaddr_reg:x3; val_offset:22242*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22242*0 + 3*502*FLEN/8, x4, x1, x2)

inst_7415:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x13426c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e13426c; op2val:0x0;
op3val:0x3ffffff; valaddr_reg:x3; val_offset:22245*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22245*0 + 3*503*FLEN/8, x4, x1, x2)

inst_7416:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1800000; valaddr_reg:x3; val_offset:22248*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22248*0 + 3*504*FLEN/8, x4, x1, x2)

inst_7417:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1800001; valaddr_reg:x3; val_offset:22251*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22251*0 + 3*505*FLEN/8, x4, x1, x2)

inst_7418:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1800003; valaddr_reg:x3; val_offset:22254*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22254*0 + 3*506*FLEN/8, x4, x1, x2)

inst_7419:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1800007; valaddr_reg:x3; val_offset:22257*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22257*0 + 3*507*FLEN/8, x4, x1, x2)

inst_7420:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf180000f; valaddr_reg:x3; val_offset:22260*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22260*0 + 3*508*FLEN/8, x4, x1, x2)

inst_7421:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf180001f; valaddr_reg:x3; val_offset:22263*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22263*0 + 3*509*FLEN/8, x4, x1, x2)

inst_7422:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf180003f; valaddr_reg:x3; val_offset:22266*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22266*0 + 3*510*FLEN/8, x4, x1, x2)

inst_7423:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf180007f; valaddr_reg:x3; val_offset:22269*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22269*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_7424:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf18000ff; valaddr_reg:x3; val_offset:22272*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22272*0 + 3*512*FLEN/8, x4, x1, x2)

inst_7425:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf18001ff; valaddr_reg:x3; val_offset:22275*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22275*0 + 3*513*FLEN/8, x4, x1, x2)

inst_7426:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf18003ff; valaddr_reg:x3; val_offset:22278*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22278*0 + 3*514*FLEN/8, x4, x1, x2)

inst_7427:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf18007ff; valaddr_reg:x3; val_offset:22281*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22281*0 + 3*515*FLEN/8, x4, x1, x2)

inst_7428:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1800fff; valaddr_reg:x3; val_offset:22284*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22284*0 + 3*516*FLEN/8, x4, x1, x2)

inst_7429:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1801fff; valaddr_reg:x3; val_offset:22287*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22287*0 + 3*517*FLEN/8, x4, x1, x2)

inst_7430:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1803fff; valaddr_reg:x3; val_offset:22290*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22290*0 + 3*518*FLEN/8, x4, x1, x2)

inst_7431:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1807fff; valaddr_reg:x3; val_offset:22293*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22293*0 + 3*519*FLEN/8, x4, x1, x2)

inst_7432:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf180ffff; valaddr_reg:x3; val_offset:22296*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22296*0 + 3*520*FLEN/8, x4, x1, x2)

inst_7433:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf181ffff; valaddr_reg:x3; val_offset:22299*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22299*0 + 3*521*FLEN/8, x4, x1, x2)

inst_7434:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf183ffff; valaddr_reg:x3; val_offset:22302*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22302*0 + 3*522*FLEN/8, x4, x1, x2)

inst_7435:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf187ffff; valaddr_reg:x3; val_offset:22305*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22305*0 + 3*523*FLEN/8, x4, x1, x2)

inst_7436:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf18fffff; valaddr_reg:x3; val_offset:22308*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22308*0 + 3*524*FLEN/8, x4, x1, x2)

inst_7437:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf19fffff; valaddr_reg:x3; val_offset:22311*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22311*0 + 3*525*FLEN/8, x4, x1, x2)

inst_7438:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1bfffff; valaddr_reg:x3; val_offset:22314*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22314*0 + 3*526*FLEN/8, x4, x1, x2)

inst_7439:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1c00000; valaddr_reg:x3; val_offset:22317*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22317*0 + 3*527*FLEN/8, x4, x1, x2)

inst_7440:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1e00000; valaddr_reg:x3; val_offset:22320*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22320*0 + 3*528*FLEN/8, x4, x1, x2)

inst_7441:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1f00000; valaddr_reg:x3; val_offset:22323*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22323*0 + 3*529*FLEN/8, x4, x1, x2)

inst_7442:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1f80000; valaddr_reg:x3; val_offset:22326*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22326*0 + 3*530*FLEN/8, x4, x1, x2)

inst_7443:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fc0000; valaddr_reg:x3; val_offset:22329*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22329*0 + 3*531*FLEN/8, x4, x1, x2)

inst_7444:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fe0000; valaddr_reg:x3; val_offset:22332*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22332*0 + 3*532*FLEN/8, x4, x1, x2)

inst_7445:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ff0000; valaddr_reg:x3; val_offset:22335*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22335*0 + 3*533*FLEN/8, x4, x1, x2)

inst_7446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ff8000; valaddr_reg:x3; val_offset:22338*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22338*0 + 3*534*FLEN/8, x4, x1, x2)

inst_7447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ffc000; valaddr_reg:x3; val_offset:22341*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22341*0 + 3*535*FLEN/8, x4, x1, x2)

inst_7448:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ffe000; valaddr_reg:x3; val_offset:22344*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22344*0 + 3*536*FLEN/8, x4, x1, x2)

inst_7449:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fff000; valaddr_reg:x3; val_offset:22347*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22347*0 + 3*537*FLEN/8, x4, x1, x2)

inst_7450:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fff800; valaddr_reg:x3; val_offset:22350*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22350*0 + 3*538*FLEN/8, x4, x1, x2)

inst_7451:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fffc00; valaddr_reg:x3; val_offset:22353*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22353*0 + 3*539*FLEN/8, x4, x1, x2)

inst_7452:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fffe00; valaddr_reg:x3; val_offset:22356*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22356*0 + 3*540*FLEN/8, x4, x1, x2)

inst_7453:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ffff00; valaddr_reg:x3; val_offset:22359*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22359*0 + 3*541*FLEN/8, x4, x1, x2)

inst_7454:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ffff80; valaddr_reg:x3; val_offset:22362*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22362*0 + 3*542*FLEN/8, x4, x1, x2)

inst_7455:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ffffc0; valaddr_reg:x3; val_offset:22365*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22365*0 + 3*543*FLEN/8, x4, x1, x2)

inst_7456:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ffffe0; valaddr_reg:x3; val_offset:22368*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22368*0 + 3*544*FLEN/8, x4, x1, x2)

inst_7457:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fffff0; valaddr_reg:x3; val_offset:22371*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22371*0 + 3*545*FLEN/8, x4, x1, x2)

inst_7458:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fffff8; valaddr_reg:x3; val_offset:22374*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22374*0 + 3*546*FLEN/8, x4, x1, x2)

inst_7459:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fffffc; valaddr_reg:x3; val_offset:22377*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22377*0 + 3*547*FLEN/8, x4, x1, x2)

inst_7460:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1fffffe; valaddr_reg:x3; val_offset:22380*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22380*0 + 3*548*FLEN/8, x4, x1, x2)

inst_7461:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xe3 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xf1ffffff; valaddr_reg:x3; val_offset:22383*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22383*0 + 3*549*FLEN/8, x4, x1, x2)

inst_7462:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff000001; valaddr_reg:x3; val_offset:22386*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22386*0 + 3*550*FLEN/8, x4, x1, x2)

inst_7463:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff000003; valaddr_reg:x3; val_offset:22389*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22389*0 + 3*551*FLEN/8, x4, x1, x2)

inst_7464:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff000007; valaddr_reg:x3; val_offset:22392*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22392*0 + 3*552*FLEN/8, x4, x1, x2)

inst_7465:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff199999; valaddr_reg:x3; val_offset:22395*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22395*0 + 3*553*FLEN/8, x4, x1, x2)

inst_7466:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff249249; valaddr_reg:x3; val_offset:22398*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22398*0 + 3*554*FLEN/8, x4, x1, x2)

inst_7467:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff333333; valaddr_reg:x3; val_offset:22401*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22401*0 + 3*555*FLEN/8, x4, x1, x2)

inst_7468:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:22404*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22404*0 + 3*556*FLEN/8, x4, x1, x2)

inst_7469:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:22407*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22407*0 + 3*557*FLEN/8, x4, x1, x2)

inst_7470:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff444444; valaddr_reg:x3; val_offset:22410*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22410*0 + 3*558*FLEN/8, x4, x1, x2)

inst_7471:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:22413*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22413*0 + 3*559*FLEN/8, x4, x1, x2)

inst_7472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:22416*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22416*0 + 3*560*FLEN/8, x4, x1, x2)

inst_7473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff666666; valaddr_reg:x3; val_offset:22419*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22419*0 + 3*561*FLEN/8, x4, x1, x2)

inst_7474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:22422*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22422*0 + 3*562*FLEN/8, x4, x1, x2)

inst_7475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:22425*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22425*0 + 3*563*FLEN/8, x4, x1, x2)

inst_7476:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:22428*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22428*0 + 3*564*FLEN/8, x4, x1, x2)

inst_7477:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x15fd73 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5a77c3 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e15fd73; op2val:0xc0da77c3;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:22431*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22431*0 + 3*565*FLEN/8, x4, x1, x2)

inst_7478:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8000000; valaddr_reg:x3; val_offset:22434*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22434*0 + 3*566*FLEN/8, x4, x1, x2)

inst_7479:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8000001; valaddr_reg:x3; val_offset:22437*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22437*0 + 3*567*FLEN/8, x4, x1, x2)

inst_7480:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8000003; valaddr_reg:x3; val_offset:22440*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22440*0 + 3*568*FLEN/8, x4, x1, x2)

inst_7481:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8000007; valaddr_reg:x3; val_offset:22443*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22443*0 + 3*569*FLEN/8, x4, x1, x2)

inst_7482:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb800000f; valaddr_reg:x3; val_offset:22446*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22446*0 + 3*570*FLEN/8, x4, x1, x2)

inst_7483:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb800001f; valaddr_reg:x3; val_offset:22449*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22449*0 + 3*571*FLEN/8, x4, x1, x2)

inst_7484:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb800003f; valaddr_reg:x3; val_offset:22452*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22452*0 + 3*572*FLEN/8, x4, x1, x2)

inst_7485:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb800007f; valaddr_reg:x3; val_offset:22455*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22455*0 + 3*573*FLEN/8, x4, x1, x2)

inst_7486:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb80000ff; valaddr_reg:x3; val_offset:22458*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22458*0 + 3*574*FLEN/8, x4, x1, x2)

inst_7487:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb80001ff; valaddr_reg:x3; val_offset:22461*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22461*0 + 3*575*FLEN/8, x4, x1, x2)

inst_7488:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb80003ff; valaddr_reg:x3; val_offset:22464*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22464*0 + 3*576*FLEN/8, x4, x1, x2)

inst_7489:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb80007ff; valaddr_reg:x3; val_offset:22467*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22467*0 + 3*577*FLEN/8, x4, x1, x2)

inst_7490:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8000fff; valaddr_reg:x3; val_offset:22470*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22470*0 + 3*578*FLEN/8, x4, x1, x2)

inst_7491:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8001fff; valaddr_reg:x3; val_offset:22473*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22473*0 + 3*579*FLEN/8, x4, x1, x2)

inst_7492:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8003fff; valaddr_reg:x3; val_offset:22476*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22476*0 + 3*580*FLEN/8, x4, x1, x2)

inst_7493:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8007fff; valaddr_reg:x3; val_offset:22479*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22479*0 + 3*581*FLEN/8, x4, x1, x2)

inst_7494:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb800ffff; valaddr_reg:x3; val_offset:22482*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22482*0 + 3*582*FLEN/8, x4, x1, x2)

inst_7495:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb801ffff; valaddr_reg:x3; val_offset:22485*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22485*0 + 3*583*FLEN/8, x4, x1, x2)

inst_7496:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb803ffff; valaddr_reg:x3; val_offset:22488*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22488*0 + 3*584*FLEN/8, x4, x1, x2)

inst_7497:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb807ffff; valaddr_reg:x3; val_offset:22491*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22491*0 + 3*585*FLEN/8, x4, x1, x2)

inst_7498:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb80fffff; valaddr_reg:x3; val_offset:22494*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22494*0 + 3*586*FLEN/8, x4, x1, x2)

inst_7499:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb81fffff; valaddr_reg:x3; val_offset:22497*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22497*0 + 3*587*FLEN/8, x4, x1, x2)

inst_7500:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb83fffff; valaddr_reg:x3; val_offset:22500*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22500*0 + 3*588*FLEN/8, x4, x1, x2)

inst_7501:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8400000; valaddr_reg:x3; val_offset:22503*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22503*0 + 3*589*FLEN/8, x4, x1, x2)

inst_7502:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8600000; valaddr_reg:x3; val_offset:22506*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22506*0 + 3*590*FLEN/8, x4, x1, x2)

inst_7503:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8700000; valaddr_reg:x3; val_offset:22509*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22509*0 + 3*591*FLEN/8, x4, x1, x2)

inst_7504:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb8780000; valaddr_reg:x3; val_offset:22512*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22512*0 + 3*592*FLEN/8, x4, x1, x2)

inst_7505:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87c0000; valaddr_reg:x3; val_offset:22515*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22515*0 + 3*593*FLEN/8, x4, x1, x2)

inst_7506:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87e0000; valaddr_reg:x3; val_offset:22518*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22518*0 + 3*594*FLEN/8, x4, x1, x2)

inst_7507:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87f0000; valaddr_reg:x3; val_offset:22521*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22521*0 + 3*595*FLEN/8, x4, x1, x2)

inst_7508:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87f8000; valaddr_reg:x3; val_offset:22524*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22524*0 + 3*596*FLEN/8, x4, x1, x2)

inst_7509:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87fc000; valaddr_reg:x3; val_offset:22527*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22527*0 + 3*597*FLEN/8, x4, x1, x2)

inst_7510:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87fe000; valaddr_reg:x3; val_offset:22530*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22530*0 + 3*598*FLEN/8, x4, x1, x2)

inst_7511:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87ff000; valaddr_reg:x3; val_offset:22533*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22533*0 + 3*599*FLEN/8, x4, x1, x2)

inst_7512:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87ff800; valaddr_reg:x3; val_offset:22536*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22536*0 + 3*600*FLEN/8, x4, x1, x2)

inst_7513:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87ffc00; valaddr_reg:x3; val_offset:22539*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22539*0 + 3*601*FLEN/8, x4, x1, x2)

inst_7514:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87ffe00; valaddr_reg:x3; val_offset:22542*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22542*0 + 3*602*FLEN/8, x4, x1, x2)

inst_7515:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87fff00; valaddr_reg:x3; val_offset:22545*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22545*0 + 3*603*FLEN/8, x4, x1, x2)

inst_7516:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87fff80; valaddr_reg:x3; val_offset:22548*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22548*0 + 3*604*FLEN/8, x4, x1, x2)

inst_7517:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87fffc0; valaddr_reg:x3; val_offset:22551*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22551*0 + 3*605*FLEN/8, x4, x1, x2)

inst_7518:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87fffe0; valaddr_reg:x3; val_offset:22554*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22554*0 + 3*606*FLEN/8, x4, x1, x2)

inst_7519:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87ffff0; valaddr_reg:x3; val_offset:22557*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22557*0 + 3*607*FLEN/8, x4, x1, x2)

inst_7520:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87ffff8; valaddr_reg:x3; val_offset:22560*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22560*0 + 3*608*FLEN/8, x4, x1, x2)

inst_7521:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87ffffc; valaddr_reg:x3; val_offset:22563*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22563*0 + 3*609*FLEN/8, x4, x1, x2)

inst_7522:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87ffffe; valaddr_reg:x3; val_offset:22566*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22566*0 + 3*610*FLEN/8, x4, x1, x2)

inst_7523:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xb87fffff; valaddr_reg:x3; val_offset:22569*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22569*0 + 3*611*FLEN/8, x4, x1, x2)

inst_7524:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbf800001; valaddr_reg:x3; val_offset:22572*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22572*0 + 3*612*FLEN/8, x4, x1, x2)

inst_7525:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbf800003; valaddr_reg:x3; val_offset:22575*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22575*0 + 3*613*FLEN/8, x4, x1, x2)

inst_7526:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbf800007; valaddr_reg:x3; val_offset:22578*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22578*0 + 3*614*FLEN/8, x4, x1, x2)

inst_7527:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbf999999; valaddr_reg:x3; val_offset:22581*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22581*0 + 3*615*FLEN/8, x4, x1, x2)

inst_7528:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:22584*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22584*0 + 3*616*FLEN/8, x4, x1, x2)

inst_7529:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:22587*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22587*0 + 3*617*FLEN/8, x4, x1, x2)

inst_7530:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:22590*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22590*0 + 3*618*FLEN/8, x4, x1, x2)

inst_7531:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:22593*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22593*0 + 3*619*FLEN/8, x4, x1, x2)

inst_7532:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:22596*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22596*0 + 3*620*FLEN/8, x4, x1, x2)

inst_7533:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:22599*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22599*0 + 3*621*FLEN/8, x4, x1, x2)

inst_7534:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:22602*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22602*0 + 3*622*FLEN/8, x4, x1, x2)

inst_7535:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:22605*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22605*0 + 3*623*FLEN/8, x4, x1, x2)

inst_7536:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:22608*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22608*0 + 3*624*FLEN/8, x4, x1, x2)

inst_7537:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:22611*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22611*0 + 3*625*FLEN/8, x4, x1, x2)

inst_7538:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:22614*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22614*0 + 3*626*FLEN/8, x4, x1, x2)

inst_7539:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x178d60 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x583742 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e178d60; op2val:0x80d83742;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:22617*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22617*0 + 3*627*FLEN/8, x4, x1, x2)

inst_7540:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26000000; valaddr_reg:x3; val_offset:22620*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22620*0 + 3*628*FLEN/8, x4, x1, x2)

inst_7541:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26000001; valaddr_reg:x3; val_offset:22623*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22623*0 + 3*629*FLEN/8, x4, x1, x2)

inst_7542:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26000003; valaddr_reg:x3; val_offset:22626*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22626*0 + 3*630*FLEN/8, x4, x1, x2)

inst_7543:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26000007; valaddr_reg:x3; val_offset:22629*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22629*0 + 3*631*FLEN/8, x4, x1, x2)

inst_7544:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x2600000f; valaddr_reg:x3; val_offset:22632*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22632*0 + 3*632*FLEN/8, x4, x1, x2)

inst_7545:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x2600001f; valaddr_reg:x3; val_offset:22635*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22635*0 + 3*633*FLEN/8, x4, x1, x2)

inst_7546:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x2600003f; valaddr_reg:x3; val_offset:22638*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22638*0 + 3*634*FLEN/8, x4, x1, x2)

inst_7547:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x2600007f; valaddr_reg:x3; val_offset:22641*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22641*0 + 3*635*FLEN/8, x4, x1, x2)

inst_7548:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x260000ff; valaddr_reg:x3; val_offset:22644*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22644*0 + 3*636*FLEN/8, x4, x1, x2)

inst_7549:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x260001ff; valaddr_reg:x3; val_offset:22647*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22647*0 + 3*637*FLEN/8, x4, x1, x2)

inst_7550:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x260003ff; valaddr_reg:x3; val_offset:22650*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22650*0 + 3*638*FLEN/8, x4, x1, x2)

inst_7551:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x260007ff; valaddr_reg:x3; val_offset:22653*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22653*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_7552:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26000fff; valaddr_reg:x3; val_offset:22656*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22656*0 + 3*640*FLEN/8, x4, x1, x2)

inst_7553:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26001fff; valaddr_reg:x3; val_offset:22659*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22659*0 + 3*641*FLEN/8, x4, x1, x2)

inst_7554:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26003fff; valaddr_reg:x3; val_offset:22662*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22662*0 + 3*642*FLEN/8, x4, x1, x2)

inst_7555:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26007fff; valaddr_reg:x3; val_offset:22665*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22665*0 + 3*643*FLEN/8, x4, x1, x2)

inst_7556:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x2600ffff; valaddr_reg:x3; val_offset:22668*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22668*0 + 3*644*FLEN/8, x4, x1, x2)

inst_7557:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x2601ffff; valaddr_reg:x3; val_offset:22671*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22671*0 + 3*645*FLEN/8, x4, x1, x2)

inst_7558:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x2603ffff; valaddr_reg:x3; val_offset:22674*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22674*0 + 3*646*FLEN/8, x4, x1, x2)

inst_7559:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x2607ffff; valaddr_reg:x3; val_offset:22677*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22677*0 + 3*647*FLEN/8, x4, x1, x2)

inst_7560:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x260fffff; valaddr_reg:x3; val_offset:22680*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22680*0 + 3*648*FLEN/8, x4, x1, x2)

inst_7561:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x261fffff; valaddr_reg:x3; val_offset:22683*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22683*0 + 3*649*FLEN/8, x4, x1, x2)

inst_7562:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x263fffff; valaddr_reg:x3; val_offset:22686*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22686*0 + 3*650*FLEN/8, x4, x1, x2)

inst_7563:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26400000; valaddr_reg:x3; val_offset:22689*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22689*0 + 3*651*FLEN/8, x4, x1, x2)

inst_7564:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26600000; valaddr_reg:x3; val_offset:22692*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22692*0 + 3*652*FLEN/8, x4, x1, x2)

inst_7565:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26700000; valaddr_reg:x3; val_offset:22695*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22695*0 + 3*653*FLEN/8, x4, x1, x2)

inst_7566:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x26780000; valaddr_reg:x3; val_offset:22698*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22698*0 + 3*654*FLEN/8, x4, x1, x2)

inst_7567:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267c0000; valaddr_reg:x3; val_offset:22701*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22701*0 + 3*655*FLEN/8, x4, x1, x2)

inst_7568:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267e0000; valaddr_reg:x3; val_offset:22704*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22704*0 + 3*656*FLEN/8, x4, x1, x2)

inst_7569:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267f0000; valaddr_reg:x3; val_offset:22707*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22707*0 + 3*657*FLEN/8, x4, x1, x2)

inst_7570:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267f8000; valaddr_reg:x3; val_offset:22710*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22710*0 + 3*658*FLEN/8, x4, x1, x2)

inst_7571:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267fc000; valaddr_reg:x3; val_offset:22713*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22713*0 + 3*659*FLEN/8, x4, x1, x2)

inst_7572:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267fe000; valaddr_reg:x3; val_offset:22716*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22716*0 + 3*660*FLEN/8, x4, x1, x2)

inst_7573:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267ff000; valaddr_reg:x3; val_offset:22719*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22719*0 + 3*661*FLEN/8, x4, x1, x2)

inst_7574:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267ff800; valaddr_reg:x3; val_offset:22722*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22722*0 + 3*662*FLEN/8, x4, x1, x2)

inst_7575:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267ffc00; valaddr_reg:x3; val_offset:22725*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22725*0 + 3*663*FLEN/8, x4, x1, x2)

inst_7576:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267ffe00; valaddr_reg:x3; val_offset:22728*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22728*0 + 3*664*FLEN/8, x4, x1, x2)

inst_7577:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267fff00; valaddr_reg:x3; val_offset:22731*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22731*0 + 3*665*FLEN/8, x4, x1, x2)

inst_7578:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267fff80; valaddr_reg:x3; val_offset:22734*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22734*0 + 3*666*FLEN/8, x4, x1, x2)

inst_7579:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267fffc0; valaddr_reg:x3; val_offset:22737*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22737*0 + 3*667*FLEN/8, x4, x1, x2)

inst_7580:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267fffe0; valaddr_reg:x3; val_offset:22740*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22740*0 + 3*668*FLEN/8, x4, x1, x2)

inst_7581:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267ffff0; valaddr_reg:x3; val_offset:22743*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22743*0 + 3*669*FLEN/8, x4, x1, x2)

inst_7582:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267ffff8; valaddr_reg:x3; val_offset:22746*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22746*0 + 3*670*FLEN/8, x4, x1, x2)

inst_7583:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267ffffc; valaddr_reg:x3; val_offset:22749*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22749*0 + 3*671*FLEN/8, x4, x1, x2)

inst_7584:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267ffffe; valaddr_reg:x3; val_offset:22752*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22752*0 + 3*672*FLEN/8, x4, x1, x2)

inst_7585:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x267fffff; valaddr_reg:x3; val_offset:22755*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22755*0 + 3*673*FLEN/8, x4, x1, x2)

inst_7586:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3f800001; valaddr_reg:x3; val_offset:22758*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22758*0 + 3*674*FLEN/8, x4, x1, x2)

inst_7587:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3f800003; valaddr_reg:x3; val_offset:22761*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22761*0 + 3*675*FLEN/8, x4, x1, x2)

inst_7588:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3f800007; valaddr_reg:x3; val_offset:22764*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22764*0 + 3*676*FLEN/8, x4, x1, x2)

inst_7589:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3f999999; valaddr_reg:x3; val_offset:22767*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22767*0 + 3*677*FLEN/8, x4, x1, x2)

inst_7590:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:22770*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22770*0 + 3*678*FLEN/8, x4, x1, x2)

inst_7591:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:22773*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22773*0 + 3*679*FLEN/8, x4, x1, x2)

inst_7592:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:22776*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22776*0 + 3*680*FLEN/8, x4, x1, x2)

inst_7593:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:22779*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22779*0 + 3*681*FLEN/8, x4, x1, x2)

inst_7594:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:22782*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22782*0 + 3*682*FLEN/8, x4, x1, x2)

inst_7595:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:22785*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22785*0 + 3*683*FLEN/8, x4, x1, x2)

inst_7596:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:22788*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22788*0 + 3*684*FLEN/8, x4, x1, x2)

inst_7597:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:22791*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22791*0 + 3*685*FLEN/8, x4, x1, x2)

inst_7598:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:22794*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22794*0 + 3*686*FLEN/8, x4, x1, x2)

inst_7599:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:22797*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22797*0 + 3*687*FLEN/8, x4, x1, x2)

inst_7600:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:22800*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22800*0 + 3*688*FLEN/8, x4, x1, x2)

inst_7601:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x179770 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5828e7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e179770; op2val:0xd828e7;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:22803*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22803*0 + 3*689*FLEN/8, x4, x1, x2)

inst_7602:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75000000; valaddr_reg:x3; val_offset:22806*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22806*0 + 3*690*FLEN/8, x4, x1, x2)

inst_7603:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75000001; valaddr_reg:x3; val_offset:22809*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22809*0 + 3*691*FLEN/8, x4, x1, x2)

inst_7604:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75000003; valaddr_reg:x3; val_offset:22812*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22812*0 + 3*692*FLEN/8, x4, x1, x2)

inst_7605:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75000007; valaddr_reg:x3; val_offset:22815*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22815*0 + 3*693*FLEN/8, x4, x1, x2)

inst_7606:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7500000f; valaddr_reg:x3; val_offset:22818*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22818*0 + 3*694*FLEN/8, x4, x1, x2)

inst_7607:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7500001f; valaddr_reg:x3; val_offset:22821*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22821*0 + 3*695*FLEN/8, x4, x1, x2)

inst_7608:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7500003f; valaddr_reg:x3; val_offset:22824*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22824*0 + 3*696*FLEN/8, x4, x1, x2)

inst_7609:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7500007f; valaddr_reg:x3; val_offset:22827*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22827*0 + 3*697*FLEN/8, x4, x1, x2)

inst_7610:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x750000ff; valaddr_reg:x3; val_offset:22830*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22830*0 + 3*698*FLEN/8, x4, x1, x2)

inst_7611:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x750001ff; valaddr_reg:x3; val_offset:22833*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22833*0 + 3*699*FLEN/8, x4, x1, x2)

inst_7612:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x750003ff; valaddr_reg:x3; val_offset:22836*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22836*0 + 3*700*FLEN/8, x4, x1, x2)

inst_7613:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x750007ff; valaddr_reg:x3; val_offset:22839*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22839*0 + 3*701*FLEN/8, x4, x1, x2)

inst_7614:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75000fff; valaddr_reg:x3; val_offset:22842*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22842*0 + 3*702*FLEN/8, x4, x1, x2)

inst_7615:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75001fff; valaddr_reg:x3; val_offset:22845*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22845*0 + 3*703*FLEN/8, x4, x1, x2)

inst_7616:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75003fff; valaddr_reg:x3; val_offset:22848*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22848*0 + 3*704*FLEN/8, x4, x1, x2)

inst_7617:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75007fff; valaddr_reg:x3; val_offset:22851*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22851*0 + 3*705*FLEN/8, x4, x1, x2)

inst_7618:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7500ffff; valaddr_reg:x3; val_offset:22854*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22854*0 + 3*706*FLEN/8, x4, x1, x2)

inst_7619:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7501ffff; valaddr_reg:x3; val_offset:22857*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22857*0 + 3*707*FLEN/8, x4, x1, x2)

inst_7620:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7503ffff; valaddr_reg:x3; val_offset:22860*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22860*0 + 3*708*FLEN/8, x4, x1, x2)

inst_7621:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7507ffff; valaddr_reg:x3; val_offset:22863*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22863*0 + 3*709*FLEN/8, x4, x1, x2)

inst_7622:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x750fffff; valaddr_reg:x3; val_offset:22866*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22866*0 + 3*710*FLEN/8, x4, x1, x2)

inst_7623:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x751fffff; valaddr_reg:x3; val_offset:22869*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22869*0 + 3*711*FLEN/8, x4, x1, x2)

inst_7624:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x753fffff; valaddr_reg:x3; val_offset:22872*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22872*0 + 3*712*FLEN/8, x4, x1, x2)

inst_7625:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75400000; valaddr_reg:x3; val_offset:22875*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22875*0 + 3*713*FLEN/8, x4, x1, x2)

inst_7626:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75600000; valaddr_reg:x3; val_offset:22878*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22878*0 + 3*714*FLEN/8, x4, x1, x2)

inst_7627:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75700000; valaddr_reg:x3; val_offset:22881*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22881*0 + 3*715*FLEN/8, x4, x1, x2)

inst_7628:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x75780000; valaddr_reg:x3; val_offset:22884*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22884*0 + 3*716*FLEN/8, x4, x1, x2)

inst_7629:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757c0000; valaddr_reg:x3; val_offset:22887*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22887*0 + 3*717*FLEN/8, x4, x1, x2)

inst_7630:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757e0000; valaddr_reg:x3; val_offset:22890*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22890*0 + 3*718*FLEN/8, x4, x1, x2)

inst_7631:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757f0000; valaddr_reg:x3; val_offset:22893*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22893*0 + 3*719*FLEN/8, x4, x1, x2)

inst_7632:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757f8000; valaddr_reg:x3; val_offset:22896*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22896*0 + 3*720*FLEN/8, x4, x1, x2)

inst_7633:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757fc000; valaddr_reg:x3; val_offset:22899*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22899*0 + 3*721*FLEN/8, x4, x1, x2)

inst_7634:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757fe000; valaddr_reg:x3; val_offset:22902*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22902*0 + 3*722*FLEN/8, x4, x1, x2)

inst_7635:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757ff000; valaddr_reg:x3; val_offset:22905*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22905*0 + 3*723*FLEN/8, x4, x1, x2)

inst_7636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757ff800; valaddr_reg:x3; val_offset:22908*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22908*0 + 3*724*FLEN/8, x4, x1, x2)

inst_7637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757ffc00; valaddr_reg:x3; val_offset:22911*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22911*0 + 3*725*FLEN/8, x4, x1, x2)

inst_7638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757ffe00; valaddr_reg:x3; val_offset:22914*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22914*0 + 3*726*FLEN/8, x4, x1, x2)

inst_7639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757fff00; valaddr_reg:x3; val_offset:22917*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22917*0 + 3*727*FLEN/8, x4, x1, x2)

inst_7640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757fff80; valaddr_reg:x3; val_offset:22920*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22920*0 + 3*728*FLEN/8, x4, x1, x2)

inst_7641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757fffc0; valaddr_reg:x3; val_offset:22923*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22923*0 + 3*729*FLEN/8, x4, x1, x2)

inst_7642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757fffe0; valaddr_reg:x3; val_offset:22926*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22926*0 + 3*730*FLEN/8, x4, x1, x2)

inst_7643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757ffff0; valaddr_reg:x3; val_offset:22929*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22929*0 + 3*731*FLEN/8, x4, x1, x2)

inst_7644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757ffff8; valaddr_reg:x3; val_offset:22932*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22932*0 + 3*732*FLEN/8, x4, x1, x2)

inst_7645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757ffffc; valaddr_reg:x3; val_offset:22935*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22935*0 + 3*733*FLEN/8, x4, x1, x2)

inst_7646:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757ffffe; valaddr_reg:x3; val_offset:22938*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22938*0 + 3*734*FLEN/8, x4, x1, x2)

inst_7647:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xea and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x757fffff; valaddr_reg:x3; val_offset:22941*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22941*0 + 3*735*FLEN/8, x4, x1, x2)

inst_7648:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f000001; valaddr_reg:x3; val_offset:22944*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22944*0 + 3*736*FLEN/8, x4, x1, x2)

inst_7649:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f000003; valaddr_reg:x3; val_offset:22947*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22947*0 + 3*737*FLEN/8, x4, x1, x2)

inst_7650:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f000007; valaddr_reg:x3; val_offset:22950*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22950*0 + 3*738*FLEN/8, x4, x1, x2)

inst_7651:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f199999; valaddr_reg:x3; val_offset:22953*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22953*0 + 3*739*FLEN/8, x4, x1, x2)

inst_7652:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f249249; valaddr_reg:x3; val_offset:22956*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22956*0 + 3*740*FLEN/8, x4, x1, x2)

inst_7653:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f333333; valaddr_reg:x3; val_offset:22959*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22959*0 + 3*741*FLEN/8, x4, x1, x2)

inst_7654:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:22962*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22962*0 + 3*742*FLEN/8, x4, x1, x2)

inst_7655:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:22965*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22965*0 + 3*743*FLEN/8, x4, x1, x2)

inst_7656:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f444444; valaddr_reg:x3; val_offset:22968*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22968*0 + 3*744*FLEN/8, x4, x1, x2)

inst_7657:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:22971*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22971*0 + 3*745*FLEN/8, x4, x1, x2)

inst_7658:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:22974*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22974*0 + 3*746*FLEN/8, x4, x1, x2)

inst_7659:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f666666; valaddr_reg:x3; val_offset:22977*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22977*0 + 3*747*FLEN/8, x4, x1, x2)

inst_7660:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:22980*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22980*0 + 3*748*FLEN/8, x4, x1, x2)

inst_7661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:22983*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22983*0 + 3*749*FLEN/8, x4, x1, x2)

inst_7662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:22986*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22986*0 + 3*750*FLEN/8, x4, x1, x2)

inst_7663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x18c2b6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x56816c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e18c2b6; op2val:0x40d6816c;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:22989*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22989*0 + 3*751*FLEN/8, x4, x1, x2)

inst_7664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe5800000; valaddr_reg:x3; val_offset:22992*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22992*0 + 3*752*FLEN/8, x4, x1, x2)

inst_7665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe5800001; valaddr_reg:x3; val_offset:22995*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22995*0 + 3*753*FLEN/8, x4, x1, x2)

inst_7666:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe5800003; valaddr_reg:x3; val_offset:22998*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22998*0 + 3*754*FLEN/8, x4, x1, x2)

inst_7667:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe5800007; valaddr_reg:x3; val_offset:23001*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23001*0 + 3*755*FLEN/8, x4, x1, x2)

inst_7668:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe580000f; valaddr_reg:x3; val_offset:23004*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23004*0 + 3*756*FLEN/8, x4, x1, x2)

inst_7669:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe580001f; valaddr_reg:x3; val_offset:23007*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23007*0 + 3*757*FLEN/8, x4, x1, x2)

inst_7670:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe580003f; valaddr_reg:x3; val_offset:23010*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23010*0 + 3*758*FLEN/8, x4, x1, x2)

inst_7671:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe580007f; valaddr_reg:x3; val_offset:23013*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23013*0 + 3*759*FLEN/8, x4, x1, x2)

inst_7672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe58000ff; valaddr_reg:x3; val_offset:23016*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23016*0 + 3*760*FLEN/8, x4, x1, x2)

inst_7673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe58001ff; valaddr_reg:x3; val_offset:23019*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23019*0 + 3*761*FLEN/8, x4, x1, x2)

inst_7674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe58003ff; valaddr_reg:x3; val_offset:23022*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23022*0 + 3*762*FLEN/8, x4, x1, x2)

inst_7675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe58007ff; valaddr_reg:x3; val_offset:23025*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23025*0 + 3*763*FLEN/8, x4, x1, x2)

inst_7676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe5800fff; valaddr_reg:x3; val_offset:23028*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23028*0 + 3*764*FLEN/8, x4, x1, x2)

inst_7677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe5801fff; valaddr_reg:x3; val_offset:23031*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23031*0 + 3*765*FLEN/8, x4, x1, x2)

inst_7678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe5803fff; valaddr_reg:x3; val_offset:23034*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23034*0 + 3*766*FLEN/8, x4, x1, x2)

inst_7679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19d51f and fs2 == 1 and fe2 == 0x81 and fm2 == 0x5502c8 and fs3 == 1 and fe3 == 0xcb and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19d51f; op2val:0xc0d502c8;
op3val:0xe5807fff; valaddr_reg:x3; val_offset:23037*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23037*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2114699950,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037952,32,FLEN)
NAN_BOXED(2114699950,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038016,32,FLEN)
NAN_BOXED(2114699950,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038048,32,FLEN)
NAN_BOXED(2114699950,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038064,32,FLEN)
NAN_BOXED(2114699950,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038072,32,FLEN)
NAN_BOXED(2114699950,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038076,32,FLEN)
NAN_BOXED(2114699950,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038078,32,FLEN)
NAN_BOXED(2114699950,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038079,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308622848,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308622849,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308622851,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308622855,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308622863,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308622879,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308622911,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308622975,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308623103,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308623359,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308623871,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308624895,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308626943,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308631039,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308639231,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308655615,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308688383,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308753919,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1308884991,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1309147135,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1309671423,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1310719999,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1312817151,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1312817152,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1314914304,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1315962880,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1316487168,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1316749312,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1316880384,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1316945920,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1316978688,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1316995072,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317003264,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317007360,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317009408,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317010432,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317010944,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011200,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011328,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011392,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011424,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011440,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011448,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011452,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011454,32,FLEN)
NAN_BOXED(2114780809,32,FLEN)
NAN_BOXED(15230998,32,FLEN)
NAN_BOXED(1317011455,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810240,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810241,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810243,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810247,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810255,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810271,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810303,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810367,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810495,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810751,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348811263,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348812287,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348814335,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348818431,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348826623,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348843007,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348875775,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348941311,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349072383,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349334527,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349858815,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2350907391,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2353004543,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2353004544,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2355101696,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2356150272,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2356674560,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2356936704,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357067776,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357133312,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357166080,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357182464,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357190656,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357194752,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357196800,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357197824,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198336,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198592,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198720,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198784,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198816,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198832,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198840,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198844,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198846,32,FLEN)
NAN_BOXED(2114961974,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198847,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850688,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850689,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850691,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850695,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850703,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850719,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850751,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850815,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140850943,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140851199,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140851711,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140852735,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140854783,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140858879,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140867071,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140883455,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140916223,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1140981759,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1141112831,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1141374975,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1141899263,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1142947839,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1145044991,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1145044992,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1147142144,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1148190720,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1148715008,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1148977152,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149108224,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149173760,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149206528,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149222912,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149231104,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149235200,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149237248,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149238272,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149238784,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239040,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239168,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239232,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239264,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239280,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239288,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239292,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239294,32,FLEN)
NAN_BOXED(2114972473,32,FLEN)
NAN_BOXED(14921489,32,FLEN)
NAN_BOXED(1149239295,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033024,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033025,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033027,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033031,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033039,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033055,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033087,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033151,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033279,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033535,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332034047,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332035071,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332037119,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332041215,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332049407,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332065791,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332098559,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332164095,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332295167,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332557311,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2333081599,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2334130175,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2336227327,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2336227328,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2338324480,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2339373056,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2339897344,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340159488,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340290560,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340356096,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340388864,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340405248,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340413440,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340417536,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340419584,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340420608,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421120,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421376,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421504,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421568,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421600,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421616,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421624,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421628,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421630,32,FLEN)
NAN_BOXED(2115084654,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421631,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214016,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214017,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214019,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214023,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214031,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214047,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214079,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214143,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214271,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904214527,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904215039,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904216063,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904218111,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904222207,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904230399,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904246783,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904279551,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904345087,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904476159,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1904738303,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1905262591,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1906311167,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1908408319,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1908408320,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1910505472,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1911554048,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912078336,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912340480,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912471552,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912537088,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912569856,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912586240,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912594432,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912598528,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912600576,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912601600,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602112,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602368,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602496,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602560,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602592,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602608,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602616,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602620,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602622,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(1912602623,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2115128046,32,FLEN)
NAN_BOXED(1088421185,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457024,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457025,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457027,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457031,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457039,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457055,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457087,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457151,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457279,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283457535,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283458047,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283459071,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283461119,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283465215,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283473407,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283489791,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283522559,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283588095,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283719167,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1283981311,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1284505599,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1285554175,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1287651327,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1287651328,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1289748480,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1290797056,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291321344,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291583488,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291714560,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291780096,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291812864,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291829248,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291837440,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291841536,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291843584,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291844608,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845120,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845376,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845504,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845568,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845600,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845616,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845624,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845628,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845630,32,FLEN)
NAN_BOXED(2115144077,32,FLEN)
NAN_BOXED(14654858,32,FLEN)
NAN_BOXED(1291845631,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363831808,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363831809,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363831811,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363831815,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363831823,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363831839,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363831871,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363831935,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363832063,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363832319,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363832831,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363833855,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363835903,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363839999,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363848191,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363864575,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363897343,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3363962879,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3364093951,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3364356095,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3364880383,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3365928959,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3368026111,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3368026112,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3370123264,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3371171840,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3371696128,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3371958272,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372089344,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372154880,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372187648,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372204032,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372212224,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372216320,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372218368,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372219392,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372219904,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220160,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220288,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220352,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220384,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220400,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220408,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220412,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220414,32,FLEN)
NAN_BOXED(2115158079,32,FLEN)
NAN_BOXED(2162117170,32,FLEN)
NAN_BOXED(3372220415,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720256,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720257,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720259,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720263,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720271,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720287,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720319,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720383,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720511,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720767,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58721279,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58722303,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58724351,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58728447,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58736639,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58753023,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58785791,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58851327,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58982399,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(59244543,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(59768831,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(60817407,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(62914559,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(62914560,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65011712,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(66060288,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(66584576,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(66846720,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(66977792,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67043328,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67076096,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67092480,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67100672,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67104768,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67106816,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67107840,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108352,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108608,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108736,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108800,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108832,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108848,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108856,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108860,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108862,32,FLEN)
NAN_BOXED(2115191404,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108863,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697664,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697665,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697667,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697671,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697679,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697695,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697727,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697791,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051697919,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051698175,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051698687,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051699711,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051701759,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051705855,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051714047,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051730431,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051763199,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051828735,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4051959807,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4052221951,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4052746239,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4053794815,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4055891967,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4055891968,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4057989120,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4059037696,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4059561984,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4059824128,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4059955200,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060020736,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060053504,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060069888,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060078080,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060082176,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060084224,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060085248,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060085760,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086016,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086144,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086208,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086240,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086256,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086264,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086268,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086270,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4060086271,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2115370355,32,FLEN)
NAN_BOXED(3235542979,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007744,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007745,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007747,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007751,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007759,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007775,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007807,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007871,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087007999,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087008255,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087008767,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087009791,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087011839,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087015935,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087024127,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087040511,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087073279,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087138815,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087269887,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3087532031,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3088056319,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3089104895,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3091202047,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3091202048,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3093299200,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3094347776,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3094872064,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095134208,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095265280,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095330816,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095363584,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095379968,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095388160,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095392256,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095394304,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095395328,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095395840,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396096,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396224,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396288,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396320,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396336,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396344,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396348,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396350,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3095396351,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2115472736,32,FLEN)
NAN_BOXED(2161653570,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534208,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534209,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534211,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534215,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534223,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534239,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534271,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534335,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534463,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637534719,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637535231,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637536255,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637538303,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637542399,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637550591,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637566975,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637599743,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637665279,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(637796351,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(638058495,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(638582783,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(639631359,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(641728511,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(641728512,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(643825664,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(644874240,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645398528,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645660672,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645791744,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645857280,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645890048,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645906432,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645914624,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645918720,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645920768,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645921792,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922304,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922560,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922688,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922752,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922784,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922800,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922808,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922812,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922814,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(645922815,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2115475312,32,FLEN)
NAN_BOXED(14166247,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934272,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934273,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934275,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934279,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934287,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934303,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934335,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934399,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934527,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962934783,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962935295,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962936319,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962938367,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962942463,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962950655,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962967039,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1962999807,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1963065343,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1963196415,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1963458559,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1963982847,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1965031423,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1967128575,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1967128576,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1969225728,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1970274304,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1970798592,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971060736,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971191808,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971257344,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971290112,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971306496,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971314688,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971318784,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971320832,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971321856,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322368,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322624,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322752,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322816,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322848,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322864,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322872,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322876,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322878,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(1971322879,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2115551926,32,FLEN)
NAN_BOXED(1087799660,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371072,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371073,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371075,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371079,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371087,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371103,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371135,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371199,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371327,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850371583,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850372095,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850373119,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850375167,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850379263,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850387455,32,FLEN)
NAN_BOXED(2115622175,32,FLEN)
NAN_BOXED(3235185352,32,FLEN)
NAN_BOXED(3850403839,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
