INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ohf/kyle_projects/FPGA-Prototyping-Experiments/ch_2/exp_06_01/src/sources/gt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gt_2_sop
INFO: [VRFC 10-311] analyzing module gt_4_sop
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [/home/ohf/kyle_projects/FPGA-Prototyping-Experiments/ch_2/exp_06_01/src/sources/gt.sv:41]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endmodule' used in incorrect context [/home/ohf/kyle_projects/FPGA-Prototyping-Experiments/ch_2/exp_06_01/src/sources/gt.sv:41]
