Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: host.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "host.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "host"
Output Format                      : NGC
Target Device                      : xc3s200a-4-vq100

---- Source Options
Top Module Name                    : host
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74ls08.vhd" in Library work.
Architecture behavioral of Entity sn74ls08 is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74hc4040.vhd" in Library work.
Architecture behavioral of Entity sn74hc4040 is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74ls374.vhd" in Library work.
Architecture behavioral of Entity sn74ls374 is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74ls240.vhd" in Library work.
Architecture behavioral of Entity sn74ls240 is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74ls20.vhd" in Library work.
Architecture behavioral of Entity sn74ls20 is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74hc04.vhd" in Library work.
Architecture behavioral of Entity sn74hc04 is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/sn74s153.vhd" in Library work.
Architecture behavioral of Entity sn74s153 is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/io_ps2_com.vhd" in Library work.
Architecture rtl of Entity io_ps2_com is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/io_ps2_keyboard.vhd" in Library work.
Architecture rtl of Entity io_ps2_keyboard is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" in Library work.
Entity <grafika> compiled.
Entity <grafika> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/fourdigitsevensegled.vhd" in Library work.
Architecture structural of Entity fourdigitsevensegled is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/signalcounter.vhd" in Library work.
Architecture behavioral of Entity signalcounter is up to date.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/host.vhd" in Library work.
Architecture structural of Entity host is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <host> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <io_ps2_keyboard> in library <work> (architecture <rtl>) with generics.
	clockFilter = 15
	ledStatusSupport = true
	ticksPerUsec = 50

Analyzing hierarchy for entity <sn74hc4040> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Grafika> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fourdigitsevensegled> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <signalcounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <io_ps2_com> in library <work> (architecture <rtl>) with generics.
	clockFilter = 15
	ticksPerUsec = 50

Analyzing hierarchy for entity <sn74ls08> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sn74hc4040> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sn74ls374> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sn74ls240> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sn74ls20> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sn74hc04> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sn74s153> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <host> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/host.vhd" line 267: Unconnected output port 'ps2_clk_out' of component 'io_ps2_keyboard'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/host.vhd" line 267: Unconnected output port 'ps2_dat_out' of component 'io_ps2_keyboard'.
WARNING:Xst:754 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/host.vhd" line 309: Unconnected inout port 'd' of component 'Grafika'.
Entity <host> analyzed. Unit <host> generated.

Analyzing generic Entity <io_ps2_keyboard> in library <work> (Architecture <rtl>).
	clockFilter = 15
	ledStatusSupport = true
	ticksPerUsec = 50
Entity <io_ps2_keyboard> analyzed. Unit <io_ps2_keyboard> generated.

Analyzing generic Entity <io_ps2_com> in library <work> (Architecture <rtl>).
	clockFilter = 15
	ticksPerUsec = 50
WARNING:Xst:790 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/io_ps2_com.vhd" line 184: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/io_ps2_com.vhd" line 185: Index value(s) does not match array range, simulation mismatch.
Entity <io_ps2_com> analyzed. Unit <io_ps2_com> generated.

Analyzing Entity <sn74hc4040> in library <work> (Architecture <behavioral>).
Entity <sn74hc4040> analyzed. Unit <sn74hc4040> generated.

Analyzing Entity <Grafika> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 239: Unconnected output port 'y2_6' of component 'sn74ls08'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 254: Unconnected output port 'q12_1' of component 'sn74hc4040'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 254: Unconnected output port 'q10_14' of component 'sn74hc4040'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 254: Unconnected output port 'q11_15' of component 'sn74hc4040'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 286: Unconnected output port 'y1_3' of component 'sn74ls08'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 286: Unconnected output port 'y2_6' of component 'sn74ls08'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 286: Unconnected output port 'y3_8' of component 'sn74ls08'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 302: Unconnected output port 'y24_3' of component 'sn74ls240'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 302: Unconnected output port 'y23_5' of component 'sn74ls240'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 302: Unconnected output port 'y21_9' of component 'sn74ls240'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 302: Unconnected output port 'y14_12' of component 'sn74ls240'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 302: Unconnected output port 'y13_14' of component 'sn74ls240'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 302: Unconnected output port 'y12_16' of component 'sn74ls240'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 302: Unconnected output port 'y11_18' of component 'sn74ls240'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 336: Unconnected output port 'y1_2' of component 'sn74hc04'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 336: Unconnected output port 'y3_6' of component 'sn74hc04'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd" line 336: Unconnected output port 'y4_8' of component 'sn74hc04'.
Entity <Grafika> analyzed. Unit <Grafika> generated.

Analyzing Entity <sn74ls08> in library <work> (Architecture <behavioral>).
Entity <sn74ls08> analyzed. Unit <sn74ls08> generated.

Analyzing Entity <sn74ls374> in library <work> (Architecture <behavioral>).
Entity <sn74ls374> analyzed. Unit <sn74ls374> generated.

Analyzing Entity <sn74ls240> in library <work> (Architecture <behavioral>).
Entity <sn74ls240> analyzed. Unit <sn74ls240> generated.

Analyzing Entity <sn74ls20> in library <work> (Architecture <behavioral>).
Entity <sn74ls20> analyzed. Unit <sn74ls20> generated.

Analyzing Entity <sn74hc04> in library <work> (Architecture <behavioral>).
Entity <sn74hc04> analyzed. Unit <sn74hc04> generated.

Analyzing Entity <sn74s153> in library <work> (Architecture <behavioral>).
Entity <sn74s153> analyzed. Unit <sn74s153> generated.

Analyzing Entity <fourdigitsevensegled> in library <work> (Architecture <structural>).
Entity <fourdigitsevensegled> analyzed. Unit <fourdigitsevensegled> generated.

Analyzing Entity <signalcounter> in library <work> (Architecture <behavioral>).
Entity <signalcounter> analyzed. Unit <signalcounter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sn74hc4040>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74hc4040.vhd".
    Found 12-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <sn74hc4040> synthesized.


Synthesizing Unit <fourdigitsevensegled>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/fourdigitsevensegled.vhd".
    Found 16x7-bit ROM for signal <internalseg>.
    Found 1-of-4 decoder for signal <anode>.
    Found 1-bit 4-to-1 multiplexer for signal <dot>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <fourdigitsevensegled> synthesized.


Synthesizing Unit <signalcounter>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/signalcounter.vhd".
    Found 16-bit register for signal <capture_hi>.
    Found 16-bit register for signal <capture_lo>.
    Found 16-bit up counter for signal <cnt_hi>.
    Found 16-bit up counter for signal <cnt_lo>.
    Found 1-bit register for signal <previous_input>.
    Summary:
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
Unit <signalcounter> synthesized.


Synthesizing Unit <io_ps2_com>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/io_ps2_com.vhd".
    Found finite state machine <FSM_0> for signal <comState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stateidle                                      |
    | Power Up State     | stateidle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <recvByte>.
    Found 1-bit register for signal <recvTrigger>.
    Found 1-bit register for signal <ps2_dat_out>.
    Found 1-bit register for signal <ps2_clk_out>.
    Found 4-bit register for signal <bitCount>.
    Found 4-bit adder for signal <bitCount$share0000> created at line 127.
    Found 4-bit down counter for signal <clkFilterCnt>.
    Found 1-bit xor2 for signal <clkFilterCnt$xor0000> created at line 103.
    Found 1-bit register for signal <clkReg>.
    Found 1-bit register for signal <currentBit>.
    Found 1-bit register for signal <parity>.
    Found 1-bit xor2 for signal <parity$xor0000> created at line 185.
    Found 11-bit register for signal <recvByteLoc>.
    Found 1-bit 8-to-1 multiplexer for signal <sendByte$mux0000> created at line 184.
    Found 1-bit register for signal <sendTriggerLoc>.
    Found 13-bit register for signal <waitCount>.
    Found 13-bit subtractor for signal <waitCount$share0000> created at line 127.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <io_ps2_com> synthesized.


Synthesizing Unit <sn74ls08>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74ls08.vhd".
Unit <sn74ls08> synthesized.


Synthesizing Unit <sn74ls374>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74ls374.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 8-bit register for signal <ff>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sn74ls374> synthesized.


Synthesizing Unit <sn74ls240>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74ls240.vhd".
Unit <sn74ls240> synthesized.


Synthesizing Unit <sn74ls20>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74ls20.vhd".
Unit <sn74ls20> synthesized.


Synthesizing Unit <sn74hc04>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/sn74hc04.vhd".
Unit <sn74hc04> synthesized.


Synthesizing Unit <sn74s153>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/sn74s153.vhd".
Unit <sn74s153> synthesized.


Synthesizing Unit <io_ps2_keyboard>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/io_ps2_keyboard.vhd".
WARNING:Xst:646 - Signal <recvByte<10:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <recvByte<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <masterState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 47                                             |
    | Inputs             | 12                                             |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | statereset                                     |
    | Power Up State     | stateinit                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <trigger>.
    Found 8-bit register for signal <scancode>.
    Found 1-bit register for signal <caps_lock_state>.
    Found 1-bit register for signal <num_lock_state>.
    Found 1-bit register for signal <resetCom>.
    Found 1-bit register for signal <scroll_lock_state>.
    Found 8-bit register for signal <sendByte>.
    Found 1-bit register for signal <sendTrigger>.
    Found 1-bit xor2 for signal <sendTrigger$xor0000> created at line 205.
    Found 1-bit xor2 for signal <sendTrigger$xor0001> created at line 205.
    Found 1-bit xor2 for signal <sendTrigger$xor0002> created at line 205.
    Found 28-bit register for signal <timeoutCount>.
    Found 28-bit subtractor for signal <timeoutCount$share0000> created at line 152.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <io_ps2_keyboard> synthesized.


Synthesizing Unit <Grafika>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Grafika.vhd".
WARNING:Xst:647 - Input <a<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <u9_9> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <u4_q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <u40_q> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <u3_q8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u3_q6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u3_q5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u3_q4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u3_q3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u3_q2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u3_q1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <u31_3> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <u2_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <u29_9> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <u29_7> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <u21_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <u1_8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u1_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <u1_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u18_8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <u18_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <u13_q9> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <u13_q2> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <u13_q10_delayed> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <u13_q10> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <u13_q1> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <u13_7> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <u10_9> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <u10_11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Grafika> synthesized.


Synthesizing Unit <host>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/Sys_TIM-011/Sys_TIM-011/Mercury/host.vhd".
WARNING:Xst:647 - Input <BTN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <showlock<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <freq25M> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <data>.
    Found 4-bit 8-to-1 multiplexer for signal <hexdata>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <host> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <u4> of the block <sn74ls374> are unconnected in block <Grafika>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u5> of the block <sn74ls374> are unconnected in block <Grafika>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u10> of the block <sn74ls08> are unconnected in block <Grafika>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u18> of the block <sn74ls20> are unconnected in block <Grafika>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u24> of the block <sn74hc04> are unconnected in block <Grafika>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 13-bit subtractor                                     : 1
 28-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 2
 16-bit up counter                                     : 4
 4-bit down counter                                    : 1
# Registers                                            : 27
 1-bit register                                        : 15
 11-bit register                                       : 2
 13-bit register                                       : 1
 16-bit register                                       : 4
 28-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <kbd/masterState/FSM> on signal <masterState[1:8]> with one-hot encoding.
-------------------------------
 State             | Encoding
-------------------------------
 stateinit         | 00000001
 stateinitaa       | 00010000
 statereset        | 00000010
 statereset2       | 00000100
 stateresetack     | 00001000
 statewaitscancode | 00100000
 statewaitacked1   | 01000000
 statewaitacked2   | 10000000
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <kbd/myPs2Com/comState/FSM> on signal <comState[1:8]> with one-hot encoding.
----------------------------------
 State                | Encoding
----------------------------------
 stateidle            | 00000001
 statewait100         | 00000100
 statewaitclocklow    | 00100000
 statewaitclockhigh   | 00010000
 stateclockanddatalow | 00001000
 statewaitack         | 01000000
 staterecvbit         | 00000010
 statewaithighrecv    | 10000000
----------------------------------
WARNING:Xst:1290 - Hierarchical block <kbd> is unconnected in block <host>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <video>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u14> is unconnected in block <video>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u29> is unconnected in block <video>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 13-bit subtractor                                     : 1
 28-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 2
 16-bit up counter                                     : 4
 4-bit down counter                                    : 1
# Registers                                            : 194
 Flip-Flops                                            : 194
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <data_31> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_30> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_29> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_28> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_27> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_26> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_25> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_24> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_23> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_22> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_21> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_20> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_19> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_18> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_17> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_16> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_15> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_14> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_13> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_12> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_11> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_10> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_9> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_8> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <data_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2042 - Unit sn74ls374: 8 internal tristates are replaced by logic (pull-up yes): Q<0>, Q<1>, Q<2>, Q<3>, Q<4>, Q<5>, Q<6>, Q<7>.

Optimizing unit <host> ...

Optimizing unit <signalcounter> ...

Optimizing unit <io_ps2_com> ...

Optimizing unit <sn74ls374> ...

Optimizing unit <io_ps2_keyboard> ...
WARNING:Xst:2677 - Node <kbd/myPs2Com/currentBit> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_8> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_9> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByteLoc_10> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/bitCount_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/bitCount_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/bitCount_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/bitCount_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/sendTriggerLoc> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/parity> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/ps2_dat_out> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvTrigger> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/clkReg> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_8> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_9> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_10> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_11> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/waitCount_12> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_8> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_9> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/recvByte_10> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/ps2_clk_out> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/clkFilterCnt_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/clkFilterCnt_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/clkFilterCnt_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/clkFilterCnt_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/comState_FSM_FFd1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/comState_FSM_FFd2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/comState_FSM_FFd3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/comState_FSM_FFd4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/comState_FSM_FFd5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/comState_FSM_FFd6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/comState_FSM_FFd7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/myPs2Com/comState_FSM_FFd8> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/masterState_FSM_FFd8> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/masterState_FSM_FFd7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/masterState_FSM_FFd6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/masterState_FSM_FFd5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/masterState_FSM_FFd4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/masterState_FSM_FFd3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/masterState_FSM_FFd2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/masterState_FSM_FFd1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/trigger> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scancode_7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scancode_6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scancode_5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scancode_4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scancode_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scancode_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scancode_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scancode_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/resetCom> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/caps_lock_state> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/scroll_lock_state> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendByte_7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendByte_6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendByte_5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendByte_4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendByte_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendByte_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendByte_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendByte_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_27> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_26> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_25> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_24> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_23> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_22> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_21> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_20> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_19> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_18> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_17> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_16> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_15> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_14> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_13> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_12> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_11> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_10> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_9> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_8> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_7> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_6> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_5> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_4> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_3> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_2> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_1> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/timeoutCount_0> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/sendTrigger> of sequential type is unconnected in block <host>.
WARNING:Xst:2677 - Node <kbd/num_lock_state> of sequential type is unconnected in block <host>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block host, actual ratio is 4.
FlipFlop clockgen/q_11 has been replicated 1 time(s)
FlipFlop clockgen/q_12 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 144
 Flip-Flops                                            : 144

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : host.ngr
Top Level Output File Name         : host
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 46

Cell Usage :
# BELS                             : 306
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 11
#      LUT2                        : 36
#      LUT3                        : 84
#      LUT4                        : 7
#      MUXCY                       : 71
#      MUXF5                       : 8
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 76
# FlipFlops/Latches                : 144
#      FDC                         : 14
#      FDCE                        : 64
#      FDE                         : 66
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 3
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200avq100-4 

 Number of Slices:                       86  out of   1792     4%  
 Number of Slice Flip Flops:            144  out of   3584     4%  
 Number of 4 input LUTs:                145  out of   3584     4%  
 Number of IOs:                          46
 Number of bonded IOBs:                  34  out of     68    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 144   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
USR_BTN                            | IBUF                   | 78    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.404ns (Maximum Frequency: 135.062MHz)
   Minimum input arrival time before clock: 4.264ns
   Maximum output required time after clock: 9.883ns
   Maximum combinational path delay: 11.051ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.404ns (frequency: 135.062MHz)
  Total number of paths / destination ports: 1511 / 272
-------------------------------------------------------------------------
Delay:               3.702ns (Levels of Logic = 1)
  Source:            clockgen/q_12_1 (FF)
  Destination:       cnt_vsync/capture_hi_15 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: clockgen/q_12_1 to cnt_vsync/capture_hi_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.117  clockgen/q_12_1 (clockgen/q_12_1)
     LUT3:I2->O           16   0.648   1.034  cnt_vsync/capture_lo_and00001 (cnt_vsync/capture_lo_and0000)
     FDE:CE                    0.312          cnt_vsync/capture_lo_0
    ----------------------------------------
    Total                      3.702ns (1.551ns logic, 2.151ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              4.264ns (Levels of Logic = 2)
  Source:            USR_BTN (PAD)
  Destination:       cnt_vsync/capture_hi_15 (FF)
  Destination Clock: CLK rising

  Data Path: USR_BTN to cnt_vsync/capture_hi_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   0.849   1.421  USR_BTN_IBUF (USR_BTN_IBUF)
     LUT3:I0->O           16   0.648   1.034  cnt_vsync/capture_lo_and00001 (cnt_vsync/capture_lo_and0000)
     FDE:CE                    0.312          cnt_vsync/capture_lo_0
    ----------------------------------------
    Total                      4.264ns (1.809ns logic, 2.455ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 634 / 20
-------------------------------------------------------------------------
Offset:              9.883ns (Levels of Logic = 6)
  Source:            cnt_hsync/capture_lo_0 (FF)
  Destination:       A_TO_G<6> (PAD)
  Source Clock:      CLK rising

  Data Path: cnt_hsync/capture_lo_0 to A_TO_G<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.500  cnt_hsync/capture_lo_0 (cnt_hsync/capture_lo_0)
     LUT3:I1->O            1   0.643   0.500  cnt_hsync/count<0>1 (hsync_cnt<0>)
     LUT3:I1->O            1   0.643   0.000  Mmux_hexdata_6 (Mmux_hexdata_6)
     MUXF5:I0->O           1   0.276   0.000  Mmux_hexdata_4_f5 (Mmux_hexdata_4_f5)
     MUXF6:I0->O           7   0.291   0.851  Mmux_hexdata_2_f6 (hexdata<0>)
     LUT4:I0->O            1   0.648   0.420  leds/Mrom_internalseg51 (A_TO_G_5_OBUF)
     OBUF:I->O                 4.520          A_TO_G_5_OBUF (A_TO_G<5>)
    ----------------------------------------
    Total                      9.883ns (7.612ns logic, 2.271ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 252 / 7
-------------------------------------------------------------------------
Delay:               11.051ns (Levels of Logic = 7)
  Source:            SW<0> (PAD)
  Destination:       A_TO_G<6> (PAD)

  Data Path: SW<0> to A_TO_G<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.849   1.405  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.648   0.500  cnt_vsync/count<9>1 (vsync_cnt<9>)
     LUT3:I1->O            1   0.643   0.000  Mmux_hexdata_41 (Mmux_hexdata_41)
     MUXF5:I1->O           1   0.276   0.000  Mmux_hexdata_3_f5_0 (Mmux_hexdata_3_f51)
     MUXF6:I1->O           7   0.291   0.851  Mmux_hexdata_2_f6_0 (hexdata<1>)
     LUT4:I0->O            1   0.648   0.420  leds/Mrom_internalseg41 (A_TO_G_4_OBUF)
     OBUF:I->O                 4.520          A_TO_G_4_OBUF (A_TO_G<4>)
    ----------------------------------------
    Total                     11.051ns (7.875ns logic, 3.176ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.73 secs
 
--> 

Total memory usage is 255900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  216 (   0 filtered)
Number of infos    :    1 (   0 filtered)

