TRACE::2023-05-04.21:34:21::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:21::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:21::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:21::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:21::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:21::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-04.21:34:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-05-04.21:34:22::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform"
		}]
}
TRACE::2023-05-04.21:34:22::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-05-04.21:34:22::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-05-04.21:34:22::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform"
		}]
}
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:22::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-04.21:34:22::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:22::SCWMssOS::mss does not exists at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:22::SCWMssOS::Creating sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:23::SCWMssOS::Adding the swdes entry, created swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:23::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:23::SCWMssOS::Writing mss at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:23::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-04.21:34:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-05-04.21:34:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-05-04.21:34:23::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-04.21:34:23::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-05-04.21:34:37::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-04.21:34:37::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-04.21:34:37::SCWPlatform::Started generating the artifacts platform arty_sound_triangulation_platform
TRACE::2023-05-04.21:34:37::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-04.21:34:37::SCWPlatform::Started generating the artifacts for system configuration arty_sound_triangulation_platform
LOG::2023-05-04.21:34:37::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-04.21:34:37::SCWSystem::Not a boot domain 
LOG::2023-05-04.21:34:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-04.21:34:37::SCWDomain::Generating domain artifcats
TRACE::2023-05-04.21:34:37::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-04.21:34:37::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-04.21:34:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-04.21:34:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-04.21:34:37::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-05-04.21:34:37::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-04.21:34:37::SCWMssOS::Copying to export directory.
TRACE::2023-05-04.21:34:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-04.21:34:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-04.21:34:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-04.21:34:37::SCWSystem::Completed Processing the sysconfig arty_sound_triangulation_platform
LOG::2023-05-04.21:34:37::SCWPlatform::Completed generating the artifacts for system configuration arty_sound_triangulation_platform
TRACE::2023-05-04.21:34:37::SCWPlatform::Started preparing the platform 
TRACE::2023-05-04.21:34:37::SCWSystem::Writing the bif file for system config arty_sound_triangulation_platform
TRACE::2023-05-04.21:34:37::SCWSystem::dir created 
TRACE::2023-05-04.21:34:37::SCWSystem::Writing the bif 
TRACE::2023-05-04.21:34:37::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-04.21:34:37::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-04.21:34:37::SCWPlatform::Completed generating the platform
TRACE::2023-05-04.21:34:37::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:34:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:34:37::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-04.21:34:37::SCWPlatform::updated the xpfm file.
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:34:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:34:37::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:34:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:34:37::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-04.21:34:37::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:34:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:34:37::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-04.21:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:37::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-04.21:34:38::SCWPlatform::Clearing the existing platform
TRACE::2023-05-04.21:34:38::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-04.21:34:38::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:38::SCWSystem::Clearing the domains completed.
TRACE::2023-05-04.21:34:38::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-04.21:34:38::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:38::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:38::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:38::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:38::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:38::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:38::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:38::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:38::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:38::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-04.21:34:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWReader::Active system found as  arty_sound_triangulation_platform
TRACE::2023-05-04.21:34:39::SCWReader::Handling sysconfig arty_sound_triangulation_platform
TRACE::2023-05-04.21:34:39::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:39::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:39::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:39::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:39::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:39::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-04.21:34:39::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:39::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:39::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:39::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-04.21:34:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-04.21:34:39::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:39::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:34:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:34:39::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:34:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-04.21:34:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:39::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:39::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:39::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:39::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:39::SCWReader::No isolation master present  
TRACE::2023-05-04.21:34:48::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:48::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:48::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:48::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:48::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:34:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:34:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:48::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:48::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::In reload Mss file.
TRACE::2023-05-04.21:34:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:34:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-04.21:34:49::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-04.21:34:49::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-04.21:34:49::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:34:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:34:49::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:34:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:34:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:34:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:34:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:34:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:34:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:34:49::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:34:49::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:09::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:09::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:09::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:09::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:09::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:09::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-04.21:35:09::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:09::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:09::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:09::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-04.21:35:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-04.21:35:09::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:12::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:12::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:12::SCWMssOS::Adding Library:  lwip211:1.8
TRACE::2023-05-04.21:35:12::SCWMssOS::Added Library:  lwip211
TRACE::2023-05-04.21:35:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:12::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:12::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:35:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:35:22::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-04.21:35:22::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:35:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:35:22::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::In reload Mss file.
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-04.21:35:22::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-04.21:35:22::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-04.21:35:22::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:35:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:35:22::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:35:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-04.21:35:22::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-04.21:35:22::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-04.21:35:22::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:22::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-04.21:35:23::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2023-05-04.21:35:48::SCWPlatform::Started generating the artifacts platform arty_sound_triangulation_platform
TRACE::2023-05-04.21:35:48::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-04.21:35:48::SCWPlatform::Started generating the artifacts for system configuration arty_sound_triangulation_platform
LOG::2023-05-04.21:35:48::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-04.21:35:48::SCWSystem::Not a boot domain 
LOG::2023-05-04.21:35:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-04.21:35:48::SCWDomain::Generating domain artifcats
TRACE::2023-05-04.21:35:48::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-04.21:35:48::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-04.21:35:48::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:48::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:48::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:48::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:35:48::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:35:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:35:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:35:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:35:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:35:48::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-04.21:35:48::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:48::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:48::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:48::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-04.21:35:48::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-04.21:35:48::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:48::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-04.21:35:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:35:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-04.21:35:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-04.21:35:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-05-04.21:35:48::SCWMssOS::doing bsp build ... 
TRACE::2023-05-04.21:35:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-04.21:35:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-04.21:35:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-04.21:35:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-04.21:35:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-04.21:35:48::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-04.21:35:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-04.21:35:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-04.21:35:49::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-04.21:35:49::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-04.21:35:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-04.21:35:49::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-04.21:35:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-04.21:35:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-04.21:35:49::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-04.21:35:49::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-04.21:35:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-04.21:35:49::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-04.21:35:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-04.21:35:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-04.21:35:50::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-04.21:35:51::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-04.21:35:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-04.21:35:51::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-04.21:35:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-04.21:35:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-04.21:35:51::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-04.21:35:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-04.21:35:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-04.21:35:51::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-04.21:35:52::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-04.21:35:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-04.21:35:52::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:35:52::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-05-04.21:36:02::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-04.21:36:02::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-04.21:36:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-04.21:36:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-04.21:36:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-04.21:36:02::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-04.21:36:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-04.21:36:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-04.21:36:02::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-04.21:36:02::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-04.21:36:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-04.21:36:02::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-04.21:36:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-04.21:36:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-04.21:36:02::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-04.21:36:03::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-04.21:36:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-04.21:36:03::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-04.21:36:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-04.21:36:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-04.21:36:03::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-04.21:36:03::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-04.21:36:03::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-04.21:36:03::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-04.21:36:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-04.21:36:03::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-04.21:36:03::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-04.21:36:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-04.21:36:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-04.21:36:03::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-04.21:36:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-04.21:36:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-04.21:36:04::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-04.21:36:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-04.21:36:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-04.21:36:04::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-04.21:36:04::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-04.21:36:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-04.21:36:04::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-04.21:36:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-04.21:36:05::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-04.21:36:05::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-04.21:36:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-04.21:36:05::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-04.21:36:05::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-04.21:36:07::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-04.21:36:07::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-04.21:36:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-04.21:36:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-04.21:36:09::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-04.21:36:09::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-04.21:36:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-04.21:36:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-04.21:36:11::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-04.21:36:16::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-04.21:36:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-04.21:36:16::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-04.21:36:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-04.21:36:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-04.21:36:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-04.21:36:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-04.21:36:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-04.21:36:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-04.21:36:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-04.21:36:16::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-04.21:36:16::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-04.21:36:16::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-04.21:36:16::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-04.21:36:16::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-04.21:36:16::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-04.21:36:16::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-04.21:36:16::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-04.21:36:16::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-04.21:36:16::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-04.21:36:16::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-04.21:36:16::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-04.21:36:16::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-04.21:36:16::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-04.21:36:16::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-04.21:36:16::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-04.21:36:16::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-04.21:36:16::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-04.21:36:16::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-04.21:36:16::SCWMssOS::'Finished building libraries'

TRACE::2023-05-04.21:36:17::SCWMssOS::Copying to export directory.
TRACE::2023-05-04.21:36:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-04.21:36:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-04.21:36:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-04.21:36:17::SCWSystem::Completed Processing the sysconfig arty_sound_triangulation_platform
LOG::2023-05-04.21:36:17::SCWPlatform::Completed generating the artifacts for system configuration arty_sound_triangulation_platform
TRACE::2023-05-04.21:36:17::SCWPlatform::Started preparing the platform 
TRACE::2023-05-04.21:36:17::SCWSystem::Writing the bif file for system config arty_sound_triangulation_platform
TRACE::2023-05-04.21:36:17::SCWSystem::dir created 
TRACE::2023-05-04.21:36:17::SCWSystem::Writing the bif 
TRACE::2023-05-04.21:36:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-04.21:36:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-04.21:36:17::SCWPlatform::Completed generating the platform
TRACE::2023-05-04.21:36:17::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:36:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-04.21:36:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-04.21:36:17::SCWMssOS::Commit changes completed.
TRACE::2023-05-04.21:36:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:36:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:36:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:36:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:36:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:36:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:36:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:36:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:36:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:36:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:36:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:36:17::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e13901286331d3875f031f001344c1ee",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-04.21:36:17::SCWPlatform::updated the xpfm file.
TRACE::2023-05-04.21:36:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:36:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:36:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:36:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-04.21:36:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-04.21:36:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-04.21:36:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-04.21:36:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-04.21:36:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-04.21:36:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-04.21:36:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-04.21:36:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:48::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:48::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:48::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:48::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:48::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWReader::Active system found as  arty_sound_triangulation_platform
TRACE::2023-05-05.11:07:50::SCWReader::Handling sysconfig arty_sound_triangulation_platform
TRACE::2023-05-05.11:07:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-05.11:07:50::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-05.11:07:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.11:07:50::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.11:07:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.11:07:50::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.11:07:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-05.11:07:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWReader::No isolation master present  
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::In reload Mss file.
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-05.11:07:51::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-05.11:07:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.11:07:51::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:51::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:51::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:51::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.11:07:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.11:07:51::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:07:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:07:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:07:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:07:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:07:51::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:07:51::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2023-05-05.11:16:13::SCWPlatform::Started generating the artifacts platform arty_sound_triangulation_platform
TRACE::2023-05-05.11:16:13::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-05.11:16:13::SCWPlatform::Started generating the artifacts for system configuration arty_sound_triangulation_platform
LOG::2023-05-05.11:16:13::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-05.11:16:13::SCWSystem::Not a boot domain 
LOG::2023-05-05.11:16:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-05.11:16:13::SCWDomain::Generating domain artifcats
TRACE::2023-05-05.11:16:13::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-05.11:16:13::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-05.11:16:13::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:13::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:13::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:13::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:16:13::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:13::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:16:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:16:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:16:13::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-05.11:16:13::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:13::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:13::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:13::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-05.11:16:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.11:16:13::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:13::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.11:16:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-05.11:16:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-05.11:16:13::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-05-05.11:16:13::SCWMssOS::doing bsp build ... 
TRACE::2023-05-05.11:16:13::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-05.11:16:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-05.11:16:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.11:16:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:16:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:16:14::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.11:16:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:16:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:16:14::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.11:16:14::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.11:16:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.11:16:14::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.11:16:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.11:16:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.11:16:14::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.11:16:15::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.11:16:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.11:16:15::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.11:16:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.11:16:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.11:16:17::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.11:16:18::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.11:16:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.11:16:18::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.11:16:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.11:16:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.11:16:18::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.11:16:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.11:16:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.11:16:18::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.11:16:18::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:16:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:16:18::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:19::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-05-05.11:16:19::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-05.11:16:19::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-05.11:16:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.11:16:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:16:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:16:20::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.11:16:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:16:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:16:20::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.11:16:20::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.11:16:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.11:16:20::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.11:16:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.11:16:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.11:16:20::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.11:16:20::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.11:16:20::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.11:16:20::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.11:16:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.11:16:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.11:16:20::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.11:16:21::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.11:16:21::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.11:16:21::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.11:16:21::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.11:16:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.11:16:21::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.11:16:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.11:16:21::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.11:16:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.11:16:21::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.11:16:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.11:16:21::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-05.11:16:21::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-05.11:16:21::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.11:16:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.11:16:21::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.11:16:21::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.11:16:21::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.11:16:21::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.11:16:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.11:16:22::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.11:16:22::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.11:16:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.11:16:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.11:16:22::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:16:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-05.11:16:22::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-05.11:16:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-05.11:16:22::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-05.11:16:22::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-05.11:16:22::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-05.11:16:22::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-05.11:16:22::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-05.11:16:22::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-05.11:16:22::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-05.11:16:22::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-05.11:16:22::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-05.11:16:22::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-05.11:16:22::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-05.11:16:22::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-05.11:16:22::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-05.11:16:22::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-05.11:16:22::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-05.11:16:22::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-05.11:16:22::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-05.11:16:22::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-05.11:16:22::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-05.11:16:22::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-05.11:16:22::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-05.11:16:22::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-05.11:16:22::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-05.11:16:22::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-05.11:16:22::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-05.11:16:22::SCWMssOS::'Finished building libraries'

TRACE::2023-05-05.11:16:23::SCWMssOS::Copying to export directory.
TRACE::2023-05-05.11:16:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-05.11:16:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-05.11:16:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-05.11:16:23::SCWSystem::Completed Processing the sysconfig arty_sound_triangulation_platform
LOG::2023-05-05.11:16:23::SCWPlatform::Completed generating the artifacts for system configuration arty_sound_triangulation_platform
TRACE::2023-05-05.11:16:23::SCWPlatform::Started preparing the platform 
TRACE::2023-05-05.11:16:23::SCWSystem::Writing the bif file for system config arty_sound_triangulation_platform
TRACE::2023-05-05.11:16:23::SCWSystem::dir created 
TRACE::2023-05-05.11:16:23::SCWSystem::Writing the bif 
TRACE::2023-05-05.11:16:23::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-05.11:16:23::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-05.11:16:23::SCWPlatform::Completed generating the platform
TRACE::2023-05-05.11:16:23::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.11:16:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.11:16:23::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.11:16:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:16:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:16:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:16:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:23::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e13901286331d3875f031f001344c1ee",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-05.11:16:23::SCWPlatform::updated the xpfm file.
TRACE::2023-05-05.11:16:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:16:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:16:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:16:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-05.11:16:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-05.11:16:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:16:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:16:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:16:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:28::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:28::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:28::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:28::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:28::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:28::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWReader::Active system found as  arty_sound_triangulation_platform
TRACE::2023-05-05.11:30:30::SCWReader::Handling sysconfig arty_sound_triangulation_platform
TRACE::2023-05-05.11:30:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:30:30::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-05.11:30:30::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-05.11:30:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.11:30:30::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:30:30::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:30:30::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:30:30::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:30:30::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:30:30::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:30:30::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.11:30:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.11:30:30::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.11:30:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-05.11:30:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:30:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:30:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:30:30::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:30:30::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:30:30::SCWReader::No isolation master present  
LOG::2023-05-05.11:31:03::SCWPlatform::Started generating the artifacts platform arty_sound_triangulation_platform
TRACE::2023-05-05.11:31:03::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-05.11:31:03::SCWPlatform::Started generating the artifacts for system configuration arty_sound_triangulation_platform
LOG::2023-05-05.11:31:03::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-05.11:31:03::SCWSystem::Not a boot domain 
LOG::2023-05-05.11:31:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-05.11:31:03::SCWDomain::Generating domain artifcats
TRACE::2023-05-05.11:31:03::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-05.11:31:03::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-05.11:31:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:31:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:31:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:31:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:31:03::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:31:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:31:03::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:31:03::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.11:31:03::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:31:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-05.11:31:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-05.11:31:03::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-05-05.11:31:03::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-05.11:31:03::SCWMssOS::Copying to export directory.
TRACE::2023-05-05.11:31:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-05.11:31:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-05.11:31:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-05.11:31:04::SCWSystem::Completed Processing the sysconfig arty_sound_triangulation_platform
LOG::2023-05-05.11:31:04::SCWPlatform::Completed generating the artifacts for system configuration arty_sound_triangulation_platform
TRACE::2023-05-05.11:31:04::SCWPlatform::Started preparing the platform 
TRACE::2023-05-05.11:31:04::SCWSystem::Writing the bif file for system config arty_sound_triangulation_platform
TRACE::2023-05-05.11:31:04::SCWSystem::dir created 
TRACE::2023-05-05.11:31:04::SCWSystem::Writing the bif 
TRACE::2023-05-05.11:31:04::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-05.11:31:04::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-05.11:31:04::SCWPlatform::Completed generating the platform
TRACE::2023-05-05.11:31:04::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:31:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.11:31:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.11:31:04::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.11:31:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:31:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:31:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:31:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:31:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:31:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:31:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:31:04::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e13901286331d3875f031f001344c1ee",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-05.11:31:04::SCWPlatform::updated the xpfm file.
TRACE::2023-05-05.11:31:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:31:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:31:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:31:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:31:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:31:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:31:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:31:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:32:43::SCWMssOS::cleaning the bsp 
TRACE::2023-05-05.11:32:43::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-05-05.11:32:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-05.11:32:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-05.11:32:44::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s clean 

TRACE::2023-05-05.11:32:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-05-05.11:32:44::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s clean 

TRACE::2023-05-05.11:32:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-05.11:32:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s clean 

TRACE::2023-05-05.11:32:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-05-05.11:32:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-05-05.11:32:46::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-05.11:32:55::SCWPlatform::Started generating the artifacts platform arty_sound_triangulation_platform
TRACE::2023-05-05.11:32:55::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-05.11:32:55::SCWPlatform::Started generating the artifacts for system configuration arty_sound_triangulation_platform
LOG::2023-05-05.11:32:55::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-05.11:32:55::SCWSystem::Not a boot domain 
LOG::2023-05-05.11:32:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-05.11:32:55::SCWDomain::Generating domain artifcats
TRACE::2023-05-05.11:32:55::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-05.11:32:55::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-05.11:32:55::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:32:55::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:32:55::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:32:55::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:32:55::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:32:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:32:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:32:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:32:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:32:55::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:32:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:32:55::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:32:55::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.11:32:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:32:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-05.11:32:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-05.11:32:55::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-05-05.11:32:55::SCWMssOS::doing bsp build ... 
TRACE::2023-05-05.11:32:55::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-05.11:32:55::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-05.11:32:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.11:32:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:32:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:32:55::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.11:32:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:32:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:32:55::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.11:32:55::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.11:32:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.11:32:55::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.11:32:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.11:32:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.11:32:55::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.11:32:55::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.11:32:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.11:32:55::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.11:32:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.11:32:56::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.11:32:56::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.11:32:56::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.11:32:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.11:32:56::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.11:32:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.11:32:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.11:32:56::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.11:32:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.11:32:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.11:32:56::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.11:32:57::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:32:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:32:57::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:32:57::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-05-05.11:33:06::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-05.11:33:06::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-05.11:33:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.11:33:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:33:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:33:06::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.11:33:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.11:33:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.11:33:06::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.11:33:06::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.11:33:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.11:33:06::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.11:33:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.11:33:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.11:33:06::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.11:33:06::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.11:33:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.11:33:06::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.11:33:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.11:33:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.11:33:06::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.11:33:07::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.11:33:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.11:33:07::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.11:33:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.11:33:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.11:33:07::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.11:33:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.11:33:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.11:33:07::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.11:33:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.11:33:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.11:33:07::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.11:33:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.11:33:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.11:33:07::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.11:33:08::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.11:33:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.11:33:08::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.11:33:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-05.11:33:09::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-05.11:33:09::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.11:33:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.11:33:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.11:33:09::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.11:33:10::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.11:33:10::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.11:33:10::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.11:33:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.11:33:11::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.11:33:11::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.11:33:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.11:33:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.11:33:12::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.11:33:15::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-05.11:33:15::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-05.11:33:15::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-05.11:33:15::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-05.11:33:15::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-05.11:33:15::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-05.11:33:15::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-05.11:33:15::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-05.11:33:15::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-05.11:33:15::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-05.11:33:15::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-05.11:33:15::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-05.11:33:15::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-05.11:33:15::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-05.11:33:15::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-05.11:33:15::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-05.11:33:15::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-05.11:33:15::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-05.11:33:15::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-05.11:33:15::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-05.11:33:15::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-05.11:33:15::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-05.11:33:15::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-05.11:33:15::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-05.11:33:15::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-05.11:33:15::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-05.11:33:15::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-05.11:33:15::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-05.11:33:15::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-05.11:33:15::SCWMssOS::'Finished building libraries'

TRACE::2023-05-05.11:33:16::SCWMssOS::Copying to export directory.
TRACE::2023-05-05.11:33:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-05.11:33:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-05.11:33:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-05.11:33:16::SCWSystem::Completed Processing the sysconfig arty_sound_triangulation_platform
LOG::2023-05-05.11:33:16::SCWPlatform::Completed generating the artifacts for system configuration arty_sound_triangulation_platform
TRACE::2023-05-05.11:33:16::SCWPlatform::Started preparing the platform 
TRACE::2023-05-05.11:33:16::SCWSystem::Writing the bif file for system config arty_sound_triangulation_platform
TRACE::2023-05-05.11:33:16::SCWSystem::dir created 
TRACE::2023-05-05.11:33:16::SCWSystem::Writing the bif 
TRACE::2023-05-05.11:33:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-05.11:33:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-05.11:33:16::SCWPlatform::Completed generating the platform
TRACE::2023-05-05.11:33:16::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:33:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.11:33:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.11:33:16::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.11:33:16::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:33:16::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:33:16::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:33:16::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:33:16::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:33:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:33:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:33:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:33:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:33:16::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:33:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:33:16::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:33:16::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e13901286331d3875f031f001344c1ee",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-05.11:33:16::SCWPlatform::updated the xpfm file.
TRACE::2023-05-05.11:33:16::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:33:16::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:33:16::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:33:16::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.11:33:16::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.11:33:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.11:33:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.11:33:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.11:33:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.11:33:16::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.11:33:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.11:33:16::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:45::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa
TRACE::2023-05-05.16:37:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-05-05.16:37:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.16:37:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.16:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-05.16:37:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-05.16:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:37:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa
TRACE::2023-05-05.16:37:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2023-05-05.16:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:46::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:37:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:37:46::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:37:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-05-05.16:37:46::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-05.16:37:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-05-05.16:37:47::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-05.16:37:47::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:47::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:37:47::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:47::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:37:47::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:37:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:47::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:37:47::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:47::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e13901286331d3875f031f001344c1ee1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-05.16:37:49::SCWPlatform::Clearing the existing platform
TRACE::2023-05-05.16:37:49::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-05.16:37:49::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:49::SCWSystem::Clearing the domains completed.
TRACE::2023-05-05.16:37:49::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-05.16:37:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:49::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-05.16:37:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-05-05.16:37:49::SCWReader::Active system found as  arty_sound_triangulation_platform
TRACE::2023-05-05.16:37:49::SCWReader::Handling sysconfig arty_sound_triangulation_platform
TRACE::2023-05-05.16:37:49::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-05.16:37:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-05.16:37:50::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-05.16:37:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.16:37:50::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:37:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS:: library already available in sw design:  lwip211:1.8
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:37:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:37:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:37:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:37:50::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:37:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-05.16:37:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:37:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:37:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:37:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:37:50::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:37:50::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:37:50::SCWReader::No isolation master present  
LOG::2023-05-05.16:38:01::SCWPlatform::Started generating the artifacts platform arty_sound_triangulation_platform
TRACE::2023-05-05.16:38:01::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-05.16:38:01::SCWPlatform::Started generating the artifacts for system configuration arty_sound_triangulation_platform
LOG::2023-05-05.16:38:01::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-05.16:38:01::SCWSystem::Not a boot domain 
LOG::2023-05-05.16:38:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-05.16:38:01::SCWDomain::Generating domain artifcats
TRACE::2023-05-05.16:38:01::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-05.16:38:01::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-05.16:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:01::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:01::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:01::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:38:01::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:38:01::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:38:01::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:38:01::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.16:38:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:38:01::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-05.16:38:14::SCWMssOS::doing bsp build ... 
TRACE::2023-05-05.16:38:14::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-05.16:38:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-05.16:38:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.16:38:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:38:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:38:15::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.16:38:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:38:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:38:15::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.16:38:15::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:38:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:38:15::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.16:38:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:38:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:38:15::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.16:38:15::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.16:38:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.16:38:15::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.16:38:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.16:38:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.16:38:17::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.16:38:18::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:38:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:38:18::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.16:38:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:38:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:38:18::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.16:38:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:38:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:38:18::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.16:38:18::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:38:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:38:18::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:19::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-05-05.16:38:28::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-05.16:38:28::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-05.16:38:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.16:38:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:38:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:38:28::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.16:38:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:38:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:38:28::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.16:38:29::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:38:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:38:29::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.16:38:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:38:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:38:29::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.16:38:29::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.16:38:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.16:38:29::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.16:38:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.16:38:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.16:38:29::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.16:38:29::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:38:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:38:29::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.16:38:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:38:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:38:29::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.16:38:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:38:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:38:29::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.16:38:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.16:38:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.16:38:30::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.16:38:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.16:38:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.16:38:30::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.16:38:30::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:38:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:38:30::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.16:38:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-05.16:38:31::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-05.16:38:31::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.16:38:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.16:38:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.16:38:31::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.16:38:32::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.16:38:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.16:38:32::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.16:38:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.16:38:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.16:38:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.16:38:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:38:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:38:35::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:38:37::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-05.16:38:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-05.16:38:37::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-05.16:38:37::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-05.16:38:37::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-05.16:38:37::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-05.16:38:37::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-05.16:38:37::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-05.16:38:37::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-05.16:38:37::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-05.16:38:37::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-05.16:38:37::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-05.16:38:37::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-05.16:38:37::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-05.16:38:37::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-05.16:38:37::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-05.16:38:37::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-05.16:38:37::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-05.16:38:37::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-05.16:38:37::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-05.16:38:37::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-05.16:38:37::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-05.16:38:37::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-05.16:38:37::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-05.16:38:37::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-05.16:38:37::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-05.16:38:37::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-05.16:38:37::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-05.16:38:37::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-05.16:38:37::SCWMssOS::'Finished building libraries'

TRACE::2023-05-05.16:38:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-05.16:38:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-05.16:38:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-05.16:38:38::SCWSystem::Completed Processing the sysconfig arty_sound_triangulation_platform
LOG::2023-05-05.16:38:38::SCWPlatform::Completed generating the artifacts for system configuration arty_sound_triangulation_platform
TRACE::2023-05-05.16:38:38::SCWPlatform::Started preparing the platform 
TRACE::2023-05-05.16:38:38::SCWSystem::Writing the bif file for system config arty_sound_triangulation_platform
TRACE::2023-05-05.16:38:38::SCWSystem::dir created 
TRACE::2023-05-05.16:38:38::SCWSystem::Writing the bif 
TRACE::2023-05-05.16:38:38::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-05.16:38:38::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-05.16:38:38::SCWPlatform::Completed generating the platform
TRACE::2023-05-05.16:38:38::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:38:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-05.16:38:38::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:38:38::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:38:38::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:38::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:38::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:38::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:38:38::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:38:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:38:38::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:38:38::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:38:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:38:38::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:38:38::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e13901286331d3875f031f001344c1ee",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-05.16:38:38::SCWPlatform::updated the xpfm file.
TRACE::2023-05-05.16:38:38::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:38::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:38::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:38::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:38:38::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:38:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:38:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:38:38::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:38:38::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:38:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:38:38::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2023-05-05.16:40:16::SCWPlatform::Started generating the artifacts platform arty_sound_triangulation_platform
TRACE::2023-05-05.16:40:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-05.16:40:16::SCWPlatform::Started generating the artifacts for system configuration arty_sound_triangulation_platform
LOG::2023-05-05.16:40:16::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-05.16:40:16::SCWSystem::Not a boot domain 
LOG::2023-05-05.16:40:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-05.16:40:16::SCWDomain::Generating domain artifcats
TRACE::2023-05-05.16:40:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-05.16:40:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-05.16:40:16::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:16::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:16::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:16::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:40:16::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:40:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:40:16::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:40:16::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:40:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:40:16::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:40:16::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.16:40:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:40:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-05.16:40:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-05.16:40:16::SCWDomain::Building the domain :  standalone_domain
TRACE::2023-05-05.16:40:16::SCWMssOS::doing bsp build ... 
TRACE::2023-05-05.16:40:16::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-05.16:40:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-05.16:40:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.16:40:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:40:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:40:17::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.16:40:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:40:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:40:17::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.16:40:17::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:40:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:40:17::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.16:40:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:40:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:40:17::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.16:40:17::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.16:40:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.16:40:17::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.16:40:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.16:40:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.16:40:18::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.16:40:18::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:40:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:40:18::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.16:40:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:40:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:40:18::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.16:40:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:40:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:40:18::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.16:40:18::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:40:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:40:18::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:19::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-05-05.16:40:19::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-05.16:40:19::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-05.16:40:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.16:40:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:40:19::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:40:19::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.16:40:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:40:19::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:40:19::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.16:40:19::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:40:19::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:40:19::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.16:40:19::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:40:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:40:19::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_8/src"

TRACE::2023-05-05.16:40:19::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.16:40:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.16:40:19::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.16:40:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.16:40:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.16:40:20::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.16:40:20::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:40:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:40:20::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.16:40:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:40:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:40:20::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.16:40:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:40:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:40:20::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.16:40:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.16:40:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.16:40:20::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.16:40:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.16:40:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.16:40:20::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.16:40:21::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:40:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:40:21::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.16:40:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-05.16:40:21::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-05.16:40:21::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.16:40:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.16:40:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.16:40:21::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.16:40:21::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.16:40:21::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.16:40:21::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.16:40:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.16:40:21::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.16:40:21::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.16:40:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:40:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:40:21::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:40:21::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-05.16:40:22::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-05.16:40:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-05.16:40:22::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-05.16:40:22::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-05.16:40:22::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-05.16:40:22::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-05.16:40:22::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-05.16:40:22::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-05.16:40:22::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-05.16:40:22::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-05.16:40:22::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-05.16:40:22::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-05.16:40:22::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-05.16:40:22::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-05.16:40:22::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-05.16:40:22::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-05.16:40:22::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-05.16:40:22::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-05.16:40:22::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-05.16:40:22::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-05.16:40:22::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-05.16:40:22::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-05.16:40:22::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-05.16:40:22::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-05.16:40:22::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-05.16:40:22::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-05.16:40:22::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-05.16:40:22::SCWMssOS::'Finished building libraries'

TRACE::2023-05-05.16:40:22::SCWMssOS::Copying to export directory.
TRACE::2023-05-05.16:40:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-05.16:40:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-05.16:40:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-05.16:40:22::SCWSystem::Completed Processing the sysconfig arty_sound_triangulation_platform
LOG::2023-05-05.16:40:22::SCWPlatform::Completed generating the artifacts for system configuration arty_sound_triangulation_platform
TRACE::2023-05-05.16:40:22::SCWPlatform::Started preparing the platform 
TRACE::2023-05-05.16:40:22::SCWSystem::Writing the bif file for system config arty_sound_triangulation_platform
TRACE::2023-05-05.16:40:22::SCWSystem::dir created 
TRACE::2023-05-05.16:40:22::SCWSystem::Writing the bif 
TRACE::2023-05-05.16:40:22::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-05.16:40:22::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-05.16:40:22::SCWPlatform::Completed generating the platform
TRACE::2023-05-05.16:40:22::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:40:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:40:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:40:22::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:40:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:40:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:40:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:40:22::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:40:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:40:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:40:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:40:22::SCWWriter::formatted JSON is {
	"platformName":	"arty_sound_triangulation_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arty_sound_triangulation_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arty_sound_triangulation_platform",
	"systems":	[{
			"systemName":	"arty_sound_triangulation_platform",
			"systemDesc":	"arty_sound_triangulation_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arty_sound_triangulation_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e13901286331d3875f031f001344c1ee",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.8"],
					"libOptions":	{
						"lwip211":	{
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-05.16:40:22::SCWPlatform::updated the xpfm file.
TRACE::2023-05-05.16:40:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw
TRACE::2023-05-05.16:40:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:40:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:40:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench_w_adc/arty_sound_triangulation_platform/microblaze_0/standalone_domain/bsp/system.mss
