
---------- Begin Simulation Statistics ----------
final_tick                               132976349375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    455                       # Simulator instruction rate (inst/s)
host_mem_usage                               27928492                       # Number of bytes of host memory used
host_op_rate                                      467                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                152951.70                       # Real time elapsed on the host
host_tick_rate                                 528093                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69656460                       # Number of instructions simulated
sim_ops                                      71503878                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080773                       # Number of seconds simulated
sim_ticks                                 80772765000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.187280                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  357993                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435582                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3438                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28349                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            462750                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46988                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           53997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7009                       # Number of indirect misses.
system.cpu.branchPred.lookups                  780730                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  125293                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5165                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5022886                       # Number of instructions committed
system.cpu.committedOps                       5358549                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.484788                       # CPI: cycles per instruction
system.cpu.discardedOps                         73615                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3567405                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            774396                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           361876                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6521712                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402449                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3154                       # number of quiesce instructions executed
system.cpu.numCycles                         12480809                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3154                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3968246     74.05%     74.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9548      0.18%     74.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.23% # Class of committed instruction
system.cpu.op_class_0::MemRead                 843044     15.73%     89.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                537711     10.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5358549                       # Class of committed instruction
system.cpu.quiesceCycles                    116755615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5959097                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40417                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1243940                       # Transaction distribution
system.membus.trans_dist::ReadResp            1262594                       # Transaction distribution
system.membus.trans_dist::WriteReq             547540                       # Transaction distribution
system.membus.trans_dist::WriteResp            547540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3553                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16567                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1619                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1619                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          15002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3659                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        44846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        44846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3516085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3516085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3643633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       560320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72138                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       663478                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112512004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112512004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               114135610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1814511                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000628                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025046                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1813372     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1139      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1814511                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4329322790                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            67945000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43467311                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12948250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66899758                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7430115832                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           75803500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4056813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1014203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5071016                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1014203                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4056813                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5071016                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5071016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5071016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10142032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2739117                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2739117                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23982                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53790                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       528808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6995978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7278602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8009562                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37686                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72138                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8459276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    111935508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116457492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       161700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       161700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127362446                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13373292125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          8708736                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          739                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11064189215                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6543021000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12170439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7302263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5476697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7302263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32251663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7302263                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5476697                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12778961                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12170439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7302263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12778961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12778961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45030624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       161700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       604068                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5061                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447429                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5476697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12778961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18255658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5476697                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2001912                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7478610                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5476697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18255658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2001912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25734268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1240670                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1240663                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       517376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       517376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       133332                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3356682                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5079                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3516085                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4264972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107413524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       161764                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112512004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2111309                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2111309    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2111309                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4650617915                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6720590000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161992896                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168415424                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802692                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674448                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40498224                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40698928                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950673                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071717                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2005538575                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30831779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48681756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2085052109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47078889                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47933929                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95012818                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052617463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78765708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48681756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2180064927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    182059028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81985556                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    166068244                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38647813                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2562053                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23582725                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     13793164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1865322847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    370792705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4056813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2253965529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1040978206                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1015014851                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2055993057                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     13793164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2906301053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1385807555                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4056813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4309958586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       960128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       964992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       960128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       960128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        15002                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           76                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        15078                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11886779                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60218                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11946997                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11886779                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11886779                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11886779                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60218                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11946997                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1774604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77463572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       161764                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79732868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33339456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1210373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1245865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3553                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520929                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     21970326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    959030832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2002705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4121785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             987125648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2815206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30831779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    370792705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7302263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1014203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            412756156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2815206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     52802105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1329823536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7302263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1014203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2002705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4121785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1399881804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     66666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1677201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003456306000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2038                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2038                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2236691                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             551924                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1245872                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520929                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1245872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32532                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42094892280                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6223640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74769002280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33818.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60068.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2734                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1159896                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  483358                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1245858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1069871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.270725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.295838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.400686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4153      3.39%      3.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3721      3.04%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1845      1.51%      7.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2166      1.77%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2756      2.25%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1545      1.26%     13.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1789      1.46%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2189      1.79%     16.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102226     83.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122390                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     610.719333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1378.935120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1552     76.15%     76.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.15%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     76.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     76.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.25%     76.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.10%     76.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          190      9.32%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.15%     86.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.15%     86.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.10%     86.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           28      1.37%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.10%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.10%     88.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.10%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.05%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           74      3.63%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           87      4.27%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.05%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.05%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.20%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.05%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.15%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.05%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           64      3.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2038                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     255.601570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.600760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    422.965560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1465     71.88%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            43      2.11%     73.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.44%     74.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.29%     74.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.25%     74.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.54%     75.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.54%     76.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.25%     76.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.10%     76.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.20%     76.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     76.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.15%     76.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     76.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.10%     76.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.05%     76.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.05%     77.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.15%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            4      0.20%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.05%     77.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.05%     77.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     77.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.10%     77.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      0.44%     78.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          446     21.88%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1760-1791            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2038                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79662592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33338624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79733316                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33339456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       986.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       412.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    987.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    412.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80772881875                       # Total gap between requests
system.mem_ctrls.avgGap                      45717.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1774604                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77390612                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       162148                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21970326.260342828929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 958127556.980375766754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2007458.826004037401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4119408.317890318576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2827091.532647173852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30831778.508510883898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 370770518.998575806618                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7302263.330963104032                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1014203.240411542240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1210373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2274907615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  71941584940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    337271395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    215238330                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 121303132265                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 154520369090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1109849162175                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  96948998600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7609597440                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81966.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59437.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    132627.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41376.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34141044.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3971021.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2371634.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10519639.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5944998.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60399167.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42155593.199999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2263890881.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       723968026.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     773265105.900182                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     695199943.311975                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1043848464.300053                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5602727181.863193                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.364063                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54478954695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4369470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21926442680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6308                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3154                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23136819.277108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    135775586.773374                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3154    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        15125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545309750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3154                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60002821375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  72973528000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1548987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1548987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1548987                       # number of overall hits
system.cpu.icache.overall_hits::total         1548987                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15002                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15002                       # number of overall misses
system.cpu.icache.overall_misses::total         15002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    650990625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    650990625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    650990625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    650990625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1563989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1563989                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1563989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1563989                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009592                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009592                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009592                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009592                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43393.589188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43393.589188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43393.589188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43393.589188                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        15002                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15002                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        15002                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15002                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    627713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    627713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    627713000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    627713000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009592                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009592                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009592                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009592                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41841.954406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41841.954406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41841.954406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41841.954406                       # average overall mshr miss latency
system.cpu.icache.replacements                  14842                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1548987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1548987                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15002                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    650990625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    650990625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1563989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1563989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43393.589188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43393.589188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        15002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    627713000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    627713000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41841.954406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41841.954406                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.944958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5531550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14842                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            372.695728                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.944958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3142980                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3142980                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1347680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1347680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1347680                       # number of overall hits
system.cpu.dcache.overall_hits::total         1347680                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6839                       # number of overall misses
system.cpu.dcache.overall_misses::total          6839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    512262000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    512262000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    512262000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    512262000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1354519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1354519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1354519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1354519                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74903.056002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74903.056002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74903.056002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74903.056002                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3553                       # number of writebacks
system.cpu.dcache.writebacks::total              3553                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1561                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1561                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    389287750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    389287750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    389287750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    389287750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71168125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71168125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003897                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003897                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003897                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003897                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73756.678666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73756.678666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73756.678666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73756.678666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2128.615332                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2128.615332                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5278                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       845369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          845369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    298572125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    298572125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       849315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       849315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75664.502027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75664.502027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3270                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3270                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    274579125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    274579125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71168125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71168125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74878.408781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74878.408781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.952599                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.952599                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       502311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         502311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    213689875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    213689875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       505204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       505204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73864.457311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73864.457311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30164                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30164                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114708625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114708625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71203.367474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71203.367474                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              166131                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.476127                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5423354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5423354                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132976349375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               132977921875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    455                       # Simulator instruction rate (inst/s)
host_mem_usage                               27928492                       # Number of bytes of host memory used
host_op_rate                                      468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                152953.25                       # Real time elapsed on the host
host_tick_rate                                 528098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69658527                       # Number of instructions simulated
sim_ops                                      71506431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080774                       # Number of seconds simulated
sim_ticks                                 80774337500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.178697                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  358106                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435765                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3438                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28367                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            462798                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46988                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           53997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7009                       # Number of indirect misses.
system.cpu.branchPred.lookups                  781031                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  125392                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5165                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5024953                       # Number of instructions committed
system.cpu.committedOps                       5361102                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.484267                       # CPI: cycles per instruction
system.cpu.discardedOps                         73660                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3568645                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            774909                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           362079                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6521831                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402533                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3154                       # number of quiesce instructions executed
system.cpu.numCycles                         12483325                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3154                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3969721     74.05%     74.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9548      0.18%     74.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 843635     15.74%     89.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                538197     10.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5361102                       # Class of committed instruction
system.cpu.quiesceCycles                    116755615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5961494                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1244047                       # Transaction distribution
system.membus.trans_dist::ReadResp            1262709                       # Transaction distribution
system.membus.trans_dist::WriteReq             547540                       # Transaction distribution
system.membus.trans_dist::WriteResp            547540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3554                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16567                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1619                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1619                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          15002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3660                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        44846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        44846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3516306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3516306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3643857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       560448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72138                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       663606                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112519240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112519240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               114142974                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1814619                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000628                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025046                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1813480     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1139      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1814619                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4329437165                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            67945000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43467311                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12948250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66905043                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7430730572                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           75803500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4056734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1014183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5070917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1014183                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4056734                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5070917                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5070917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5070917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10141835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2739346                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2739346                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23982                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53790                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       528808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6995978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7278602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8010020                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37686                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72138                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8459276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    111935508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116457492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127369746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13374093125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          8709194                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          739                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11064875215                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6543250000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12170202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7302121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5476591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7302121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32251035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7302121                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5476591                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12778712                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12170202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7302121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12778712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12778712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45029747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       169000                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       611368                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5290                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447658                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5476591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12778712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18255303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5476591                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2092249                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7568840                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5476591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18255303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2092249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25824142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1240777                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1240777                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       517376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       517376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       133332                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3356682                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5300                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3516306                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4264972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107413524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112519240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2111416                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2111416    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2111416                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4650724915                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6721157000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161996200                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168418728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802760                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674516                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40499050                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40699754                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950690                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071734                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2005540435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30831178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48680808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2085052422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47078814                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47932996                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95011810                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052619249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78764174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48680808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2180064231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    182059028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81985556                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    166068244                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38647813                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2562053                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23582725                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     13792896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1865286534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    370785486                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4056734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2253921649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1040957940                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1014995090                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2055953031                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     13792896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2906244474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1385780577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4056734                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4309874680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       960128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       964992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       960128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       960128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        15002                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           76                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        15078                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11886548                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60217                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11946765                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11886548                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11886548                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11886548                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60217                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11946765                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1774604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77463572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       169000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79740168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33339520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1210373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1245980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3554                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520930                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     21969899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    959012162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2092249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4122497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             987196806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2815944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30831178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    370785486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7302121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1014183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            412748913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2815944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     52801077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1329797648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7302121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1014183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2092249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4122497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1399945719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     66666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1677201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003456306000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2038                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2038                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2236888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             551924                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1245980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520930                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1245980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520930                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32532                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42097834965                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6224185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74774806215                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33817.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60067.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2734                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1159997                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  483358                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1245965                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1069963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.251620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.256216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.423403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4155      3.39%      3.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3722      3.04%      6.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1845      1.51%      7.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2166      1.77%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2756      2.25%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1546      1.26%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1791      1.46%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2189      1.79%     16.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102233     83.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122403                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     610.719333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1378.935120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1552     76.15%     76.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.15%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     76.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     76.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.25%     76.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.10%     76.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          190      9.32%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.15%     86.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.15%     86.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.10%     86.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           28      1.37%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.10%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.10%     88.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.10%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.05%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           74      3.63%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           87      4.27%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.05%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.05%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.20%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.05%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.15%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.05%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           64      3.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2038                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     255.601570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.600760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    422.965560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1465     71.88%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            43      2.11%     73.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.44%     74.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.29%     74.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.25%     74.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.54%     75.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.54%     76.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.25%     76.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.10%     76.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.20%     76.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     76.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.15%     76.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     76.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.10%     76.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.05%     76.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.05%     77.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.15%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            4      0.20%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.05%     77.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.05%     77.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     77.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.10%     77.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      0.44%     78.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          446     21.88%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1760-1791            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2038                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79669568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33338624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79740168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33339520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       986.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       412.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    987.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    412.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80774065875                       # Total gap between requests
system.mem_ctrls.avgGap                      45714.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1774604                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77390612                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       169000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21969898.546057403088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 958108904.328679919243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2092248.667468179483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4120120.452860414982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2827036.495347300079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30831178.281097013503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 370763300.906058192253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7302121.171838765964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1014183.496088717482                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1210373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3554                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2274907615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  71941584940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    343028615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    215285045                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 121303132265                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 154520369090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1109849162175                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  96948998600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7609597440                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81966.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59437.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    129444.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41377.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34131438.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3971021.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2371634.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10519639.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5944998.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60403114.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42160070.399999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2264096400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       723968026.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     773265105.900182                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     695242110.111975                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1043848701.300053                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5602983529.013192                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.365887                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54478954695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4369470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21928015180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6308                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3154                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23136819.277108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    135775586.773374                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3154    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        15125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545309750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3154                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60004393875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  72973528000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1549650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1549650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1549650                       # number of overall hits
system.cpu.icache.overall_hits::total         1549650                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15002                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15002                       # number of overall misses
system.cpu.icache.overall_misses::total         15002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    650990625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    650990625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    650990625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    650990625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1564652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1564652                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1564652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1564652                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009588                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009588                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009588                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009588                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43393.589188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43393.589188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43393.589188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43393.589188                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        15002                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15002                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        15002                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15002                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    627713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    627713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    627713000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    627713000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009588                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009588                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009588                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009588                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41841.954406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41841.954406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41841.954406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41841.954406                       # average overall mshr miss latency
system.cpu.icache.replacements                  14842                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1549650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1549650                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15002                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    650990625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    650990625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1564652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1564652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43393.589188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43393.589188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        15002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    627713000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    627713000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41841.954406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41841.954406                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.944978                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14915286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15277                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            976.322969                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.944978                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3144306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3144306                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1348773                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1348773                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1348773                       # number of overall hits
system.cpu.dcache.overall_hits::total         1348773                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6840                       # number of overall misses
system.cpu.dcache.overall_misses::total          6840                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    512342625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    512342625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    512342625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    512342625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1355613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1355613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1355613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1355613                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74903.892544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74903.892544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74903.892544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74903.892544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3554                       # number of writebacks
system.cpu.dcache.writebacks::total              3554                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1561                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1561                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    389366875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    389366875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    389366875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    389366875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71168125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71168125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003894                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003894                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003894                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003894                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73757.695586                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73757.695586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73757.695586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73757.695586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2128.615332                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2128.615332                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       845976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          845976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    298652750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    298652750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       849923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       849923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75665.758804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75665.758804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3270                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3270                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    274658250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    274658250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71168125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71168125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74879.566521                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74879.566521                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.952599                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.952599                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       502797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         502797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    213689875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    213689875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       505690                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       505690                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73864.457311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73864.457311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30164                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30164                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114708625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114708625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71203.367474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71203.367474                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1356710                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.279054                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5427731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5427731                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132977921875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
