Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Fri Sep 19 03:39:21 2025
| Host             : sec-academic-1.int.seas.harvard.edu running 64-bit unknown
| Command          : report_power -file logic_analyzer_wrapper_power_routed.rpt -pb logic_analyzer_wrapper_power_summary_routed.pb -rpx logic_analyzer_wrapper_power_routed.rpx
| Design           : logic_analyzer_wrapper
| Device           : xc7a75tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.397        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.306        |
| Device Static (W)        | 0.092        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        9 |       --- |             --- |
| Slice Logic              |     0.007 |     3666 |       --- |             --- |
|   LUT as Logic           |     0.006 |     1971 |     47200 |            4.18 |
|   Register               |    <0.001 |     1246 |     94400 |            1.32 |
|   LUT as Distributed RAM |    <0.001 |       32 |     19000 |            0.17 |
|   CARRY4                 |    <0.001 |       46 |     15850 |            0.29 |
|   F7/F8 Muxes            |    <0.001 |        8 |     63400 |            0.01 |
|   Others                 |     0.000 |       37 |       --- |             --- |
| Signals                  |     0.006 |     3401 |       --- |             --- |
| Block RAM                |     0.002 |        2 |       105 |            1.90 |
| MMCM                     |     0.265 |        2 |         6 |           33.33 |
| I/O                      |     0.013 |       43 |       285 |           15.09 |
| Static Power             |     0.092 |          |           |                 |
| Total                    |     0.397 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.031 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.167 |       0.148 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.008 |       0.004 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------+-----------------+
| Clock              | Domain                           | Constraint (ns) |
+--------------------+----------------------------------+-----------------+
| clk_out1_clk_wiz_0 | fclk_gen/inst/clk_out1_clk_wiz_0 |             5.0 |
| clkfbout_clk_wiz_0 | fclk_gen/inst/clkfbout_clk_wiz_0 |            10.0 |
| mmcm0_clk0         | okHI/mmcm0_clk0                  |             9.9 |
| mmcm0_clkfb        | okHI/mmcm0_clkfb                 |             9.9 |
| okUH0              | okUH[0]                          |             9.9 |
| sys_clk            | sys_clk_BUFG                     |             5.0 |
| sys_clk            | sys_clkp                         |             5.0 |
+--------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| logic_analyzer_wrapper |     0.306 |
|   fclk_gen             |     0.160 |
|     inst               |     0.160 |
|   la_inst              |     0.007 |
|   okHI                 |     0.130 |
|     core0              |     0.014 |
|       core0            |     0.014 |
|   ok_to_inst           |     0.003 |
+------------------------+-----------+


