Analysis & Synthesis report for audio_synth_top
Tue Jun 12 21:45:23 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |audio_synth_top|tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note
 11. State Machine - |audio_synth_top|i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state
 12. State Machine - |audio_synth_top|audio_ctrl:audio|mode
 13. State Machine - |audio_synth_top|audio_ctrl:audio|fir_core:filter_r|fir_state
 14. State Machine - |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|fir_state
 15. State Machine - |audio_synth_top|i2c_master:master|fsm_state
 16. State Machine - |audio_synth_top|codec_ctrl:codec|state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated
 23. Source assignments for audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated
 24. Parameter Settings for User Entity Instance: audio_ctrl:audio|fir_core:filter_l
 25. Parameter Settings for User Entity Instance: audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line
 26. Parameter Settings for User Entity Instance: audio_ctrl:audio|fir_core:filter_r
 27. Parameter Settings for User Entity Instance: audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line
 28. Parameter Settings for User Entity Instance: i2s_master:i2s|i2s_fsm_decoder:i2s_decoder
 29. Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0
 30. Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|altsyncram:ram_rtl_0
 31. Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_l|lpm_mult:Mult1
 32. Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_l|lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_r|lpm_mult:Mult1
 34. altsyncram Parameter Settings by Entity Instance
 35. lpm_mult Parameter Settings by Entity Instance
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 12 21:45:23 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; audio_synth_top                                 ;
; Top-level Entity Name              ; audio_synth_top                                 ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,721                                           ;
;     Total combinational functions  ; 1,627                                           ;
;     Dedicated logic registers      ; 293                                             ;
; Total registers                    ; 293                                             ;
; Total pins                         ; 69                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,320                                          ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; audio_synth_top    ; audio_synth_top    ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; ../source/tuner_visual.vhd                         ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/tuner_visual.vhd                                      ;         ;
; ../source/tuner_top.vhd                            ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/tuner_top.vhd                                         ;         ;
; ../source/tuner_tone_by_count.vhd                  ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/tuner_tone_by_count.vhd                               ;         ;
; ../source/tone_gen_pkg.vhd                         ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/tone_gen_pkg.vhd                                      ;         ;
; ../source/sync_block.vhd                           ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/sync_block.vhd                                        ;         ;
; ../source/square_gen.vhd                           ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/square_gen.vhd                                        ;         ;
; ../source/single_port_ram.vhd                      ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/single_port_ram.vhd                                   ;         ;
; ../source/s2p_block.vhd                            ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/s2p_block.vhd                                         ;         ;
; ../source/reg_table_pkg.vhd                        ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/reg_table_pkg.vhd                                     ;         ;
; ../source/p2s_block.vhd                            ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/p2s_block.vhd                                         ;         ;
; ../source/i2s_master.vhd                           ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/i2s_master.vhd                                        ;         ;
; ../source/i2s_fsm_decoder.vhd                      ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/i2s_fsm_decoder.vhd                                   ;         ;
; ../source/i2c_master.vhd                           ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/i2c_master.vhd                                        ;         ;
; ../source/fir_core.vhd                             ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/fir_core.vhd                                          ;         ;
; ../source/dds_sw_ctrl.vhd                          ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/dds_sw_ctrl.vhd                                       ;         ;
; ../source/dds.vhd                                  ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/dds.vhd                                               ;         ;
; ../source/codec_ctrl.vhd                           ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/codec_ctrl.vhd                                        ;         ;
; ../source/clock_div.vhd                            ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/clock_div.vhd                                         ;         ;
; ../source/audio_synth_top.vhd                      ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/audio_synth_top.vhd                                   ;         ;
; ../source/audio_filter_pkg.vhd                     ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/audio_filter_pkg.vhd                                  ;         ;
; ../source/audio_ctrl.vhd                           ; yes             ; User VHDL File                                        ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/source/audio_ctrl.vhd                                        ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;         ;
; aglobal130.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                        ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                            ;         ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                            ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                          ;         ;
; db/altsyncram_71a1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/synthesis/db/altsyncram_71a1.tdf                             ;         ;
; db/audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/synthesis/db/audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;         ;
; multcore.inc                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                          ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                          ;         ;
; altshift.inc                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                          ;         ;
; db/mult_i1t.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/synthesis/db/mult_i1t.tdf                                    ;         ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;         ;
; abs_divider.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                       ;         ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;         ;
; db/lpm_divide_a5m.tdf                              ; yes             ; Auto-Generated Megafunction                           ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/synthesis/db/lpm_divide_a5m.tdf                              ;         ;
; db/sign_div_unsign_hkh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/synthesis/db/sign_div_unsign_hkh.tdf                         ;         ;
; db/alt_u_div_40f.tdf                               ; yes             ; Auto-Generated Megafunction                           ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/synthesis/db/alt_u_div_40f.tdf                               ;         ;
; db/add_sub_lkc.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/synthesis/db/add_sub_lkc.tdf                                 ;         ;
; db/add_sub_mkc.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; //Mac/Home/Desktop/EA999/PROJECT/Audiobocs/synthesis/db/add_sub_mkc.tdf                                 ;         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 1,721                        ;
;                                             ;                              ;
; Total combinational functions               ; 1627                         ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 907                          ;
;     -- 3 input functions                    ; 470                          ;
;     -- <=2 input functions                  ; 250                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 1199                         ;
;     -- arithmetic mode                      ; 428                          ;
;                                             ;                              ;
; Total registers                             ; 293                          ;
;     -- Dedicated logic registers            ; 293                          ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 69                           ;
; Total memory bits                           ; 16320                        ;
; Embedded Multiplier 9-bit elements          ; 4                            ;
; Maximum fan-out node                        ; clock_div:clk_div_1|count[1] ;
; Maximum fan-out                             ; 357                          ;
; Total fan-out                               ; 7456                         ;
; Average fan-out                             ; 3.62                         ;
+---------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |audio_synth_top                                ; 1627 (1)          ; 293 (0)      ; 16320       ; 4            ; 0       ; 2         ; 69   ; 0            ; |audio_synth_top                                                                                                                                    ; work         ;
;    |audio_ctrl:audio|                           ; 490 (42)          ; 89 (4)       ; 16320       ; 4            ; 0       ; 2         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio                                                                                                                   ; work         ;
;       |fir_core:filter_l|                       ; 384 (341)         ; 53 (53)      ; 8160        ; 2            ; 0       ; 1         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l                                                                                                 ; work         ;
;          |lpm_divide:Mod0|                      ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_a5m:auto_generated|     ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|lpm_divide:Mod0|lpm_divide_a5m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_hkh:divider|    ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider                       ; work         ;
;                   |alt_u_div_40f:divider|       ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider ; work         ;
;          |lpm_mult:Mult1|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|lpm_mult:Mult1                                                                                  ; work         ;
;             |mult_i1t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|lpm_mult:Mult1|mult_i1t:auto_generated                                                          ; work         ;
;          |single_port_ram:tap_line|             ; 0 (0)             ; 0 (0)        ; 8160        ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line                                                                        ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 8160        ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0                                                   ; work         ;
;                |altsyncram_71a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8160        ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated                    ; work         ;
;       |fir_core:filter_r|                       ; 64 (64)           ; 32 (32)      ; 8160        ; 2            ; 0       ; 1         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_r                                                                                                 ; work         ;
;          |lpm_mult:Mult1|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_r|lpm_mult:Mult1                                                                                  ; work         ;
;             |mult_i1t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_r|lpm_mult:Mult1|mult_i1t:auto_generated                                                          ; work         ;
;          |single_port_ram:tap_line|             ; 0 (0)             ; 0 (0)        ; 8160        ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line                                                                        ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 8160        ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|altsyncram:ram_rtl_0                                                   ; work         ;
;                |altsyncram_71a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8160        ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated                    ; work         ;
;    |clock_div:clk_div_1|                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|clock_div:clk_div_1                                                                                                                ; work         ;
;    |codec_ctrl:codec|                           ; 22 (22)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|codec_ctrl:codec                                                                                                                   ; work         ;
;    |dds:sin_gen|                                ; 245 (245)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|dds:sin_gen                                                                                                                        ; work         ;
;    |dds_sw_ctrl:dds_ctrl|                       ; 139 (139)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|dds_sw_ctrl:dds_ctrl                                                                                                               ; work         ;
;    |i2c_master:master|                          ; 91 (91)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|i2c_master:master                                                                                                                  ; work         ;
;    |i2s_master:i2s|                             ; 103 (1)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|i2s_master:i2s                                                                                                                     ; work         ;
;       |i2s_fsm_decoder:i2s_decoder|             ; 32 (32)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|i2s_master:i2s|i2s_fsm_decoder:i2s_decoder                                                                                         ; work         ;
;       |p2s_block:p2s_left|                      ; 38 (38)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|i2s_master:i2s|p2s_block:p2s_left                                                                                                  ; work         ;
;       |p2s_block:p2s_right|                     ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|i2s_master:i2s|p2s_block:p2s_right                                                                                                 ; work         ;
;       |s2p_block:s2p_left|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|i2s_master:i2s|s2p_block:s2p_left                                                                                                  ; work         ;
;       |s2p_block:s2p_right|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|i2s_master:i2s|s2p_block:s2p_right                                                                                                 ; work         ;
;    |sync_block:init_audio_sync|                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|sync_block:init_audio_sync                                                                                                         ; work         ;
;    |sync_block:init_codec_sync|                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|sync_block:init_codec_sync                                                                                                         ; work         ;
;    |sync_block:reset_sync|                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|sync_block:reset_sync                                                                                                              ; work         ;
;    |tuner_top:extra_tuner|                      ; 534 (0)           ; 41 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|tuner_top:extra_tuner                                                                                                              ; work         ;
;       |tuner_tone_by_count:tuner_count|         ; 466 (466)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|tuner_top:extra_tuner|tuner_tone_by_count:tuner_count                                                                              ; work         ;
;       |tuner_visual:visual|                     ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_synth_top|tuner_top:extra_tuner|tuner_visual:visual                                                                                          ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+
; Name                                                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+
; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 255          ; 32           ; --           ; --           ; 8160 ; db/Audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif ;
; audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 255          ; 32           ; --           ; --           ; 8160 ; db/Audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |audio_synth_top|tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note                                                              ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+
; Name              ; chosen_note.ABOVE ; chosen_note.E4 ; chosen_note.B3 ; chosen_note.G3 ; chosen_note.D3 ; chosen_note.A2 ; chosen_note.E2 ; chosen_note.BELOW ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+
; chosen_note.BELOW ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ;
; chosen_note.E2    ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1                 ;
; chosen_note.A2    ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1                 ;
; chosen_note.D3    ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1                 ;
; chosen_note.G3    ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1                 ;
; chosen_note.B3    ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1                 ;
; chosen_note.E4    ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                 ;
; chosen_note.ABOVE ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                 ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |audio_synth_top|i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state        ;
+---------------+--------------+---------------+--------------+---------------+------------+
; Name          ; state.hold_r ; state.shift_r ; state.hold_l ; state.shift_l ; state.load ;
+---------------+--------------+---------------+--------------+---------------+------------+
; state.load    ; 0            ; 0             ; 0            ; 0             ; 0          ;
; state.shift_l ; 0            ; 0             ; 0            ; 1             ; 1          ;
; state.hold_l  ; 0            ; 0             ; 1            ; 0             ; 1          ;
; state.shift_r ; 0            ; 1             ; 0            ; 0             ; 1          ;
; state.hold_r  ; 1            ; 0             ; 0            ; 0             ; 1          ;
+---------------+--------------+---------------+--------------+---------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |audio_synth_top|audio_ctrl:audio|mode               ;
+--------------+------------+--------------+------------+--------------+
; Name         ; mode.ADC_F ; mode.Gen_NoF ; mode.Gen_F ; mode.ADC_NoF ;
+--------------+------------+--------------+------------+--------------+
; mode.ADC_NoF ; 0          ; 0            ; 0          ; 0            ;
; mode.Gen_F   ; 0          ; 0            ; 1          ; 1            ;
; mode.Gen_NoF ; 0          ; 1            ; 0          ; 1            ;
; mode.ADC_F   ; 1          ; 0            ; 0          ; 1            ;
+--------------+------------+--------------+------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |audio_synth_top|audio_ctrl:audio|fir_core:filter_r|fir_state                                                   ;
+------------------------+----------------------+---------------------+------------------------+-----------------+----------------+
; Name                   ; fir_state.sample_rdy ; fir_state.tap_x_mac ; fir_state.tap_x_waitrd ; fir_state.tap_0 ; fir_state.idle ;
+------------------------+----------------------+---------------------+------------------------+-----------------+----------------+
; fir_state.idle         ; 0                    ; 0                   ; 0                      ; 0               ; 0              ;
; fir_state.tap_0        ; 0                    ; 0                   ; 0                      ; 1               ; 1              ;
; fir_state.tap_x_waitrd ; 0                    ; 0                   ; 1                      ; 0               ; 1              ;
; fir_state.tap_x_mac    ; 0                    ; 1                   ; 0                      ; 0               ; 1              ;
; fir_state.sample_rdy   ; 1                    ; 0                   ; 0                      ; 0               ; 1              ;
+------------------------+----------------------+---------------------+------------------------+-----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|fir_state                                                   ;
+------------------------+----------------------+---------------------+------------------------+-----------------+----------------+
; Name                   ; fir_state.sample_rdy ; fir_state.tap_x_mac ; fir_state.tap_x_waitrd ; fir_state.tap_0 ; fir_state.idle ;
+------------------------+----------------------+---------------------+------------------------+-----------------+----------------+
; fir_state.idle         ; 0                    ; 0                   ; 0                      ; 0               ; 0              ;
; fir_state.tap_0        ; 0                    ; 0                   ; 0                      ; 1               ; 1              ;
; fir_state.tap_x_waitrd ; 0                    ; 0                   ; 1                      ; 0               ; 1              ;
; fir_state.tap_x_mac    ; 0                    ; 1                   ; 0                      ; 0               ; 1              ;
; fir_state.sample_rdy   ; 1                    ; 0                   ; 0                      ; 0               ; 1              ;
+------------------------+----------------------+---------------------+------------------------+-----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |audio_synth_top|i2c_master:master|fsm_state                                                                                                                                                                      ;
+--------------------------------+------------------+---------------------------+----------------------+-----------------------+--------------------------------+-------------------+----------------------------+------------------+
; Name                           ; fsm_state.S_STOP ; fsm_state.S_WAIT_FOR_STOP ; fsm_state.S_ACK_BYTE ; fsm_state.S_SEND_BYTE ; fsm_state.S_WAIT_FOR_NEXT_BYTE ; fsm_state.S_START ; fsm_state.S_WAIT_FOR_START ; fsm_state.S_IDLE ;
+--------------------------------+------------------+---------------------------+----------------------+-----------------------+--------------------------------+-------------------+----------------------------+------------------+
; fsm_state.S_IDLE               ; 0                ; 0                         ; 0                    ; 0                     ; 0                              ; 0                 ; 0                          ; 0                ;
; fsm_state.S_WAIT_FOR_START     ; 0                ; 0                         ; 0                    ; 0                     ; 0                              ; 0                 ; 1                          ; 1                ;
; fsm_state.S_START              ; 0                ; 0                         ; 0                    ; 0                     ; 0                              ; 1                 ; 0                          ; 1                ;
; fsm_state.S_WAIT_FOR_NEXT_BYTE ; 0                ; 0                         ; 0                    ; 0                     ; 1                              ; 0                 ; 0                          ; 1                ;
; fsm_state.S_SEND_BYTE          ; 0                ; 0                         ; 0                    ; 1                     ; 0                              ; 0                 ; 0                          ; 1                ;
; fsm_state.S_ACK_BYTE           ; 0                ; 0                         ; 1                    ; 0                     ; 0                              ; 0                 ; 0                          ; 1                ;
; fsm_state.S_WAIT_FOR_STOP      ; 0                ; 1                         ; 0                    ; 0                     ; 0                              ; 0                 ; 0                          ; 1                ;
; fsm_state.S_STOP               ; 1                ; 0                         ; 0                    ; 0                     ; 0                              ; 0                 ; 0                          ; 1                ;
+--------------------------------+------------------+---------------------------+----------------------+-----------------------+--------------------------------+-------------------+----------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |audio_synth_top|codec_ctrl:codec|state               ;
+-------------------+------------------+-------------------+------------+
; Name              ; state.WAIT_WRITE ; state.START_WRITE ; state.IDLE ;
+-------------------+------------------+-------------------+------------+
; state.IDLE        ; 0                ; 0                 ; 0          ;
; state.START_WRITE ; 0                ; 1                 ; 1          ;
; state.WAIT_WRITE  ; 1                ; 0                 ; 1          ;
+-------------------+------------------+-------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                                    ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------+
; i2c_master:master|clk_divider[0]                                        ; Merged with i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk           ;
; audio_ctrl:audio|fir_core:filter_r|fir_state.tap_0                      ; Merged with audio_ctrl:audio|fir_core:filter_l|fir_state.tap_0        ;
; audio_ctrl:audio|fir_core:filter_r|fir_state.tap_x_mac                  ; Merged with audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_mac    ;
; audio_ctrl:audio|fir_core:filter_r|tap_counter[7]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|tap_counter[7]         ;
; audio_ctrl:audio|fir_core:filter_r|tap_counter[6]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|tap_counter[6]         ;
; audio_ctrl:audio|fir_core:filter_r|tap_counter[5]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|tap_counter[5]         ;
; audio_ctrl:audio|fir_core:filter_r|tap_counter[4]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|tap_counter[4]         ;
; audio_ctrl:audio|fir_core:filter_r|tap_counter[3]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|tap_counter[3]         ;
; audio_ctrl:audio|fir_core:filter_r|tap_counter[2]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|tap_counter[2]         ;
; audio_ctrl:audio|fir_core:filter_r|tap_counter[1]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|tap_counter[1]         ;
; audio_ctrl:audio|fir_core:filter_r|tap_counter[0]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|tap_counter[0]         ;
; audio_ctrl:audio|fir_core:filter_r|addr_offset[7]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|addr_offset[7]         ;
; audio_ctrl:audio|fir_core:filter_r|addr_offset[6]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|addr_offset[6]         ;
; audio_ctrl:audio|fir_core:filter_r|addr_offset[5]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|addr_offset[5]         ;
; audio_ctrl:audio|fir_core:filter_r|addr_offset[4]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|addr_offset[4]         ;
; audio_ctrl:audio|fir_core:filter_r|addr_offset[3]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|addr_offset[3]         ;
; audio_ctrl:audio|fir_core:filter_r|addr_offset[2]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|addr_offset[2]         ;
; audio_ctrl:audio|fir_core:filter_r|addr_offset[1]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|addr_offset[1]         ;
; audio_ctrl:audio|fir_core:filter_r|addr_offset[0]                       ; Merged with audio_ctrl:audio|fir_core:filter_l|addr_offset[0]         ;
; audio_ctrl:audio|fir_core:filter_r|fir_state.idle                       ; Merged with audio_ctrl:audio|fir_core:filter_l|fir_state.idle         ;
; audio_ctrl:audio|fir_core:filter_r|fir_state.tap_x_waitrd               ; Merged with audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_waitrd ;
; audio_ctrl:audio|fir_core:filter_r|fir_state.sample_rdy                 ; Merged with audio_ctrl:audio|fir_core:filter_l|fir_state.sample_rdy   ;
; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.BELOW ; Lost fanout                                                           ;
; tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|chosen_note.ABOVE ; Lost fanout                                                           ;
; Total Number of Removed Registers = 24                                  ;                                                                       ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 293   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 285   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 225   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; i2c_master:master|scl                               ; 2       ;
; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[6] ; 12      ;
; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[0] ; 5       ;
; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[3] ; 3       ;
; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[2] ; 3       ;
; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[1] ; 3       ;
; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[4] ; 3       ;
; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[5] ; 4       ;
; i2c_master:master|sda                               ; 3       ;
; Total number of inverted registers = 9              ;         ;
+-----------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                              ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; Register Name                                                              ; Megafunction                                                          ; Type ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|addr_reg[0..7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|ram_rtl_0 ; RAM  ;
; audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|addr_reg[0..7] ; audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|ram_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |audio_synth_top|tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|count_clk[16]       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |audio_synth_top|dds:sin_gen|count[1]                                                      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |audio_synth_top|i2s_master:i2s|p2s_block:p2s_right|shiftreg[2]                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |audio_synth_top|i2s_master:i2s|p2s_block:p2s_left|shiftreg[3]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |audio_synth_top|i2c_master:master|byte_count[0]                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |audio_synth_top|i2c_master:master|bit_count[0]                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_r|tap_counter[6]                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |audio_synth_top|audio_ctrl:audio|fir_core:filter_l|tap_counter[2]                         ;
; 8:1                ; 13 bits   ; 65 LEs        ; 13 LEs               ; 52 LEs                 ; Yes        ; |audio_synth_top|i2c_master:master|data[15]                                                ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |audio_synth_top|i2c_master:master|data[11]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |audio_synth_top|codec_ctrl:codec|next_state                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |audio_synth_top|tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|next_chosen_note.G3 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |audio_synth_top|codec_ctrl:codec|next_regcount                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |audio_synth_top|tuner_top:extra_tuner|tuner_visual:visual|\delta:diff[0]                  ;
; 7:1                ; 17 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |audio_synth_top|tuner_top:extra_tuner|tuner_tone_by_count:tuner_count|Selector11          ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |audio_synth_top|i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|Selector3                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |audio_synth_top|i2c_master:master|Selector30                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |audio_synth_top|i2c_master:master|Selector28                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_ctrl:audio|fir_core:filter_l                                  ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; lut_fir        ; A(D"8",D"9",D"11",D"15",D"21",D"27",D"35",D"45",D"55",D"66",D"77",D"89",D"99",D" ; Array/Record ;
; lut_fir        ; 109",D"118",D"124",D"129",D"132",D"132",D"130",D"125",D"119",D"112",D"104",D"95" ;              ;
; lut_fir        ; ,D"86",D"75",D"64",D"52",D"40",D"26",D"12",D"-2",D"-17",D"-33",D"-49",D"-65",D"- ;              ;
; lut_fir        ; 82",D"-99",D"-116",D"-134",D"-151",D"-168",D"-185",D"-202",D"-219",D"-235",D"-25 ;              ;
; lut_fir        ; 1",D"-266",D"-281",D"-295",D"-308",D"-320",D"-330",D"-340",D"-349",D"-356",D"-36 ;              ;
; lut_fir        ; 2",D"-366",D"-369",D"-370",D"-370",D"-367",D"-363",D"-357",D"-349",D"-339",D"-32 ;              ;
; lut_fir        ; 7",D"-312",D"-296",D"-278",D"-257",D"-234",D"-209",D"-182",D"-153",D"-121",D"-88 ;              ;
; lut_fir        ; ",D"-52",D"-15",D"25",D"66",D"110",D"155",D"201",D"250",D"300",D"351",D"404",D"4 ;              ;
; lut_fir        ; 58",D"513",D"569",D"625",D"683",D"741",D"799",D"858",D"917",D"976",D"1034",D"109 ;              ;
; lut_fir        ; 3",D"1151",D"1208",D"1264",D"1320",D"1374",D"1428",D"1480",D"1530",D"1579",D"162 ;              ;
; lut_fir        ; 6",D"1671",D"1714",D"1755",D"1793",D"1830",D"1863",D"1894",D"1923",D"1948",D"197 ;              ;
; lut_fir        ; 1",D"1991",D"2008",D"2022",D"2033",D"2041",D"2045",D"2047",D"2045",D"2041",D"203 ;              ;
; lut_fir        ; 3",D"2022",D"2008",D"1991",D"1971",D"1948",D"1923",D"1894",D"1863",D"1830",D"179 ;              ;
; lut_fir        ; 3",D"1755",D"1714",D"1671",D"1626",D"1579",D"1530",D"1480",D"1428",D"1374",D"132 ;              ;
; lut_fir        ; 0",D"1264",D"1208",D"1151",D"1093",D"1034",D"976",D"917",D"858",D"799",D"741",D" ;              ;
; lut_fir        ; 683",D"625",D"569",D"513",D"458",D"404",D"351",D"300",D"250",D"201",D"155",D"110 ;              ;
; lut_fir        ; ",D"66",D"25",D"-15",D"-52",D"-88",D"-121",D"-153",D"-182",D"-209",D"-234",D"-25 ;              ;
; lut_fir        ; 7",D"-278",D"-296",D"-312",D"-327",D"-339",D"-349",D"-357",D"-363",D"-367",D"-37 ;              ;
; lut_fir        ; 0",D"-370",D"-369",D"-366",D"-362",D"-356",D"-349",D"-340",D"-330",D"-320",D"-30 ;              ;
; lut_fir        ; 8",D"-295",D"-281",D"-266",D"-251",D"-235",D"-219",D"-202",D"-185",D"-168",D"-15 ;              ;
; lut_fir        ; 1",D"-134",D"-116",D"-99",D"-82",D"-65",D"-49",D"-33",D"-17",D"-2",D"12",D"26",D ;              ;
; lut_fir        ; "40",D"52",D"64",D"75",D"86",D"95",D"104",D"112",D"119",D"125",D"130",D"132",D"1 ;              ;
; lut_fir        ; 32",D"129",D"124",D"118",D"109",D"99",D"89",D"77",D"66",D"55",D"45",D"35",D"27", ;              ;
;                ; D"21",D"15",D"11",D"9",D"8")                                                     ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_nbr       ; 255   ; Signed Integer                                                                  ;
; addr_width     ; 8     ; Signed Integer                                                                  ;
; data_width     ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_ctrl:audio|fir_core:filter_r                                  ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; lut_fir        ; A(D"8",D"9",D"11",D"15",D"21",D"27",D"35",D"45",D"55",D"66",D"77",D"89",D"99",D" ; Array/Record ;
; lut_fir        ; 109",D"118",D"124",D"129",D"132",D"132",D"130",D"125",D"119",D"112",D"104",D"95" ;              ;
; lut_fir        ; ,D"86",D"75",D"64",D"52",D"40",D"26",D"12",D"-2",D"-17",D"-33",D"-49",D"-65",D"- ;              ;
; lut_fir        ; 82",D"-99",D"-116",D"-134",D"-151",D"-168",D"-185",D"-202",D"-219",D"-235",D"-25 ;              ;
; lut_fir        ; 1",D"-266",D"-281",D"-295",D"-308",D"-320",D"-330",D"-340",D"-349",D"-356",D"-36 ;              ;
; lut_fir        ; 2",D"-366",D"-369",D"-370",D"-370",D"-367",D"-363",D"-357",D"-349",D"-339",D"-32 ;              ;
; lut_fir        ; 7",D"-312",D"-296",D"-278",D"-257",D"-234",D"-209",D"-182",D"-153",D"-121",D"-88 ;              ;
; lut_fir        ; ",D"-52",D"-15",D"25",D"66",D"110",D"155",D"201",D"250",D"300",D"351",D"404",D"4 ;              ;
; lut_fir        ; 58",D"513",D"569",D"625",D"683",D"741",D"799",D"858",D"917",D"976",D"1034",D"109 ;              ;
; lut_fir        ; 3",D"1151",D"1208",D"1264",D"1320",D"1374",D"1428",D"1480",D"1530",D"1579",D"162 ;              ;
; lut_fir        ; 6",D"1671",D"1714",D"1755",D"1793",D"1830",D"1863",D"1894",D"1923",D"1948",D"197 ;              ;
; lut_fir        ; 1",D"1991",D"2008",D"2022",D"2033",D"2041",D"2045",D"2047",D"2045",D"2041",D"203 ;              ;
; lut_fir        ; 3",D"2022",D"2008",D"1991",D"1971",D"1948",D"1923",D"1894",D"1863",D"1830",D"179 ;              ;
; lut_fir        ; 3",D"1755",D"1714",D"1671",D"1626",D"1579",D"1530",D"1480",D"1428",D"1374",D"132 ;              ;
; lut_fir        ; 0",D"1264",D"1208",D"1151",D"1093",D"1034",D"976",D"917",D"858",D"799",D"741",D" ;              ;
; lut_fir        ; 683",D"625",D"569",D"513",D"458",D"404",D"351",D"300",D"250",D"201",D"155",D"110 ;              ;
; lut_fir        ; ",D"66",D"25",D"-15",D"-52",D"-88",D"-121",D"-153",D"-182",D"-209",D"-234",D"-25 ;              ;
; lut_fir        ; 7",D"-278",D"-296",D"-312",D"-327",D"-339",D"-349",D"-357",D"-363",D"-367",D"-37 ;              ;
; lut_fir        ; 0",D"-370",D"-369",D"-366",D"-362",D"-356",D"-349",D"-340",D"-330",D"-320",D"-30 ;              ;
; lut_fir        ; 8",D"-295",D"-281",D"-266",D"-251",D"-235",D"-219",D"-202",D"-185",D"-168",D"-15 ;              ;
; lut_fir        ; 1",D"-134",D"-116",D"-99",D"-82",D"-65",D"-49",D"-33",D"-17",D"-2",D"12",D"26",D ;              ;
; lut_fir        ; "40",D"52",D"64",D"75",D"86",D"95",D"104",D"112",D"119",D"125",D"130",D"132",D"1 ;              ;
; lut_fir        ; 32",D"129",D"124",D"118",D"109",D"99",D"89",D"77",D"66",D"55",D"45",D"35",D"27", ;              ;
;                ; D"21",D"15",D"11",D"9",D"8")                                                     ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; addr_nbr       ; 255   ; Signed Integer                                                                  ;
; addr_width     ; 8     ; Signed Integer                                                                  ;
; data_width     ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s_master:i2s|i2s_fsm_decoder:i2s_decoder ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; data_size      ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                    ;
+------------------------------------+----------------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                                        ; Untyped                                 ;
; WIDTH_A                            ; 32                                                 ; Untyped                                 ;
; WIDTHAD_A                          ; 8                                                  ; Untyped                                 ;
; NUMWORDS_A                         ; 255                                                ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                 ;
; WIDTH_B                            ; 1                                                  ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                 ;
; INIT_FILE                          ; db/Audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II                                         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_71a1                                    ; Untyped                                 ;
+------------------------------------+----------------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                    ;
+------------------------------------+----------------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                                        ; Untyped                                 ;
; WIDTH_A                            ; 32                                                 ; Untyped                                 ;
; WIDTHAD_A                          ; 8                                                  ; Untyped                                 ;
; NUMWORDS_A                         ; 255                                                ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                 ;
; WIDTH_B                            ; 1                                                  ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                 ;
; INIT_FILE                          ; db/Audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II                                         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_71a1                                    ; Untyped                                 ;
+------------------------------------+----------------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_l|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------------+
; Parameter Name                                 ; Value      ; Type                                 ;
+------------------------------------------------+------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                              ;
; LPM_WIDTHB                                     ; 12         ; Untyped                              ;
; LPM_WIDTHP                                     ; 28         ; Untyped                              ;
; LPM_WIDTHR                                     ; 28         ; Untyped                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                              ;
; LATENCY                                        ; 0          ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                              ;
; USE_EAB                                        ; OFF        ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_i1t   ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                              ;
+------------------------------------------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_l|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                   ;
; LPM_WIDTHD             ; 9              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_a5m ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_ctrl:audio|fir_core:filter_r|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------------+
; Parameter Name                                 ; Value      ; Type                                 ;
+------------------------------------------------+------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                              ;
; LPM_WIDTHB                                     ; 12         ; Untyped                              ;
; LPM_WIDTHP                                     ; 28         ; Untyped                              ;
; LPM_WIDTHR                                     ; 28         ; Untyped                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                              ;
; LATENCY                                        ; 0          ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                              ;
; USE_EAB                                        ; OFF        ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_i1t   ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                              ;
+------------------------------------------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                ;
; Entity Instance                           ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 255                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 255                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 2                                                 ;
; Entity Instance                       ; audio_ctrl:audio|fir_core:filter_l|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 12                                                ;
;     -- LPM_WIDTHP                     ; 28                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; audio_ctrl:audio|fir_core:filter_r|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 12                                                ;
;     -- LPM_WIDTHP                     ; 28                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 12 21:45:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Audiobocs -c audio_synth_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/tuner_visual.vhd
    Info (12022): Found design unit 1: tuner_visual-rtl
    Info (12023): Found entity 1: tuner_visual
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/tuner_top.vhd
    Info (12022): Found design unit 1: tuner_top-struct
    Info (12023): Found entity 1: tuner_top
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/tuner_tone_by_count.vhd
    Info (12022): Found design unit 1: tuner_tone_by_count-rtl
    Info (12023): Found entity 1: tuner_tone_by_count
Info (12021): Found 1 design units, including 0 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/tone_gen_pkg.vhd
    Info (12022): Found design unit 1: tone_gen_pkg
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/sync_block.vhd
    Info (12022): Found design unit 1: sync_block-rtl
    Info (12023): Found entity 1: sync_block
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/square_gen.vhd
    Info (12022): Found design unit 1: square_gen-rtl
    Info (12023): Found entity 1: square_gen
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/single_port_ram.vhd
    Info (12022): Found design unit 1: single_port_ram-beh_ram
    Info (12023): Found entity 1: single_port_ram
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/s2p_block.vhd
    Info (12022): Found design unit 1: s2p_block-rtl
    Info (12023): Found entity 1: s2p_block
Info (12021): Found 1 design units, including 0 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/reg_table_pkg.vhd
    Info (12022): Found design unit 1: reg_table_pkg
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/p2s_block.vhd
    Info (12022): Found design unit 1: p2s_block-rtl
    Info (12023): Found entity 1: p2s_block
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/i2s_master.vhd
    Info (12022): Found design unit 1: i2s_master-top
    Info (12023): Found entity 1: i2s_master
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/i2s_fsm_decoder.vhd
    Info (12022): Found design unit 1: i2s_fsm_decoder-rtl
    Info (12023): Found entity 1: i2s_fsm_decoder
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/i2c_slave_bfm.vhd
    Info (12022): Found design unit 1: i2c_slave_bfm-bfm
    Info (12023): Found entity 1: i2c_slave_bfm
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-rtl
    Info (12023): Found entity 1: i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/fir_core.vhd
    Info (12022): Found design unit 1: fir_core-rtl
    Info (12023): Found entity 1: fir_core
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/dds_sw_ctrl.vhd
    Info (12022): Found design unit 1: dds_sw_ctrl-comb
    Info (12023): Found entity 1: dds_sw_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/dds.vhd
    Info (12022): Found design unit 1: dds-rtl
    Info (12023): Found entity 1: dds
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/codec_ctrl.vhd
    Info (12022): Found design unit 1: codec_ctrl-rtl
    Info (12023): Found entity 1: codec_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/clock_div.vhd
    Info (12022): Found design unit 1: clock_div-rtl
    Info (12023): Found entity 1: clock_div
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/audio_synth_top.vhd
    Info (12022): Found design unit 1: audio_synth_top-top
    Info (12023): Found entity 1: audio_synth_top
Info (12021): Found 1 design units, including 0 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/audio_filter_pkg.vhd
    Info (12022): Found design unit 1: audio_filter_pkg
Info (12021): Found 2 design units, including 1 entities, in source file //mac/home/desktop/ea999/project/audiobocs/source/audio_ctrl.vhd
    Info (12022): Found design unit 1: audio_ctrl-struct
    Info (12023): Found entity 1: audio_ctrl
Info (12127): Elaborating entity "audio_synth_top" for the top level hierarchy
Info (12128): Elaborating entity "clock_div" for hierarchy "clock_div:clk_div_1"
Info (12128): Elaborating entity "sync_block" for hierarchy "sync_block:reset_sync"
Info (12128): Elaborating entity "dds" for hierarchy "dds:sin_gen"
Info (12128): Elaborating entity "dds_sw_ctrl" for hierarchy "dds_sw_ctrl:dds_ctrl"
Info (12128): Elaborating entity "codec_ctrl" for hierarchy "codec_ctrl:codec"
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:master"
Info (12128): Elaborating entity "audio_ctrl" for hierarchy "audio_ctrl:audio"
Info (12128): Elaborating entity "fir_core" for hierarchy "audio_ctrl:audio|fir_core:filter_l"
Info (12128): Elaborating entity "single_port_ram" for hierarchy "audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line"
Info (12128): Elaborating entity "i2s_master" for hierarchy "i2s_master:i2s"
Info (12128): Elaborating entity "i2s_fsm_decoder" for hierarchy "i2s_master:i2s|i2s_fsm_decoder:i2s_decoder"
Info (12128): Elaborating entity "s2p_block" for hierarchy "i2s_master:i2s|s2p_block:s2p_right"
Info (12128): Elaborating entity "p2s_block" for hierarchy "i2s_master:i2s|p2s_block:p2s_right"
Info (12128): Elaborating entity "tuner_top" for hierarchy "tuner_top:extra_tuner"
Info (12128): Elaborating entity "square_gen" for hierarchy "tuner_top:extra_tuner|square_gen:sq_gen"
Info (12128): Elaborating entity "tuner_tone_by_count" for hierarchy "tuner_top:extra_tuner|tuner_tone_by_count:tuner_count"
Info (12128): Elaborating entity "tuner_visual" for hierarchy "tuner_top:extra_tuner|tuner_visual:visual"
Warning (113028): 1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113026): Memory Initialization File Address 255 is not initialized
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 255
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "audio_ctrl:audio|fir_core:filter_r|single_port_ram:tap_line|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 255
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "audio_ctrl:audio|fir_core:filter_l|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "audio_ctrl:audio|fir_core:filter_l|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "audio_ctrl:audio|fir_core:filter_r|Mult1"
Info (12130): Elaborated megafunction instantiation "audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "255"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Audiobocs.ram0_single_port_ram_f2db2a46.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71a1.tdf
    Info (12023): Found entity 1: altsyncram_71a1
Info (12130): Elaborated megafunction instantiation "audio_ctrl:audio|fir_core:filter_l|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "audio_ctrl:audio|fir_core:filter_l|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf
    Info (12023): Found entity 1: mult_i1t
Info (12130): Elaborated megafunction instantiation "audio_ctrl:audio|fir_core:filter_l|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "audio_ctrl:audio|fir_core:filter_l|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf
    Info (12023): Found entity 1: lpm_divide_a5m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf
    Info (12023): Found entity 1: alt_u_div_40f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[6] will power up to High
    Critical Warning (18010): Register i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[5] will power up to High
    Critical Warning (18010): Register i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[4] will power up to High
    Critical Warning (18010): Register i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[3] will power up to High
    Critical Warning (18010): Register i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[2] will power up to High
    Critical Warning (18010): Register i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[1] will power up to High
    Critical Warning (18010): Register i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[0] will power up to High
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 1859 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1722 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 518 megabytes
    Info: Processing ended: Tue Jun 12 21:45:23 2018
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:20


