$date
  Fri Jan 21 16:23:51 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu_tb $end
$var reg 32 ! alu_input_1[31:0] $end
$var reg 32 " alu_input_2[31:0] $end
$var reg 3 # alu_control_in[2:0] $end
$var reg 1 $ alu_zero $end
$var reg 32 % alu_result[31:0] $end
$scope module uut $end
$var reg 32 & a[31:0] $end
$var reg 32 ' b[31:0] $end
$var reg 3 ( alucontrol[2:0] $end
$var reg 32 ) result[31:0] $end
$var reg 1 * zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000100000000000000000001 !
b00000000000000000000000000000001 "
b000 #
0$
b00000000000000000000000000000001 %
b00000000000100000000000000000001 &
b00000000000000000000000000000001 '
b000 (
b00000000000000000000000000000001 )
0*
#10000000
b001 #
b00000000000100000000000000000001 %
b001 (
b00000000000100000000000000000001 )
#20000000
b010 #
b00000000000100000000000000000010 %
b010 (
b00000000000100000000000000000010 )
#30000000
b110 #
b00000000000100000000000000000000 %
b110 (
b00000000000100000000000000000000 )
#40000000
b111 #
1$
b00000000000000000000000000000000 %
b111 (
b00000000000000000000000000000000 )
1*
#50000000
b00000000000100000000000000010000 "
0$
b00000000000000000000000000000001 %
b00000000000100000000000000010000 '
b00000000000000000000000000000001 )
0*
#60000000
b101 #
b101 (
#70000000
