{"Source Block": ["zipcpu/rtl/peripherals/zipmmu.v@651:674@HdlStmProcess", "\tendcase\n\n\tinitial\trtn_err = 1'b0;\n\tinitial\to_cyc   = 1'b0;\n\tinitial\to_rtn_ack = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n\t\to_cyc <= 1'b0;\n\t\to_rtn_ack <= 1'b0;\n\t\trtn_err   <= 1'b0;\n\t\to_rtn_data <= 0;\n\tend else begin\n\t\to_cyc <=  (i_wbm_cyc)&&(!o_rtn_err)&&((!i_err)||(!o_cyc)); /// &&((o_cyc)||(r_valid));\n\n\t\to_rtn_ack  <= (i_wbm_cyc)&&(i_ack)&&(o_cyc);\n\t\to_rtn_data <= i_data;\n\t\trtn_err  <= (i_wbm_cyc)&&(i_err)&&(o_cyc);\n\tend\n\tassign\to_stb = (r_valid);\n\tassign\to_we  =  (r_we);\n\tassign\to_rtn_stall = (i_wbm_cyc)&&(\n\t\t\t(o_rtn_err)\n\t\t\t||((r_pending)&&(!r_valid))\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[660, "\t\to_rtn_ack <= 1'b0;\n"], [662, "\t\to_rtn_data <= 0;\n"], [666, "\t\to_rtn_ack  <= (i_wbm_cyc)&&(i_ack)&&(o_cyc);\n"], [667, "\t\to_rtn_data <= i_data;\n"]], "Add": [[669, "\tgenerate if (OPT_DELAY_RETURN)\n"], [669, "\tbegin\n"], [669, "\t\tinitial\tr_rtn_data = 0;\n"], [669, "\t\tinitial\tr_rtn_ack  = 0;\n"], [669, "\t\talways @(posedge i_clk)\n"], [669, "\t\tif (i_reset)\n"], [669, "\t\tbegin\n"], [669, "\t\t\tr_rtn_ack  <= 0;\n"], [669, "\t\t\tr_rtn_data <= 0;\n"], [669, "\t\tend else begin\n"], [669, "\t\t\tr_rtn_ack  <= (i_wbm_cyc)&&(i_ack)&&(o_cyc);\n"], [669, "\t\t\tr_rtn_data <= i_data;\n"], [669, "\t\tend\n"], [669, "\t\tassign\to_rtn_ack  = r_rtn_ack;\n"], [669, "\t\tassign\to_rtn_data = r_rtn_data;\n"], [669, "\tend else begin\n"], [669, "\t\tassign\to_rtn_ack  = (i_ack)&&(o_cyc);\n"], [669, "\t\tassign\to_rtn_data = i_data;\n"], [669, "\tend endgenerate\n"]]}}