{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755318857400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755318857401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 14:34:17 2025 " "Processing started: Sat Aug 16 14:34:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755318857401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318857401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318857401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755318857576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755318857576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "debug_cpu/serv_top.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_synth_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_synth_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_synth_wrapper " "Found entity 1: serv_synth_wrapper" {  } { { "debug_cpu/serv_synth_wrapper.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_synth_wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "debug_cpu/serv_state.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "debug_cpu/serv_rf_top.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "debug_cpu/serv_rf_ram_if.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_ram_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "debug_cpu/serv_rf_ram.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "debug_cpu/serv_rf_if.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "debug_cpu/serv_mem_if.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_mem_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "debug_cpu/serv_immdec.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_immdec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "debug_cpu/serv_decode.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "debug_cpu/serv_ctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "debug_cpu/serv_csr.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_csr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "debug_cpu/serv_compdec.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "debug_cpu/serv_bufreg2.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_bufreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "debug_cpu/serv_bufreg.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_bufreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "debug_cpu/serv_alu.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "debug_cpu/serv_aligner.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/omdazz_c4_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/omdazz_c4_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 omdazz_c4_platform " "Found entity 1: omdazz_c4_platform" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318862898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318862898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll20-SYN " "Found design unit 1: pll20-SYN" {  } { { "PLL20.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318863166 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL20 " "Found entity 1: PLL20" {  } { { "PLL20.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318863166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318863166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10base_tx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file 10base_tx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318863167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgacode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpgacode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGACode " "Found entity 1: FPGACode" {  } { { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318863168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318863168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff_input_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buff_input_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFF_INPUT_DIFF-CONCURRENT " "Found design unit 1: BUFF_INPUT_DIFF-CONCURRENT" {  } { { "BUFF_INPUT_DIFF.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/BUFF_INPUT_DIFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318863169 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFF_INPUT_DIFF " "Found entity 1: BUFF_INPUT_DIFF" {  } { { "BUFF_INPUT_DIFF.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/BUFF_INPUT_DIFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318863169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318863169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_eth_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_eth_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_eth_packet-SYN " "Found design unit 1: fifo_eth_packet-SYN" {  } { { "FIFO_ETH_PACKET.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FIFO_ETH_PACKET.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318863171 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ETH_PACKET " "Found entity 1: FIFO_ETH_PACKET" {  } { { "FIFO_ETH_PACKET.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FIFO_ETH_PACKET.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318863171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318863171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGACode " "Elaborating entity \"FPGACode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755318863271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20 PLL20:inst " "Elaborating entity \"PLL20\" for hierarchy \"PLL20:inst\"" {  } { { "FPGACode.bdf" "inst" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 120 192 344 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL20:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\"" {  } { { "PLL20.vhd" "altpll_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL20:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL20:inst\|altpll:altpll_component\"" {  } { { "PLL20.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL20:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL20:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL20 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318863293 ""}  } { { "PLL20.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318863293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll20_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll20_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL20_altpll " "Found entity 1: PLL20_altpll" {  } { { "db/pll20_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll20_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318863318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318863318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20_altpll PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated " "Elaborating entity \"PLL20_altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omdazz_c4_platform omdazz_c4_platform:inst2 " "Elaborating entity \"omdazz_c4_platform\" for hierarchy \"omdazz_c4_platform:inst2\"" {  } { { "FPGACode.bdf" "inst2" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_bte omdazz_c4_platform.v(133) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(133): object \"basesoc_ram_bus_bte\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863321 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_cti omdazz_c4_platform.v(134) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(134): object \"basesoc_ram_bus_cti\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863321 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_dat_w omdazz_c4_platform.v(137) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(137): object \"basesoc_ram_bus_dat_w\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863321 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_sel omdazz_c4_platform.v(139) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(139): object \"basesoc_ram_bus_sel\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863321 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_ram_bus_we omdazz_c4_platform.v(141) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(141): object \"basesoc_ram_bus_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re omdazz_c4_platform.v(144) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(144): object \"bus_errors_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we omdazz_c4_platform.v(146) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(146): object \"bus_errors_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_bus_errors_r omdazz_c4_platform.v(149) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(149): object \"csrbank0_bus_errors_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_reset0_we omdazz_c4_platform.v(156) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(156): object \"csrbank0_reset0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_scratch0_we omdazz_c4_platform.v(160) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(160): object \"csrbank0_scratch0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank1_in_r omdazz_c4_platform.v(162) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(162): object \"csrbank1_in_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_out0_we omdazz_c4_platform.v(170) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(170): object \"csrbank2_out0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_en0_we omdazz_c4_platform.v(175) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(175): object \"csrbank3_en0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_ev_enable0_we omdazz_c4_platform.v(179) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(179): object \"csrbank3_ev_enable0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_ev_status_r omdazz_c4_platform.v(184) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(184): object \"csrbank3_ev_status_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_load0_we omdazz_c4_platform.v(191) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(191): object \"csrbank3_load0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_reload0_we omdazz_c4_platform.v(195) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(195): object \"csrbank3_reload0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_update_value0_we omdazz_c4_platform.v(200) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(200): object \"csrbank3_update_value0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_value_r omdazz_c4_platform.v(201) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(201): object \"csrbank3_value_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_ev_enable0_we omdazz_c4_platform.v(208) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(208): object \"csrbank4_ev_enable0_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_ev_status_r omdazz_c4_platform.v(213) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(213): object \"csrbank4_ev_status_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_rxempty_r omdazz_c4_platform.v(217) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(217): object \"csrbank4_rxempty_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_rxfull_r omdazz_c4_platform.v(221) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(221): object \"csrbank4_rxfull_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_txempty_r omdazz_c4_platform.v(226) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(226): object \"csrbank4_txempty_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_txfull_r omdazz_c4_platform.v(230) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(230): object \"csrbank4_txfull_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_err omdazz_c4_platform.v(243) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(243): object \"dbus_err\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_in_re omdazz_c4_platform.v(249) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(249): object \"gpio_in_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_in_we omdazz_c4_platform.v(251) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(251): object \"gpio_in_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_out_re omdazz_c4_platform.v(252) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(252): object \"gpio_out_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ibus_err omdazz_c4_platform.v(262) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(262): object \"ibus_err\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863322 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_bte omdazz_c4_platform.v(280) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(280): object \"interface0_bte\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_cti omdazz_c4_platform.v(281) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(281): object \"interface0_cti\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_ram_bus_bte omdazz_c4_platform.v(339) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(339): object \"ram_bus_ram_bus_bte\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_ram_bus_cti omdazz_c4_platform.v(340) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(340): object \"ram_bus_ram_bus_cti\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready omdazz_c4_platform.v(373) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(373): object \"rx_source_ready\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re omdazz_c4_platform.v(376) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(376): object \"scratch_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_en_re omdazz_c4_platform.v(404) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(404): object \"timer_en_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable_re omdazz_c4_platform.v(406) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(406): object \"timer_enable_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 406 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_irq omdazz_c4_platform.v(408) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(408): object \"timer_irq\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_load_re omdazz_c4_platform.v(409) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(409): object \"timer_load_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_pending_we omdazz_c4_platform.v(414) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(414): object \"timer_pending_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reload_re omdazz_c4_platform.v(415) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(415): object \"timer_reload_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_re omdazz_c4_platform.v(417) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(417): object \"timer_status_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_we omdazz_c4_platform.v(419) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(419): object \"timer_status_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_re omdazz_c4_platform.v(423) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(423): object \"timer_value_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_we omdazz_c4_platform.v(425) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(425): object \"timer_value_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_zero2 omdazz_c4_platform.v(428) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(428): object \"timer_zero2\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_first omdazz_c4_platform.v(442) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(442): object \"tx_sink_first\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last omdazz_c4_platform.v(443) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(443): object \"tx_sink_last\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_enable_re omdazz_c4_platform.v(448) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(448): object \"uart_enable_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_irq omdazz_c4_platform.v(450) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(450): object \"uart_irq\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_pending_we omdazz_c4_platform.v(454) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(454): object \"uart_pending_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx2 omdazz_c4_platform.v(457) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(457): object \"uart_rx2\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_level1 omdazz_c4_platform.v(468) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(468): object \"uart_rx_fifo_level1\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863323 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_first omdazz_c4_platform.v(481) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(481): object \"uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_last omdazz_c4_platform.v(482) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(482): object \"uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_wrport_dat_r omdazz_c4_platform.v(493) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(493): object \"uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_re omdazz_c4_platform.v(500) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(500): object \"uart_rxempty_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_we omdazz_c4_platform.v(502) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(502): object \"uart_rxempty_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_re omdazz_c4_platform.v(503) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(503): object \"uart_rxfull_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 503 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_we omdazz_c4_platform.v(505) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(505): object \"uart_rxfull_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_re omdazz_c4_platform.v(510) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(510): object \"uart_status_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_we omdazz_c4_platform.v(512) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(512): object \"uart_status_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 512 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx2 omdazz_c4_platform.v(515) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(515): object \"uart_tx2\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 515 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_level1 omdazz_c4_platform.v(526) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(526): object \"uart_tx_fifo_level1\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_wrport_dat_r omdazz_c4_platform.v(551) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(551): object \"uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_re omdazz_c4_platform.v(558) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(558): object \"uart_txempty_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_we omdazz_c4_platform.v(560) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(560): object \"uart_txempty_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_re omdazz_c4_platform.v(561) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(561): object \"uart_txfull_re\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_we omdazz_c4_platform.v(563) " "Verilog HDL or VHDL warning at omdazz_c4_platform.v(563): object \"uart_txfull_we\" assigned a value but never read" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755318863324 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 omdazz_c4_platform.v(897) " "Verilog HDL assignment warning at omdazz_c4_platform.v(897): truncated value with size 30 to match size of target (14)" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755318863355 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 511 omdazz_c4_platform.v(1764) " "Verilog HDL warning at omdazz_c4_platform.v(1764): number of words (0) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1764 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755318863534 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 511 omdazz_c4_platform.v(1781) " "Verilog HDL warning at omdazz_c4_platform.v(1781): number of words (0) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1781 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755318863536 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 511 omdazz_c4_platform.v(1798) " "Verilog HDL warning at omdazz_c4_platform.v(1798): number of words (0) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1798 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755318863538 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 511 omdazz_c4_platform.v(1815) " "Verilog HDL warning at omdazz_c4_platform.v(1815): number of words (0) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1815 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755318863540 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.data_a 0 omdazz_c4_platform.v(1702) " "Net \"rom_grain0.data_a\" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1702 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863589 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.waddr_a 0 omdazz_c4_platform.v(1702) " "Net \"rom_grain0.waddr_a\" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1702 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863589 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.data_a 0 omdazz_c4_platform.v(1717) " "Net \"rom_grain1.data_a\" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1717 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863589 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.waddr_a 0 omdazz_c4_platform.v(1717) " "Net \"rom_grain1.waddr_a\" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1717 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863589 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.data_a 0 omdazz_c4_platform.v(1732) " "Net \"rom_grain2.data_a\" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1732 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863589 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.waddr_a 0 omdazz_c4_platform.v(1732) " "Net \"rom_grain2.waddr_a\" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1732 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863589 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.data_a 0 omdazz_c4_platform.v(1747) " "Net \"rom_grain3.data_a\" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1747 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863589 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.waddr_a 0 omdazz_c4_platform.v(1747) " "Net \"rom_grain3.waddr_a\" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1747 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863589 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.we_a 0 omdazz_c4_platform.v(1702) " "Net \"rom_grain0.we_a\" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1702 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863590 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.we_a 0 omdazz_c4_platform.v(1717) " "Net \"rom_grain1.we_a\" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1717 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863590 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.we_a 0 omdazz_c4_platform.v(1732) " "Net \"rom_grain2.we_a\" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1732 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863590 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.we_a 0 omdazz_c4_platform.v(1747) " "Net \"rom_grain3.we_a\" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0'" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1747 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755318863590 "|FPGACode|omdazz_c4_platform:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_top omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top " "Elaborating entity \"serv_rf_top\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\"" {  } { { "debug_cpu/omdazz_c4_platform.v" "serv_rf_top" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram_if omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_rf_ram_if:rf_ram_if " "Elaborating entity \"serv_rf_ram_if\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_rf_ram_if:rf_ram_if\"" {  } { { "debug_cpu/serv_rf_top.v" "rf_ram_if" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serv_rf_ram_if.v(80) " "Verilog HDL assignment warning at serv_rf_ram_if.v(80): truncated value with size 32 to match size of target (5)" {  } { { "debug_cpu/serv_rf_ram_if.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_ram_if.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755318863654 "|FPGACode|omdazz_c4_platform:inst3|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram " "Elaborating entity \"serv_rf_ram\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_rf_ram:rf_ram\"" {  } { { "debug_cpu/serv_rf_top.v" "rf_ram" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_top omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu " "Elaborating entity \"serv_top\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\"" {  } { { "debug_cpu/serv_rf_top.v" "cpu" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_state omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_state:state " "Elaborating entity \"serv_state\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_state:state\"" {  } { { "debug_cpu/serv_top.v" "state" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_decode omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_decode:decode " "Elaborating entity \"serv_decode\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_decode:decode\"" {  } { { "debug_cpu/serv_top.v" "decode" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_immdec omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_immdec:immdec " "Elaborating entity \"serv_immdec\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_immdec:immdec\"" {  } { { "debug_cpu/serv_top.v" "immdec" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_bufreg:bufreg " "Elaborating entity \"serv_bufreg\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_bufreg:bufreg\"" {  } { { "debug_cpu/serv_top.v" "bufreg" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg2 omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_bufreg2:bufreg2 " "Elaborating entity \"serv_bufreg2\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_bufreg2:bufreg2\"" {  } { { "debug_cpu/serv_top.v" "bufreg2" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serv_bufreg2.v(43) " "Verilog HDL assignment warning at serv_bufreg2.v(43): truncated value with size 32 to match size of target (6)" {  } { { "debug_cpu/serv_bufreg2.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_bufreg2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755318863659 "|FPGACode|omdazz_c4_platform:inst3|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_ctrl omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_ctrl:ctrl " "Elaborating entity \"serv_ctrl\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_ctrl:ctrl\"" {  } { { "debug_cpu/serv_top.v" "ctrl" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_alu omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_alu:alu " "Elaborating entity \"serv_alu\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_alu:alu\"" {  } { { "debug_cpu/serv_top.v" "alu" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_if omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_rf_if:rf_if " "Elaborating entity \"serv_rf_if\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_rf_if:rf_if\"" {  } { { "debug_cpu/serv_top.v" "rf_if" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_mem_if omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_mem_if:mem_if " "Elaborating entity \"serv_mem_if\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_mem_if:mem_if\"" {  } { { "debug_cpu/serv_top.v" "mem_if" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_csr omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_csr:csr " "Elaborating entity \"serv_csr\" for hierarchy \"omdazz_c4_platform:inst2\|serv_rf_top:serv_rf_top\|serv_top:cpu\|serv_csr:csr\"" {  } { { "debug_cpu/serv_top.v" "csr" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_INPUT_DIFF BUFF_INPUT_DIFF:inst4 " "Elaborating entity \"BUFF_INPUT_DIFF\" for hierarchy \"BUFF_INPUT_DIFF:inst4\"" {  } { { "FPGACode.bdf" "inst4" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 200 192 312 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318863670 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755318864880 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755318864881 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755318864883 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755318864885 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "omdazz_c4_platform:inst2\|storage " "RAM logic \"omdazz_c4_platform:inst2\|storage\" is uninferred due to asynchronous read logic" {  } { { "debug_cpu/omdazz_c4_platform.v" "storage" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1635 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1755318864885 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "omdazz_c4_platform:inst2\|storage_1 " "RAM logic \"omdazz_c4_platform:inst2\|storage_1\" is uninferred due to asynchronous read logic" {  } { { "debug_cpu/omdazz_c4_platform.v" "storage_1" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1656 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1755318864885 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1755318864885 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "omdazz_c4_platform:inst2\|sram_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"omdazz_c4_platform:inst2\|sram_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "omdazz_c4_platform:inst2\|sram_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"omdazz_c4_platform:inst2\|sram_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "omdazz_c4_platform:inst2\|rom_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"omdazz_c4_platform:inst2\|rom_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6032 " "Parameter NUMWORDS_A set to 6032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "omdazz_c4_platform:inst2\|rom_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"omdazz_c4_platform:inst2\|rom_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6032 " "Parameter NUMWORDS_A set to 6032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "omdazz_c4_platform:inst2\|sram_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"omdazz_c4_platform:inst2\|sram_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "omdazz_c4_platform:inst2\|sram_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"omdazz_c4_platform:inst2\|sram_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "omdazz_c4_platform:inst2\|rom_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"omdazz_c4_platform:inst2\|rom_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6032 " "Parameter NUMWORDS_A set to 6032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram2_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram2_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "omdazz_c4_platform:inst2\|rom_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"omdazz_c4_platform:inst2\|rom_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6032 " "Parameter NUMWORDS_A set to 6032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram3_omdazz_c4_platform_997546e6.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram3_omdazz_c4_platform_997546e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755318865621 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755318865621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:sram_grain0_rtl_0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:sram_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318865648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:sram_grain0_rtl_0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:sram_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318865648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v4a1 " "Found entity 1: altsyncram_v4a1" {  } { { "db/altsyncram_v4a1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_v4a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318865673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318865673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:sram_grain1_rtl_0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:sram_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318865681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:sram_grain1_rtl_0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:sram_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865681 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318865681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45a1 " "Found entity 1: altsyncram_45a1" {  } { { "db/altsyncram_45a1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_45a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318865705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318865705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318865715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6032 " "Parameter \"NUMWORDS_A\" = \"6032\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865715 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318865715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318865739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318865739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318865751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6032 " "Parameter \"NUMWORDS_A\" = \"6032\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865751 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318865751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c481 " "Found entity 1: altsyncram_c481" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318865774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318865774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:sram_grain2_rtl_0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:sram_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318865783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:sram_grain2_rtl_0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:sram_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865783 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318865783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55a1 " "Found entity 1: altsyncram_55a1" {  } { { "db/altsyncram_55a1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_55a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318865808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318865808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:sram_grain3_rtl_0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:sram_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318865816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:sram_grain3_rtl_0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:sram_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865817 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318865817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_65a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65a1 " "Found entity 1: altsyncram_65a1" {  } { { "db/altsyncram_65a1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_65a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318865840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318865840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:rom_grain2_rtl_0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:rom_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318865851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:rom_grain2_rtl_0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:rom_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6032 " "Parameter \"NUMWORDS_A\" = \"6032\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram2_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram2_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865851 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318865851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d481 " "Found entity 1: altsyncram_d481" {  } { { "db/altsyncram_d481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_d481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318865874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318865874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:rom_grain3_rtl_0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:rom_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318865886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:rom_grain3_rtl_0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:rom_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6032 " "Parameter \"NUMWORDS_A\" = \"6032\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram3_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram3_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318865886 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318865886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e481 " "Found entity 1: altsyncram_e481" {  } { { "db/altsyncram_e481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_e481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318865909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318865909 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "2 " "Converted the following 2 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a0 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a1 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a2 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a3 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a4 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a5 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a6 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a7 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a0 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a1 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a2 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a3 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a4 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a5 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a6 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""} { "Info" "IBAL_BAL_RAM_SLICE" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a7 " "RAM block slice \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FPGACode.bdf" "" { Schematic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf" { { 376 408 656 616 "inst2" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1755318865977 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1755318865977 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1755318865977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318866002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:rom_grain0_rtl_0\|altsyncram_b481:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6032 " "Parameter \"NUMWORDS_A\" = \"6032\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866002 ""}  } { { "db/altsyncram_b481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318866002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65b3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_65b3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65b3 " "Found entity 1: altsyncram_65b3" {  } { { "db/altsyncram_65b3.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_65b3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318866030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318866030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i8a " "Found entity 1: decode_i8a" {  } { { "db/decode_i8a.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/decode_i8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318866053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318866053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/mux_9nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318866077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318866077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318866097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"omdazz_c4_platform:inst2\|altsyncram:rom_grain1_rtl_0\|altsyncram_c481:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6032 " "Parameter \"NUMWORDS_A\" = \"6032\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755318866097 ""}  } { { "db/altsyncram_c481.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755318866097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75b3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75b3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75b3 " "Found entity 1: altsyncram_75b3" {  } { { "db/altsyncram_75b3.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_75b3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755318866123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318866123 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755318866266 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1852 0 0 } } { "debug_cpu/omdazz_c4_platform.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v" 1838 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755318866331 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755318866331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755318867076 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755318869292 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "EthernetSwitch 44 " "Ignored 44 assignments for entity \"EthernetSwitch\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH0_RX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH0_RX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH0_RX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH0_RX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH0_TX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH0_TX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH0_TX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH0_TX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH1_RX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH1_RX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH1_RX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH1_RX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH1_TX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH1_TX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH1_TX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH1_TX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH2_RX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH2_RX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH2_RX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH2_RX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH2_TX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH2_TX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH2_TX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH2_TX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH3_RX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH3_RX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH3_RX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH3_RX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH3_TX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH3_TX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH3_TX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH3_TX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH4_RX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH4_RX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH4_RX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH4_RX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH4_TX_N -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH4_TX_N -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH4_TX_P -entity EthernetSwitch " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ETH4_TX_P -entity EthernetSwitch was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity EthernetSwitch -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity EthernetSwitch -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity EthernetSwitch -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1755318869361 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1755318869361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755318869547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755318869547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4471 " "Implemented 4471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755318869711 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755318869711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4317 " "Implemented 4317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755318869711 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755318869711 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1755318869711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755318869711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755318869736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 14:34:29 2025 " "Processing ended: Sat Aug 16 14:34:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755318869736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755318869736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755318869736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755318869736 ""}
