

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7'
================================================================
* Date:           Mon May 20 14:16:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_6_VITIS_LOOP_37_7  |       16|       16|         2|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      12|      3|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|    189|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                                  Module                                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_U    |kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R  |        0|  12|   3|    0|    16|   12|     1|          192|
    +-------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                                                          |        0|  12|   3|    0|    16|   12|     1|          192|
    +-------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |P_prior_V_d0             |         +|   0|  0|  39|          32|          32|
    |add_ln36_1_fu_108_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln36_fu_120_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln37_fu_176_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln813_1_fu_164_p2    |         +|   0|  0|  13|           4|           4|
    |icmp_ln36_fu_102_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln37_fu_126_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln36_1_fu_140_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln36_fu_132_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 114|          58|          55|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten16_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_2_fu_46                               |   9|          2|    3|          6|
    |indvar_flatten16_fu_50                  |   9|          2|    5|         10|
    |j_fu_42                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |P_prior_V_addr_1_reg_241  |  4|   0|    4|          0|
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |i_2_fu_46                 |  3|   0|    3|          0|
    |indvar_flatten16_fu_50    |  5|   0|    5|          0|
    |j_fu_42                   |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 18|   0|   18|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|P_prior_V_address0  |  out|    4|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_ce0       |  out|    1|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_we0       |  out|    1|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_d0        |  out|   32|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_address1  |  out|    4|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_ce1       |  out|    1|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_q1        |   in|   32|   ap_memory|                                                   P_prior_V|         array|
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten16"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body83.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i5 %indvar_flatten16" [kalman_hls/kalman.cpp:36]   --->   Operation 12 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp_eq  i5 %indvar_flatten16_load, i5 16" [kalman_hls/kalman.cpp:36]   --->   Operation 14 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%add_ln36_1 = add i5 %indvar_flatten16_load, i5 1" [kalman_hls/kalman.cpp:36]   --->   Operation 15 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.cond.cleanup82.i, void %for.body110.i.preheader.exitStub" [kalman_hls/kalman.cpp:36]   --->   Operation 16 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [kalman_hls/kalman.cpp:37]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2_load = load i3 %i_2" [kalman_hls/kalman.cpp:36]   --->   Operation 18 'load' 'i_2_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.65ns)   --->   "%add_ln36 = add i3 %i_2_load, i3 1" [kalman_hls/kalman.cpp:36]   --->   Operation 19 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln37 = icmp_eq  i3 %j_load, i3 4" [kalman_hls/kalman.cpp:37]   --->   Operation 20 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i3 0, i3 %j_load" [kalman_hls/kalman.cpp:36]   --->   Operation 21 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%select_ln36_1 = select i1 %icmp_ln37, i3 %add_ln36, i3 %i_2_load" [kalman_hls/kalman.cpp:36]   --->   Operation 22 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i3 %select_ln36_1"   --->   Operation 23 'trunc' 'trunc_ln813' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln813, i2 0"   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i3 %select_ln36"   --->   Operation 25 'zext' 'zext_ln813' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln813_1 = add i4 %tmp_s, i4 %zext_ln813"   --->   Operation 26 'add' 'add_ln813_1' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i4 %add_ln813_1"   --->   Operation 27 'zext' 'zext_ln813_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i12 %Q, i64 0, i64 %zext_ln813_1"   --->   Operation 28 'getelementptr' 'Q_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%P_prior_V_addr_1 = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln813_1"   --->   Operation 29 'getelementptr' 'P_prior_V_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%P_prior_V_load = load i4 %P_prior_V_addr_1"   --->   Operation 30 'load' 'P_prior_V_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%Q_load = load i4 %Q_addr"   --->   Operation 31 'load' 'Q_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 16> <ROM>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln37 = add i3 %select_ln36, i3 1" [kalman_hls/kalman.cpp:37]   --->   Operation 32 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln37 = store i5 %add_ln36_1, i5 %indvar_flatten16" [kalman_hls/kalman.cpp:37]   --->   Operation 33 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln37 = store i3 %select_ln36_1, i3 %i_2" [kalman_hls/kalman.cpp:37]   --->   Operation 34 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln37 = store i3 %add_ln37, i3 %j" [kalman_hls/kalman.cpp:37]   --->   Operation 35 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_6_VITIS_LOOP_37_7_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kalman_hls/kalman.cpp:37]   --->   Operation 39 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%P_prior_V_load = load i4 %P_prior_V_addr_1"   --->   Operation 40 'load' 'P_prior_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%Q_load = load i4 %Q_addr"   --->   Operation 41 'load' 'Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 16> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %Q_load"   --->   Operation 42 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i13 %sext_ln813"   --->   Operation 43 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln813 = add i32 %zext_ln813_2, i32 %P_prior_V_load"   --->   Operation 44 'add' 'add_ln813' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln813 = store i32 %add_ln813, i4 %P_prior_V_addr_1"   --->   Operation 45 'store' 'store_ln813' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body83.i" [kalman_hls/kalman.cpp:37]   --->   Operation 46 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ P_prior_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ Q]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i_2                   (alloca           ) [ 010]
indvar_flatten16      (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten16_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln36             (icmp             ) [ 010]
add_ln36_1            (add              ) [ 000]
br_ln36               (br               ) [ 000]
j_load                (load             ) [ 000]
i_2_load              (load             ) [ 000]
add_ln36              (add              ) [ 000]
icmp_ln37             (icmp             ) [ 000]
select_ln36           (select           ) [ 000]
select_ln36_1         (select           ) [ 000]
trunc_ln813           (trunc            ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
zext_ln813            (zext             ) [ 000]
add_ln813_1           (add              ) [ 000]
zext_ln813_1          (zext             ) [ 000]
Q_addr                (getelementptr    ) [ 011]
P_prior_V_addr_1      (getelementptr    ) [ 011]
add_ln37              (add              ) [ 000]
store_ln37            (store            ) [ 000]
store_ln37            (store            ) [ 000]
store_ln37            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln37     (specloopname     ) [ 000]
P_prior_V_load        (load             ) [ 000]
Q_load                (load             ) [ 000]
sext_ln813            (sext             ) [ 000]
zext_ln813_2          (zext             ) [ 000]
add_ln813             (add              ) [ 000]
store_ln813           (store            ) [ 000]
br_ln37               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="P_prior_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_prior_V"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_36_6_VITIS_LOOP_37_7_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten16_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten16/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="Q_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="P_prior_V_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_prior_V_addr_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="1"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="74" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="P_prior_V_load/1 store_ln813/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="3" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="indvar_flatten16_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten16_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln36_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln36_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_2_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln36_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln37_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln36_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln36_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln813_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln813_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln813_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln813_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln37_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln37_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln37_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln37_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln813_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln813_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln813_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="j_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_2_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten16_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten16 "/>
</bind>
</comp>

<comp id="236" class="1005" name="Q_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="P_prior_V_addr_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="P_prior_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="77"><net_src comp="61" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="83"><net_src comp="54" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="114" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="114" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="126" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="120" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="117" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="132" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="180"><net_src comp="132" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="108" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="140" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="176" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="78" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="68" pin="7"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="215"><net_src comp="42" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="222"><net_src comp="46" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="229"><net_src comp="50" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="239"><net_src comp="54" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="244"><net_src comp="61" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: P_prior_V | {2 }
	Port: Q | {}
 - Input state : 
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 : P_prior_V | {1 2 }
	Port: kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 : Q | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten16_load : 1
		icmp_ln36 : 2
		add_ln36_1 : 2
		br_ln36 : 3
		j_load : 1
		i_2_load : 1
		add_ln36 : 2
		icmp_ln37 : 2
		select_ln36 : 3
		select_ln36_1 : 3
		trunc_ln813 : 4
		tmp_s : 5
		zext_ln813 : 4
		add_ln813_1 : 6
		zext_ln813_1 : 7
		Q_addr : 8
		P_prior_V_addr_1 : 8
		P_prior_V_load : 9
		Q_load : 9
		add_ln37 : 4
		store_ln37 : 3
		store_ln37 : 4
		store_ln37 : 5
	State 2
		sext_ln813 : 1
		zext_ln813_2 : 2
		add_ln813 : 3
		store_ln813 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln36_1_fu_108  |    0    |    13   |
|          |    add_ln36_fu_120   |    0    |    11   |
|    add   |  add_ln813_1_fu_164  |    0    |    13   |
|          |    add_ln37_fu_176   |    0    |    11   |
|          |   add_ln813_fu_205   |    0    |    39   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln36_fu_102   |    0    |    9    |
|          |   icmp_ln37_fu_126   |    0    |    8    |
|----------|----------------------|---------|---------|
|  select  |  select_ln36_fu_132  |    0    |    3    |
|          | select_ln36_1_fu_140 |    0    |    3    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln813_fu_148  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_152     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln813_fu_160  |    0    |    0    |
|   zext   |  zext_ln813_1_fu_170 |    0    |    0    |
|          |  zext_ln813_2_fu_201 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln813_fu_197  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   110   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|P_prior_V_addr_1_reg_241|    4   |
|     Q_addr_reg_236     |    4   |
|       i_2_reg_219      |    3   |
|indvar_flatten16_reg_226|    5   |
|        j_reg_212       |    3   |
+------------------------+--------+
|          Total         |   19   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   19   |   128  |
+-----------+--------+--------+--------+
