
*** Running vivado
    with args -log e_array_maximum.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source e_array_maximum.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source e_array_maximum.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2362.645 ; gain = 97.055 ; free physical = 316769 ; free virtual = 368556
Command: read_checkpoint -auto_incremental -incremental /home/ubhks/masterarbeit_ubhks/git_work/Maximum1/Maximum1.srcs/utils_1/imports/synth_1/e_array_maximum.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ubhks/masterarbeit_ubhks/git_work/Maximum1/Maximum1.srcs/utils_1/imports/synth_1/e_array_maximum.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top e_array_maximum -part xcvu160-flgb2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu160'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu160'
INFO: [Device 21-403] Loading part xcvu160-flgb2104-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1312195
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3608.676 ; gain = 367.738 ; free physical = 315418 ; free virtual = 367206
Synthesis current peak Physical Memory [PSS] (MB): peak = 2583.319; parent = 2437.065; children = 146.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5199.793; parent = 3608.680; children = 1591.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'e_array_maximum' [/home/ubhks/masterarbeit_ubhks/git_work/Maximum1/Maximum1.srcs/sources_1/new/e_array_maximum.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'e_array_maximum' (0#1) [/home/ubhks/masterarbeit_ubhks/git_work/Maximum1/Maximum1.srcs/sources_1/new/e_array_maximum.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 4952.512 ; gain = 1711.574 ; free physical = 314742 ; free virtual = 366543
Synthesis current peak Physical Memory [PSS] (MB): peak = 3855.812; parent = 3709.562; children = 146.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6543.629; parent = 4952.516; children = 1591.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 4952.512 ; gain = 1711.574 ; free physical = 314742 ; free virtual = 366542
Synthesis current peak Physical Memory [PSS] (MB): peak = 3855.812; parent = 3709.562; children = 146.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6543.629; parent = 4952.516; children = 1591.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 4952.512 ; gain = 1711.574 ; free physical = 314741 ; free virtual = 366542
Synthesis current peak Physical Memory [PSS] (MB): peak = 3855.812; parent = 3709.562; children = 146.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6543.629; parent = 4952.516; children = 1591.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4952.512 ; gain = 0.000 ; free physical = 314639 ; free virtual = 366440
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubhks/masterarbeit_ubhks/git_work/Maximum1/Maximum1.srcs/constrs_1/new/cons1.xdc]
Finished Parsing XDC File [/home/ubhks/masterarbeit_ubhks/git_work/Maximum1/Maximum1.srcs/constrs_1/new/cons1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5016.543 ; gain = 0.000 ; free physical = 314334 ; free virtual = 366135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.8 . Memory (MB): peak = 5016.543 ; gain = 0.000 ; free physical = 314327 ; free virtual = 366128
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 314853 ; free virtual = 366654
Synthesis current peak Physical Memory [PSS] (MB): peak = 3855.812; parent = 3709.562; children = 146.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6575.645; parent = 4984.531; children = 1591.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu160-flgb2104-2-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:08 ; elapsed = 00:04:35 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 304552 ; free virtual = 356368
Synthesis current peak Physical Memory [PSS] (MB): peak = 13102.331; parent = 3709.562; children = 9796.089
Synthesis current peak Virtual Memory [VSS] (MB): peak = 22704.281; parent = 4988.449; children = 17719.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 32    
	   2 Input    8 Bit       Adders := 64    
	   2 Input    7 Bit       Adders := 128   
	   2 Input    6 Bit       Adders := 256   
	   2 Input    5 Bit       Adders := 512   
	   2 Input    4 Bit       Adders := 1024  
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 16    
	   2 Input    9 Bit        Muxes := 32    
	   2 Input    8 Bit        Muxes := 64    
	   2 Input    7 Bit        Muxes := 128   
	 128 Input    7 Bit        Muxes := 64    
	   2 Input    6 Bit        Muxes := 4352  
	  32 Input    6 Bit        Muxes := 256   
	  16 Input    6 Bit        Muxes := 512   
	   4 Input    6 Bit        Muxes := 2048  
	  64 Input    6 Bit        Muxes := 256   
	 128 Input    6 Bit        Muxes := 64    
	  32 Input    5 Bit        Muxes := 256   
	   2 Input    5 Bit        Muxes := 512   
	  16 Input    4 Bit        Muxes := 512   
	   2 Input    4 Bit        Muxes := 1024  
	   2 Input    2 Bit        Muxes := 2048  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1560 (col length:112)
BRAMs: 6552 (col length: RAMB18 336 RAMB36 168)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:29 ; elapsed = 00:11:02 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301861 ; free virtual = 354114
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24793.664; parent = 4988.449; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:42 ; elapsed = 00:11:18 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301491 ; free virtual = 353896
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:56 ; elapsed = 00:11:33 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301710 ; free virtual = 354115
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:57 ; elapsed = 00:11:34 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301675 ; free virtual = 354114
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:00 ; elapsed = 00:11:38 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301673 ; free virtual = 354112
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:00 ; elapsed = 00:11:39 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301672 ; free virtual = 354112
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:00 ; elapsed = 00:11:39 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301671 ; free virtual = 354111
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:00 ; elapsed = 00:11:40 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301672 ; free virtual = 354112
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:00 ; elapsed = 00:11:40 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301671 ; free virtual = 354111
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:00 ; elapsed = 00:11:41 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301670 ; free virtual = 354109
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    14|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:00 ; elapsed = 00:11:41 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 301670 ; free virtual = 354110
Synthesis current peak Physical Memory [PSS] (MB): peak = 13930.563; parent = 3709.562; children = 10947.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 24803.117; parent = 4993.984; children = 19809.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:30 ; elapsed = 00:11:19 . Memory (MB): peak = 5016.543 ; gain = 1711.574 ; free physical = 312207 ; free virtual = 364647
Synthesis Optimization Complete : Time (s): cpu = 00:11:03 ; elapsed = 00:11:47 . Memory (MB): peak = 5016.543 ; gain = 1775.605 ; free physical = 312251 ; free virtual = 364647
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5016.543 ; gain = 0.000 ; free physical = 312226 ; free virtual = 364622
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5016.543 ; gain = 0.000 ; free physical = 312163 ; free virtual = 364559
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6b484273
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:13 ; elapsed = 00:11:58 . Memory (MB): peak = 5016.543 ; gain = 2636.055 ; free physical = 312432 ; free virtual = 364828
INFO: [Common 17-1381] The checkpoint '/home/ubhks/masterarbeit_ubhks/git_work/Maximum1/Maximum1.runs/synth_1/e_array_maximum.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file e_array_maximum_utilization_synth.rpt -pb e_array_maximum_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 17 13:04:06 2023...
