{"file":{"path":"F:\\DOCUMENT\\DVD\\DVD-033\\_1364.1._IEEE_Standard_for_Verilog[a]_Register_Transfer_Level_Synthesis_(2002)(en)(109s).pdf","name":"_1364.1._IEEE_Standard_for_Verilog[a]_Register_Transfer_Level_Synthesis_(2002)(en)(109s).pdf","ext":".pdf","length":520768,"dir":"F:\\DOCUMENT\\DVD\\DVD-033","creation":"2019-12-18T04:22:51","lastaccess":"2020-03-05T00:23:58","lastwrite":"2019-12-18T04:22:51"},"hash":{"md5":"6FD0AC1AA389FB18DE0F4C0E5BECABAA","sha1":"4AFED661EAAA0EED4BA79C1D01E343FD4372B58A"},"tika":{"content-type":"application/pdf","creation-date":"2000-11-14T10:10:46","last-modified":"2002-12-19T18:19:37","last-save-date":"2002-12-19T18:19:37","x-parsed-by":["org.apache.tika.parser.DefaultParser","org.apache.tika.parser.pdf.PDFParser"],"access_permission.assemble_document":"true","access_permission.can_modify":"true","access_permission.can_print":"true","access_permission.can_print_degraded":"true","access_permission.extract_content":"true","access_permission.extract_for_accessibility":"true","access_permission.fill_in_form":"true","access_permission.modify_annotations":"true","created":"2000-11-14T10:10:46","date":"2002-12-19T18:19:37","dc.format":"application/pdf; version=1.3","dcterms.created":"2000-11-14T10:10:46","dcterms.modified":"2002-12-19T18:19:37","meta.creation-date":"2000-11-14T10:10:46","meta.save-date":"2002-12-19T18:19:37","modified":"2002-12-19T18:19:37","pdf.pdfversion":"2020-01-03T00:00:00","pdf.charsperpage":["347","897","4878","2691","1982","311","5540","3624","0","1836","3424","2729","2821","3605","2807","1096","1347","2127","1584","1455","1082","2634","1948","1522","1783","2861","2266","2620","1943","2042","1041","1722","1383","2041","1842","1500","2528","1172","1063","1366","2485","2415","2403","1703","832","1115","1769","835","1318","2041","1058","2302","987","652","1554","1951","1919","1499","1730","1692","1468","2053","1952","1614","1846","1890","2132","1254","1390","1124","1467","734","544","1377","1569","2064","2411","1534","1990","1687","2442","1257","1965","1818","1391","1736","1576","2034","1693","2049","1925","2347","1488","2091","1931","1803","1670","1185","1471","1408","150","2293","1813","1773","2016","2559","2078","2229","1380"],"pdf.docinfo.created":"2000-11-14T10:10:46","pdf.docinfo.creator_tool":"IEEE Copyright","pdf.docinfo.modified":"2002-12-19T18:19:37","pdf.docinfo.producer":"Acrobat Distiller 4.05 for Macintosh","pdf.encrypted":"false","pdf.hasmarkedcontent":"false","pdf.hasxfa":"false","pdf.hasxmp":"false","pdf.unmappedunicodecharsperpage":["0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0"],"producer":"Acrobat Distiller 4.05 for Macintosh","xmp.creatortool":"IEEE Copyright"},"sha256":"F1DCF68386EE3C4DAC23277BE45716C2F34FA6181F9F3AE6C96499085A913F08","clean.language":"en","clean.title":"ieee std. 1364.1 - 2002 ieee standard for verilog register transfer level synthesis - ieee std 1364.1-2002","clean.pageCount":"109"}