# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PRODUCT_SELECTOR.srcs/sources_1/new/PRODUCT_SELECTOR.vhd" \
"../../../../PRODUCT_SELECTOR.srcs/sim_1/new/PRODUCT_SELECTOR_tb.vhd" \

# Do not sort compile order
nosort
