// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=16.780550,HLS_SYN_LAT=9745,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=58,HLS_SYN_FF=14582,HLS_SYN_LUT=13085,HLS_VERSION=2019_1}" *)

module conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_2_address1,
        input_2_ce1,
        input_2_q1,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_3_address1,
        input_3_ce1,
        input_3_q1,
        input_4_address0,
        input_4_ce0,
        input_4_q0,
        input_4_address1,
        input_4_ce1,
        input_4_q1,
        input_5_address0,
        input_5_ce0,
        input_5_q0,
        input_5_address1,
        input_5_ce1,
        input_5_q1,
        conv_out_address0,
        conv_out_ce0,
        conv_out_we0,
        conv_out_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state71 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] input_0_address0;
output   input_0_ce0;
input  [31:0] input_0_q0;
output  [7:0] input_0_address1;
output   input_0_ce1;
input  [31:0] input_0_q1;
output  [7:0] input_1_address0;
output   input_1_ce0;
input  [31:0] input_1_q0;
output  [7:0] input_1_address1;
output   input_1_ce1;
input  [31:0] input_1_q1;
output  [7:0] input_2_address0;
output   input_2_ce0;
input  [31:0] input_2_q0;
output  [7:0] input_2_address1;
output   input_2_ce1;
input  [31:0] input_2_q1;
output  [7:0] input_3_address0;
output   input_3_ce0;
input  [31:0] input_3_q0;
output  [7:0] input_3_address1;
output   input_3_ce1;
input  [31:0] input_3_q1;
output  [7:0] input_4_address0;
output   input_4_ce0;
input  [31:0] input_4_q0;
output  [7:0] input_4_address1;
output   input_4_ce1;
input  [31:0] input_4_q1;
output  [7:0] input_5_address0;
output   input_5_ce0;
input  [31:0] input_5_q0;
output  [7:0] input_5_address1;
output   input_5_ce1;
input  [31:0] input_5_q1;
output  [10:0] conv_out_address0;
output   conv_out_ce0;
output   conv_out_we0;
output  [31:0] conv_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] input_0_address0;
reg input_0_ce0;
reg[7:0] input_0_address1;
reg input_0_ce1;
reg[7:0] input_1_address0;
reg input_1_ce0;
reg[7:0] input_1_address1;
reg input_1_ce1;
reg[7:0] input_2_address0;
reg input_2_ce0;
reg[7:0] input_2_address1;
reg input_2_ce1;
reg[7:0] input_3_address0;
reg input_3_ce0;
reg[7:0] input_3_address1;
reg input_3_ce1;
reg[7:0] input_4_address0;
reg input_4_ce0;
reg[7:0] input_4_address1;
reg input_4_ce1;
reg[7:0] input_5_address0;
reg input_5_ce0;
reg[7:0] input_5_address1;
reg input_5_ce1;
reg conv_out_ce0;
reg conv_out_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] conv_bias_address0;
reg    conv_bias_ce0;
wire   [31:0] conv_bias_q0;
wire   [3:0] conv_weights_0_0_0_address0;
reg    conv_weights_0_0_0_ce0;
wire   [31:0] conv_weights_0_0_0_q0;
wire   [3:0] conv_weights_0_0_1_address0;
reg    conv_weights_0_0_1_ce0;
wire   [31:0] conv_weights_0_0_1_q0;
wire   [3:0] conv_weights_0_0_2_address0;
reg    conv_weights_0_0_2_ce0;
wire   [31:0] conv_weights_0_0_2_q0;
wire   [3:0] conv_weights_0_0_3_address0;
reg    conv_weights_0_0_3_ce0;
wire   [31:0] conv_weights_0_0_3_q0;
wire   [3:0] conv_weights_0_0_4_address0;
reg    conv_weights_0_0_4_ce0;
wire   [31:0] conv_weights_0_0_4_q0;
wire   [3:0] conv_weights_0_0_5_address0;
reg    conv_weights_0_0_5_ce0;
wire   [31:0] conv_weights_0_0_5_q0;
wire   [3:0] conv_weights_0_1_0_address0;
reg    conv_weights_0_1_0_ce0;
wire   [31:0] conv_weights_0_1_0_q0;
wire   [3:0] conv_weights_0_1_1_address0;
reg    conv_weights_0_1_1_ce0;
wire   [31:0] conv_weights_0_1_1_q0;
wire   [3:0] conv_weights_0_1_2_address0;
reg    conv_weights_0_1_2_ce0;
wire   [31:0] conv_weights_0_1_2_q0;
wire   [3:0] conv_weights_0_1_3_address0;
reg    conv_weights_0_1_3_ce0;
wire   [31:0] conv_weights_0_1_3_q0;
wire   [3:0] conv_weights_0_1_4_address0;
reg    conv_weights_0_1_4_ce0;
wire   [31:0] conv_weights_0_1_4_q0;
wire   [3:0] conv_weights_0_1_5_address0;
reg    conv_weights_0_1_5_ce0;
wire   [31:0] conv_weights_0_1_5_q0;
wire   [3:0] conv_weights_0_2_0_address0;
reg    conv_weights_0_2_0_ce0;
wire   [31:0] conv_weights_0_2_0_q0;
wire   [3:0] conv_weights_0_2_1_address0;
reg    conv_weights_0_2_1_ce0;
wire   [31:0] conv_weights_0_2_1_q0;
wire   [3:0] conv_weights_0_2_2_address0;
reg    conv_weights_0_2_2_ce0;
wire   [31:0] conv_weights_0_2_2_q0;
wire   [3:0] conv_weights_0_2_3_address0;
reg    conv_weights_0_2_3_ce0;
wire   [31:0] conv_weights_0_2_3_q0;
wire   [3:0] conv_weights_0_2_4_address0;
reg    conv_weights_0_2_4_ce0;
wire   [31:0] conv_weights_0_2_4_q0;
wire   [3:0] conv_weights_0_2_5_address0;
reg    conv_weights_0_2_5_ce0;
wire   [31:0] conv_weights_0_2_5_q0;
wire   [3:0] conv_weights_1_0_0_address0;
reg    conv_weights_1_0_0_ce0;
wire   [31:0] conv_weights_1_0_0_q0;
wire   [3:0] conv_weights_1_0_1_address0;
reg    conv_weights_1_0_1_ce0;
wire   [31:0] conv_weights_1_0_1_q0;
wire   [3:0] conv_weights_1_0_2_address0;
reg    conv_weights_1_0_2_ce0;
wire   [31:0] conv_weights_1_0_2_q0;
wire   [3:0] conv_weights_1_0_3_address0;
reg    conv_weights_1_0_3_ce0;
wire   [31:0] conv_weights_1_0_3_q0;
wire   [3:0] conv_weights_1_0_4_address0;
reg    conv_weights_1_0_4_ce0;
wire   [31:0] conv_weights_1_0_4_q0;
wire   [3:0] conv_weights_1_0_5_address0;
reg    conv_weights_1_0_5_ce0;
wire   [31:0] conv_weights_1_0_5_q0;
wire   [3:0] conv_weights_1_1_0_address0;
reg    conv_weights_1_1_0_ce0;
wire   [31:0] conv_weights_1_1_0_q0;
wire   [3:0] conv_weights_1_1_1_address0;
reg    conv_weights_1_1_1_ce0;
wire   [31:0] conv_weights_1_1_1_q0;
wire   [3:0] conv_weights_1_1_2_address0;
reg    conv_weights_1_1_2_ce0;
wire   [31:0] conv_weights_1_1_2_q0;
wire   [3:0] conv_weights_1_1_3_address0;
reg    conv_weights_1_1_3_ce0;
wire   [31:0] conv_weights_1_1_3_q0;
wire   [3:0] conv_weights_1_1_4_address0;
reg    conv_weights_1_1_4_ce0;
wire   [31:0] conv_weights_1_1_4_q0;
wire   [3:0] conv_weights_1_1_5_address0;
reg    conv_weights_1_1_5_ce0;
wire   [31:0] conv_weights_1_1_5_q0;
wire   [3:0] conv_weights_1_2_0_address0;
reg    conv_weights_1_2_0_ce0;
wire   [31:0] conv_weights_1_2_0_q0;
wire   [3:0] conv_weights_1_2_1_address0;
reg    conv_weights_1_2_1_ce0;
wire   [31:0] conv_weights_1_2_1_q0;
wire   [3:0] conv_weights_1_2_2_address0;
reg    conv_weights_1_2_2_ce0;
wire   [31:0] conv_weights_1_2_2_q0;
wire   [3:0] conv_weights_1_2_3_address0;
reg    conv_weights_1_2_3_ce0;
wire   [31:0] conv_weights_1_2_3_q0;
wire   [3:0] conv_weights_1_2_4_address0;
reg    conv_weights_1_2_4_ce0;
wire   [31:0] conv_weights_1_2_4_q0;
wire   [3:0] conv_weights_1_2_5_address0;
reg    conv_weights_1_2_5_ce0;
wire   [31:0] conv_weights_1_2_5_q0;
wire   [3:0] conv_weights_2_0_0_address0;
reg    conv_weights_2_0_0_ce0;
wire   [31:0] conv_weights_2_0_0_q0;
wire   [3:0] conv_weights_2_0_1_address0;
reg    conv_weights_2_0_1_ce0;
wire   [31:0] conv_weights_2_0_1_q0;
wire   [3:0] conv_weights_2_0_2_address0;
reg    conv_weights_2_0_2_ce0;
wire   [31:0] conv_weights_2_0_2_q0;
wire   [3:0] conv_weights_2_0_3_address0;
reg    conv_weights_2_0_3_ce0;
wire   [31:0] conv_weights_2_0_3_q0;
wire   [3:0] conv_weights_2_0_4_address0;
reg    conv_weights_2_0_4_ce0;
wire   [31:0] conv_weights_2_0_4_q0;
wire   [3:0] conv_weights_2_0_5_address0;
reg    conv_weights_2_0_5_ce0;
wire   [31:0] conv_weights_2_0_5_q0;
wire   [3:0] conv_weights_2_1_0_address0;
reg    conv_weights_2_1_0_ce0;
wire   [31:0] conv_weights_2_1_0_q0;
wire   [3:0] conv_weights_2_1_1_address0;
reg    conv_weights_2_1_1_ce0;
wire   [31:0] conv_weights_2_1_1_q0;
wire   [3:0] conv_weights_2_1_2_address0;
reg    conv_weights_2_1_2_ce0;
wire   [31:0] conv_weights_2_1_2_q0;
wire   [3:0] conv_weights_2_1_3_address0;
reg    conv_weights_2_1_3_ce0;
wire   [31:0] conv_weights_2_1_3_q0;
wire   [3:0] conv_weights_2_1_4_address0;
reg    conv_weights_2_1_4_ce0;
wire   [31:0] conv_weights_2_1_4_q0;
wire   [3:0] conv_weights_2_1_5_address0;
reg    conv_weights_2_1_5_ce0;
wire   [31:0] conv_weights_2_1_5_q0;
wire   [3:0] conv_weights_2_2_0_address0;
reg    conv_weights_2_2_0_ce0;
wire   [31:0] conv_weights_2_2_0_q0;
wire   [3:0] conv_weights_2_2_1_address0;
reg    conv_weights_2_2_1_ce0;
wire   [31:0] conv_weights_2_2_1_q0;
wire   [3:0] conv_weights_2_2_2_address0;
reg    conv_weights_2_2_2_ce0;
wire   [31:0] conv_weights_2_2_2_q0;
wire   [3:0] conv_weights_2_2_3_address0;
reg    conv_weights_2_2_3_ce0;
wire   [31:0] conv_weights_2_2_3_q0;
wire   [3:0] conv_weights_2_2_4_address0;
reg    conv_weights_2_2_4_ce0;
wire   [31:0] conv_weights_2_2_4_q0;
wire   [3:0] conv_weights_2_2_5_address0;
reg    conv_weights_2_2_5_ce0;
wire   [31:0] conv_weights_2_2_5_q0;
reg   [10:0] indvar_flatten75_reg_1418;
reg   [3:0] r_0_reg_1429;
reg   [8:0] indvar_flatten_reg_1440;
reg   [3:0] c_0_reg_1451;
reg   [4:0] f_0_reg_1462;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_state18_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_state28_pp0_stage1_iter5;
wire    ap_block_state33_pp0_stage1_iter6;
wire    ap_block_state38_pp0_stage1_iter7;
wire    ap_block_state43_pp0_stage1_iter8;
wire    ap_block_state48_pp0_stage1_iter9;
wire    ap_block_state53_pp0_stage1_iter10;
wire    ap_block_state58_pp0_stage1_iter11;
wire    ap_block_state63_pp0_stage1_iter12;
wire    ap_block_state68_pp0_stage1_iter13;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln51_reg_2224;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_state19_pp0_stage2_iter3;
wire    ap_block_state24_pp0_stage2_iter4;
wire    ap_block_state29_pp0_stage2_iter5;
wire    ap_block_state34_pp0_stage2_iter6;
wire    ap_block_state39_pp0_stage2_iter7;
wire    ap_block_state44_pp0_stage2_iter8;
wire    ap_block_state49_pp0_stage2_iter9;
wire    ap_block_state54_pp0_stage2_iter10;
wire    ap_block_state59_pp0_stage2_iter11;
wire    ap_block_state64_pp0_stage2_iter12;
wire    ap_block_state69_pp0_stage2_iter13;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_state20_pp0_stage3_iter3;
wire    ap_block_state25_pp0_stage3_iter4;
wire    ap_block_state30_pp0_stage3_iter5;
wire    ap_block_state35_pp0_stage3_iter6;
wire    ap_block_state40_pp0_stage3_iter7;
wire    ap_block_state45_pp0_stage3_iter8;
wire    ap_block_state50_pp0_stage3_iter9;
wire    ap_block_state55_pp0_stage3_iter10;
wire    ap_block_state60_pp0_stage3_iter11;
wire    ap_block_state65_pp0_stage3_iter12;
wire    ap_block_state70_pp0_stage3_iter13;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_state21_pp0_stage4_iter3;
wire    ap_block_state26_pp0_stage4_iter4;
wire    ap_block_state31_pp0_stage4_iter5;
wire    ap_block_state36_pp0_stage4_iter6;
wire    ap_block_state41_pp0_stage4_iter7;
wire    ap_block_state46_pp0_stage4_iter8;
wire    ap_block_state51_pp0_stage4_iter9;
wire    ap_block_state56_pp0_stage4_iter10;
wire    ap_block_state61_pp0_stage4_iter11;
wire    ap_block_state66_pp0_stage4_iter12;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_state27_pp0_stage0_iter5;
wire    ap_block_state32_pp0_stage0_iter6;
wire    ap_block_state37_pp0_stage0_iter7;
wire    ap_block_state42_pp0_stage0_iter8;
wire    ap_block_state47_pp0_stage0_iter9;
wire    ap_block_state52_pp0_stage0_iter10;
wire    ap_block_state57_pp0_stage0_iter11;
wire    ap_block_state62_pp0_stage0_iter12;
wire    ap_block_state67_pp0_stage0_iter13;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1673;
reg   [31:0] reg_1702;
reg   [31:0] reg_1709;
reg   [31:0] reg_1716;
reg   [31:0] reg_1722;
wire   [0:0] icmp_ln51_fu_1747_p2;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter1_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter2_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter3_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter4_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter5_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter6_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter7_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter8_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter9_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter10_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter11_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter12_reg;
reg   [0:0] icmp_ln51_reg_2224_pp0_iter13_reg;
wire   [10:0] add_ln51_fu_1753_p2;
reg   [10:0] add_ln51_reg_2228;
wire   [0:0] icmp_ln54_fu_1759_p2;
reg   [0:0] icmp_ln54_reg_2233;
wire   [3:0] select_ln82_1_fu_1773_p3;
reg   [3:0] select_ln82_1_reg_2238;
wire   [7:0] mul_ln73_fu_1785_p2;
reg   [7:0] mul_ln73_reg_2244;
wire   [3:0] select_ln82_2_fu_1797_p3;
reg   [3:0] select_ln82_2_reg_2249;
wire   [3:0] add_ln82_fu_1813_p2;
reg   [3:0] add_ln82_reg_2254;
wire   [4:0] select_ln82_6_fu_1865_p3;
reg   [4:0] select_ln82_6_reg_2259;
wire   [3:0] select_ln82_7_fu_1873_p3;
reg   [3:0] select_ln82_7_reg_2265;
wire   [7:0] zext_ln82_1_fu_1881_p1;
reg   [7:0] zext_ln82_1_reg_2270;
wire   [7:0] zext_ln82_2_fu_1915_p1;
reg   [7:0] zext_ln82_2_reg_2307;
wire   [3:0] select_ln82_9_fu_1941_p3;
reg   [3:0] select_ln82_9_reg_2343;
wire   [63:0] zext_ln60_fu_1949_p1;
reg   [63:0] zext_ln60_reg_2348;
reg   [63:0] zext_ln60_reg_2348_pp0_iter1_reg;
reg   [63:0] zext_ln60_reg_2348_pp0_iter2_reg;
reg   [63:0] zext_ln60_reg_2348_pp0_iter3_reg;
reg   [63:0] zext_ln60_reg_2348_pp0_iter4_reg;
reg   [63:0] zext_ln60_reg_2348_pp0_iter5_reg;
reg   [63:0] zext_ln60_reg_2348_pp0_iter6_reg;
wire   [8:0] add_ln54_fu_2007_p2;
reg   [8:0] add_ln54_reg_2623;
wire   [7:0] mul_ln73_1_fu_2016_p2;
reg   [7:0] mul_ln73_1_reg_2628;
wire   [7:0] zext_ln82_3_fu_2037_p1;
reg   [7:0] zext_ln82_3_reg_2664;
reg   [31:0] conv_weights_0_1_5_l_reg_2755;
reg   [31:0] conv_weights_0_2_0_l_reg_2760;
reg   [31:0] conv_weights_0_2_1_l_reg_2765;
reg   [31:0] conv_weights_0_2_2_l_reg_2770;
reg   [31:0] conv_weights_0_2_3_l_reg_2775;
reg   [31:0] conv_weights_0_2_4_l_reg_2780;
reg   [31:0] conv_weights_0_2_5_l_reg_2785;
reg   [31:0] conv_weights_1_0_0_l_reg_2790;
reg   [31:0] conv_weights_1_0_1_l_reg_2795;
reg   [31:0] conv_weights_1_0_2_l_reg_2800;
reg   [31:0] conv_weights_1_0_3_l_reg_2805;
reg   [31:0] conv_weights_1_0_4_l_reg_2810;
reg   [31:0] conv_weights_1_0_5_l_reg_2815;
reg   [31:0] conv_weights_1_1_0_l_reg_2820;
reg   [31:0] conv_weights_1_1_1_l_reg_2825;
reg   [31:0] conv_weights_1_1_2_l_reg_2830;
reg   [31:0] conv_weights_1_1_3_l_reg_2835;
reg   [31:0] conv_weights_1_1_4_l_reg_2840;
reg   [31:0] conv_weights_1_1_5_l_reg_2845;
reg   [31:0] conv_weights_1_2_0_l_reg_2850;
reg   [31:0] conv_weights_1_2_1_l_reg_2855;
reg   [31:0] conv_weights_1_2_2_l_reg_2860;
reg   [31:0] conv_weights_1_2_3_l_reg_2865;
reg   [31:0] conv_weights_1_2_4_l_reg_2870;
reg   [31:0] conv_weights_1_2_5_l_reg_2875;
reg   [31:0] conv_weights_2_0_0_l_reg_2880;
reg   [31:0] conv_weights_2_0_1_l_reg_2885;
reg   [31:0] conv_weights_2_0_2_l_reg_2890;
reg   [31:0] conv_weights_2_0_3_l_reg_2895;
reg   [31:0] conv_weights_2_0_4_l_reg_2900;
reg   [31:0] conv_weights_2_0_5_l_reg_2905;
reg   [31:0] conv_weights_2_1_0_l_reg_2910;
reg   [31:0] conv_weights_2_1_1_l_reg_2915;
reg   [31:0] conv_weights_2_1_2_l_reg_2920;
reg   [31:0] conv_weights_2_1_3_l_reg_2925;
reg   [31:0] conv_weights_2_1_4_l_reg_2930;
reg   [31:0] conv_weights_2_1_5_l_reg_2935;
reg   [31:0] conv_weights_2_2_0_l_reg_2940;
reg   [31:0] conv_weights_2_2_1_l_reg_2945;
reg   [31:0] conv_weights_2_2_2_l_reg_2950;
reg   [31:0] conv_weights_2_2_3_l_reg_2955;
reg   [31:0] conv_weights_2_2_4_l_reg_2960;
reg   [31:0] conv_weights_2_2_5_l_reg_2965;
wire   [7:0] mul_ln73_2_fu_2058_p2;
reg   [7:0] mul_ln73_2_reg_2970;
wire   [31:0] grp_fu_1527_p2;
reg   [31:0] tmp_s_reg_3037;
wire   [31:0] grp_fu_1533_p2;
reg   [31:0] tmp_2_0_0_1_reg_3042;
wire   [31:0] grp_fu_1539_p2;
reg   [31:0] tmp_2_0_0_2_reg_3047;
wire   [31:0] grp_fu_1545_p2;
reg   [31:0] tmp_2_0_0_3_reg_3052;
wire   [31:0] grp_fu_1551_p2;
reg   [31:0] tmp_2_0_0_4_reg_3057;
wire   [31:0] grp_fu_1557_p2;
reg   [31:0] tmp_2_0_0_5_reg_3062;
wire   [31:0] grp_fu_1563_p2;
reg   [31:0] tmp_2_0_1_reg_3067;
wire   [31:0] grp_fu_1569_p2;
reg   [31:0] tmp_2_0_1_1_reg_3072;
wire   [31:0] grp_fu_1575_p2;
reg   [31:0] tmp_2_0_1_2_reg_3077;
wire   [31:0] grp_fu_1581_p2;
reg   [31:0] tmp_2_0_1_3_reg_3082;
wire   [31:0] grp_fu_1587_p2;
reg   [31:0] tmp_2_0_1_4_reg_3087;
wire   [7:0] add_ln73_14_fu_2120_p2;
reg   [7:0] add_ln73_14_reg_3152;
reg   [31:0] tmp_2_0_1_5_reg_3157;
reg   [31:0] tmp_2_0_2_reg_3162;
reg   [31:0] tmp_2_0_2_reg_3162_pp0_iter1_reg;
reg   [31:0] tmp_2_0_2_1_reg_3167;
reg   [31:0] tmp_2_0_2_1_reg_3167_pp0_iter1_reg;
reg   [31:0] tmp_2_0_2_2_reg_3172;
reg   [31:0] tmp_2_0_2_2_reg_3172_pp0_iter1_reg;
reg   [31:0] tmp_2_0_2_3_reg_3177;
reg   [31:0] tmp_2_0_2_3_reg_3177_pp0_iter1_reg;
reg   [31:0] tmp_2_0_2_4_reg_3182;
reg   [31:0] tmp_2_0_2_4_reg_3182_pp0_iter1_reg;
reg   [31:0] tmp_2_0_2_5_reg_3187;
reg   [31:0] tmp_2_0_2_5_reg_3187_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_3192;
reg   [31:0] tmp_2_1_reg_3192_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_3192_pp0_iter2_reg;
reg   [31:0] tmp_2_1_0_1_reg_3197;
reg   [31:0] tmp_2_1_0_1_reg_3197_pp0_iter1_reg;
reg   [31:0] tmp_2_1_0_1_reg_3197_pp0_iter2_reg;
reg   [31:0] tmp_2_1_0_2_reg_3202;
reg   [31:0] tmp_2_1_0_2_reg_3202_pp0_iter1_reg;
reg   [31:0] tmp_2_1_0_2_reg_3202_pp0_iter2_reg;
reg   [31:0] tmp_2_1_0_3_reg_3207;
reg   [31:0] tmp_2_1_0_3_reg_3207_pp0_iter1_reg;
reg   [31:0] tmp_2_1_0_3_reg_3207_pp0_iter2_reg;
reg   [31:0] input_4_load_5_reg_3212;
wire   [11:0] add_ln82_2_fu_2146_p2;
reg   [11:0] add_ln82_2_reg_3247;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter1_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter2_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter3_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter4_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter5_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter6_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter7_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter8_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter9_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter10_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter11_reg;
reg   [11:0] add_ln82_2_reg_3247_pp0_iter12_reg;
reg   [31:0] tmp_2_1_0_4_reg_3252;
reg   [31:0] tmp_2_1_0_4_reg_3252_pp0_iter1_reg;
reg   [31:0] tmp_2_1_0_4_reg_3252_pp0_iter2_reg;
reg   [31:0] tmp_2_1_0_5_reg_3257;
reg   [31:0] tmp_2_1_0_5_reg_3257_pp0_iter1_reg;
reg   [31:0] tmp_2_1_0_5_reg_3257_pp0_iter2_reg;
reg   [31:0] tmp_2_1_1_reg_3262;
reg   [31:0] tmp_2_1_1_reg_3262_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_reg_3262_pp0_iter2_reg;
reg   [31:0] tmp_2_1_1_1_reg_3267;
reg   [31:0] tmp_2_1_1_1_reg_3267_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_1_reg_3267_pp0_iter2_reg;
reg   [31:0] tmp_2_1_1_2_reg_3272;
reg   [31:0] tmp_2_1_1_2_reg_3272_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_2_reg_3272_pp0_iter2_reg;
reg   [31:0] tmp_2_1_1_3_reg_3277;
reg   [31:0] tmp_2_1_1_3_reg_3277_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_3_reg_3277_pp0_iter2_reg;
reg   [31:0] tmp_2_1_1_4_reg_3282;
reg   [31:0] tmp_2_1_1_4_reg_3282_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_4_reg_3282_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_3287;
reg   [31:0] tmp_2_1_2_reg_3287_pp0_iter1_reg;
reg   [31:0] tmp_2_1_2_reg_3287_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_3287_pp0_iter3_reg;
reg   [31:0] tmp_2_1_2_1_reg_3292;
reg   [31:0] tmp_2_1_2_1_reg_3292_pp0_iter1_reg;
reg   [31:0] tmp_2_1_2_1_reg_3292_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_1_reg_3292_pp0_iter3_reg;
reg   [31:0] tmp_2_1_2_2_reg_3297;
reg   [31:0] tmp_2_1_2_2_reg_3297_pp0_iter1_reg;
reg   [31:0] tmp_2_1_2_2_reg_3297_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_2_reg_3297_pp0_iter3_reg;
reg   [31:0] tmp_2_1_2_3_reg_3302;
reg   [31:0] tmp_2_1_2_3_reg_3302_pp0_iter1_reg;
reg   [31:0] tmp_2_1_2_3_reg_3302_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_3_reg_3302_pp0_iter3_reg;
reg   [31:0] input_5_load_7_reg_3307;
wire   [4:0] f_fu_2152_p2;
reg   [4:0] f_reg_3312;
wire   [8:0] select_ln54_fu_2157_p3;
reg   [8:0] select_ln54_reg_3317;
reg   [31:0] tmp_2_1_1_5_reg_3322;
reg   [31:0] tmp_2_1_1_5_reg_3322_pp0_iter2_reg;
reg   [31:0] tmp_2_1_1_5_reg_3322_pp0_iter3_reg;
reg   [31:0] tmp_2_1_2_4_reg_3327;
reg   [31:0] tmp_2_1_2_4_reg_3327_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_4_reg_3327_pp0_iter3_reg;
reg   [31:0] tmp_2_1_2_4_reg_3327_pp0_iter4_reg;
reg   [31:0] tmp_2_1_2_5_reg_3332;
reg   [31:0] tmp_2_1_2_5_reg_3332_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_5_reg_3332_pp0_iter3_reg;
reg   [31:0] tmp_2_1_2_5_reg_3332_pp0_iter4_reg;
reg   [31:0] tmp_2_2_reg_3337;
reg   [31:0] tmp_2_2_reg_3337_pp0_iter2_reg;
reg   [31:0] tmp_2_2_reg_3337_pp0_iter3_reg;
reg   [31:0] tmp_2_2_reg_3337_pp0_iter4_reg;
reg   [31:0] tmp_2_2_reg_3337_pp0_iter5_reg;
reg   [31:0] tmp_2_2_0_1_reg_3342;
reg   [31:0] tmp_2_2_0_1_reg_3342_pp0_iter2_reg;
reg   [31:0] tmp_2_2_0_1_reg_3342_pp0_iter3_reg;
reg   [31:0] tmp_2_2_0_1_reg_3342_pp0_iter4_reg;
reg   [31:0] tmp_2_2_0_1_reg_3342_pp0_iter5_reg;
reg   [31:0] tmp_2_2_0_2_reg_3347;
reg   [31:0] tmp_2_2_0_2_reg_3347_pp0_iter2_reg;
reg   [31:0] tmp_2_2_0_2_reg_3347_pp0_iter3_reg;
reg   [31:0] tmp_2_2_0_2_reg_3347_pp0_iter4_reg;
reg   [31:0] tmp_2_2_0_2_reg_3347_pp0_iter5_reg;
reg   [31:0] tmp_2_2_0_3_reg_3352;
reg   [31:0] tmp_2_2_0_3_reg_3352_pp0_iter2_reg;
reg   [31:0] tmp_2_2_0_3_reg_3352_pp0_iter3_reg;
reg   [31:0] tmp_2_2_0_3_reg_3352_pp0_iter4_reg;
reg   [31:0] tmp_2_2_0_3_reg_3352_pp0_iter5_reg;
reg   [31:0] tmp_2_2_0_4_reg_3357;
reg   [31:0] tmp_2_2_0_4_reg_3357_pp0_iter2_reg;
reg   [31:0] tmp_2_2_0_4_reg_3357_pp0_iter3_reg;
reg   [31:0] tmp_2_2_0_4_reg_3357_pp0_iter4_reg;
reg   [31:0] tmp_2_2_0_4_reg_3357_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_reg_3362;
reg   [31:0] tmp_2_2_1_reg_3362_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_reg_3362_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_reg_3362_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_reg_3362_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_reg_3362_pp0_iter6_reg;
reg   [31:0] tmp_2_2_1_1_reg_3367;
reg   [31:0] tmp_2_2_1_1_reg_3367_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_1_reg_3367_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_1_reg_3367_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_1_reg_3367_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_1_reg_3367_pp0_iter6_reg;
reg   [31:0] tmp_2_2_1_2_reg_3372;
reg   [31:0] tmp_2_2_1_2_reg_3372_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_2_reg_3372_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_2_reg_3372_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_2_reg_3372_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_2_reg_3372_pp0_iter6_reg;
wire   [31:0] grp_fu_1473_p2;
reg   [31:0] tmp_5_reg_3377;
wire   [31:0] grp_fu_1478_p2;
reg   [31:0] tmp_3_0_0_1_reg_3382;
wire   [31:0] grp_fu_1483_p2;
reg   [31:0] tmp_3_0_0_2_reg_3387;
wire   [31:0] grp_fu_1488_p2;
reg   [31:0] tmp_3_0_0_3_reg_3392;
wire   [31:0] grp_fu_1493_p2;
reg   [31:0] tmp_3_0_0_4_reg_3397;
wire   [31:0] grp_fu_1498_p2;
reg   [31:0] tmp_3_0_0_5_reg_3402;
reg   [31:0] tmp_2_2_0_5_reg_3407;
reg   [31:0] tmp_2_2_0_5_reg_3407_pp0_iter2_reg;
reg   [31:0] tmp_2_2_0_5_reg_3407_pp0_iter3_reg;
reg   [31:0] tmp_2_2_0_5_reg_3407_pp0_iter4_reg;
reg   [31:0] tmp_2_2_0_5_reg_3407_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_3_reg_3412;
reg   [31:0] tmp_2_2_1_3_reg_3412_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_3_reg_3412_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_3_reg_3412_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_3_reg_3412_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_4_reg_3417;
reg   [31:0] tmp_2_2_1_4_reg_3417_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_4_reg_3417_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_4_reg_3417_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_4_reg_3417_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_5_reg_3422;
reg   [31:0] tmp_2_2_1_5_reg_3422_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_5_reg_3422_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_5_reg_3422_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_5_reg_3422_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_reg_3427;
reg   [31:0] tmp_2_2_2_reg_3427_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_reg_3427_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_reg_3427_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_reg_3427_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_reg_3427_pp0_iter6_reg;
reg   [31:0] tmp_2_2_2_1_reg_3432;
reg   [31:0] tmp_2_2_2_1_reg_3432_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_1_reg_3432_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_1_reg_3432_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_1_reg_3432_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_1_reg_3432_pp0_iter6_reg;
reg   [31:0] tmp_2_2_2_2_reg_3437;
reg   [31:0] tmp_2_2_2_2_reg_3437_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_2_reg_3437_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_2_reg_3437_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_2_reg_3437_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_2_reg_3437_pp0_iter6_reg;
reg   [31:0] tmp_2_2_2_3_reg_3442;
reg   [31:0] tmp_2_2_2_3_reg_3442_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_3_reg_3442_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_3_reg_3442_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_3_reg_3442_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_3_reg_3442_pp0_iter6_reg;
reg   [31:0] tmp_2_2_2_4_reg_3447;
reg   [31:0] tmp_2_2_2_4_reg_3447_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_4_reg_3447_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_4_reg_3447_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_4_reg_3447_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_4_reg_3447_pp0_iter6_reg;
reg   [31:0] tmp_2_2_2_5_reg_3452;
reg   [31:0] tmp_2_2_2_5_reg_3452_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_5_reg_3452_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_5_reg_3452_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_5_reg_3452_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_5_reg_3452_pp0_iter6_reg;
reg   [31:0] tmp_3_0_1_reg_3457;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_3_0_1_1_reg_3462;
reg   [31:0] tmp_3_0_1_2_reg_3467;
reg   [31:0] tmp_3_0_1_3_reg_3472;
reg   [31:0] tmp_3_0_1_4_reg_3477;
reg   [31:0] tmp_3_0_1_5_reg_3482;
reg   [31:0] tmp_3_0_2_reg_3487;
reg   [31:0] tmp_3_0_2_1_reg_3492;
reg   [31:0] tmp_3_0_2_2_reg_3497;
reg   [31:0] tmp_3_0_2_3_reg_3502;
reg   [31:0] tmp_3_0_2_4_reg_3507;
reg   [31:0] tmp_3_0_2_5_reg_3512;
reg   [31:0] tmp_3_1_reg_3517;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] tmp_3_1_0_1_reg_3522;
reg   [31:0] tmp_3_1_0_2_reg_3527;
reg   [31:0] tmp_3_1_0_3_reg_3532;
reg   [31:0] tmp_3_1_0_4_reg_3537;
reg   [31:0] tmp_3_1_0_5_reg_3542;
reg   [31:0] tmp_3_1_1_reg_3547;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_3_1_1_1_reg_3552;
reg   [31:0] tmp_3_1_1_2_reg_3557;
reg   [31:0] tmp_3_1_1_3_reg_3562;
reg   [31:0] tmp_3_1_1_4_reg_3567;
reg   [31:0] tmp_3_1_1_5_reg_3572;
wire   [31:0] grp_fu_1503_p2;
reg   [31:0] tmp_3_1_2_reg_3577;
reg    ap_enable_reg_pp0_iter5;
wire   [31:0] grp_fu_1507_p2;
reg   [31:0] tmp_3_1_2_1_reg_3582;
wire   [31:0] grp_fu_1511_p2;
reg   [31:0] tmp_3_1_2_2_reg_3587;
wire   [31:0] grp_fu_1515_p2;
reg   [31:0] tmp_3_1_2_3_reg_3592;
wire   [31:0] grp_fu_1519_p2;
reg   [31:0] tmp_3_1_2_4_reg_3597;
wire   [31:0] grp_fu_1523_p2;
reg   [31:0] tmp_3_1_2_5_reg_3602;
reg   [31:0] tmp_3_2_reg_3607;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] tmp_3_2_0_1_reg_3612;
reg   [31:0] tmp_3_2_0_2_reg_3617;
reg   [31:0] tmp_3_2_0_3_reg_3622;
reg   [31:0] tmp_3_2_0_4_reg_3627;
reg   [31:0] tmp_3_2_0_5_reg_3632;
reg   [31:0] tmp_3_2_1_reg_3637;
reg   [31:0] tmp_3_2_1_1_reg_3642;
reg   [31:0] tmp_3_2_1_2_reg_3647;
reg   [31:0] tmp_3_2_1_3_reg_3652;
reg   [31:0] tmp_3_2_1_4_reg_3657;
reg   [31:0] tmp_3_2_1_5_reg_3662;
reg   [31:0] w_sum_reg_3672;
reg   [31:0] tmp_3_2_2_reg_3677;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] tmp_3_2_2_1_reg_3682;
reg   [31:0] tmp_3_2_2_1_reg_3682_pp0_iter8_reg;
reg   [31:0] tmp_3_2_2_2_reg_3687;
reg   [31:0] tmp_3_2_2_2_reg_3687_pp0_iter8_reg;
reg   [31:0] tmp_3_2_2_2_reg_3687_pp0_iter9_reg;
reg   [31:0] tmp_3_2_2_3_reg_3692;
reg   [31:0] tmp_3_2_2_3_reg_3692_pp0_iter8_reg;
reg   [31:0] tmp_3_2_2_3_reg_3692_pp0_iter9_reg;
reg   [31:0] tmp_3_2_2_3_reg_3692_pp0_iter10_reg;
reg   [31:0] tmp_3_2_2_4_reg_3697;
reg   [31:0] tmp_3_2_2_4_reg_3697_pp0_iter8_reg;
reg   [31:0] tmp_3_2_2_4_reg_3697_pp0_iter9_reg;
reg   [31:0] tmp_3_2_2_4_reg_3697_pp0_iter10_reg;
reg   [31:0] tmp_3_2_2_4_reg_3697_pp0_iter11_reg;
reg   [31:0] tmp_3_2_2_5_reg_3702;
reg   [31:0] tmp_3_2_2_5_reg_3702_pp0_iter8_reg;
reg   [31:0] tmp_3_2_2_5_reg_3702_pp0_iter9_reg;
reg   [31:0] tmp_3_2_2_5_reg_3702_pp0_iter10_reg;
reg   [31:0] tmp_3_2_2_5_reg_3702_pp0_iter11_reg;
reg   [31:0] tmp_3_2_2_5_reg_3702_pp0_iter12_reg;
reg   [31:0] w_sum_1_reg_3707;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] w_sum_1_1_reg_3712;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] w_sum_1_2_reg_3717;
reg    ap_enable_reg_pp0_iter10;
reg   [31:0] w_sum_1_3_reg_3722;
reg    ap_enable_reg_pp0_iter11;
reg   [31:0] w_sum_1_4_reg_3727;
reg    ap_enable_reg_pp0_iter12;
reg   [31:0] w_sum_1_5_reg_3732;
reg    ap_enable_reg_pp0_iter13;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage3_subdone;
reg   [10:0] ap_phi_mux_indvar_flatten75_phi_fu_1422_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_r_0_phi_fu_1433_p4;
reg   [8:0] ap_phi_mux_indvar_flatten_phi_fu_1444_p4;
reg   [3:0] ap_phi_mux_c_0_phi_fu_1455_p4;
reg   [4:0] ap_phi_mux_f_0_phi_fu_1466_p4;
wire   [63:0] zext_ln73_3_fu_1891_p1;
wire   [63:0] zext_ln73_6_fu_1925_p1;
wire   [63:0] zext_ln73_4_fu_2027_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln73_9_fu_2045_p1;
wire   [63:0] zext_ln73_7_fu_2068_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln73_10_fu_2082_p1;
wire   [63:0] zext_ln73_5_fu_2096_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln73_8_fu_2110_p1;
wire   [63:0] zext_ln73_11_fu_2134_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln82_5_fu_2163_p1;
reg   [31:0] grp_fu_1473_p0;
reg   [31:0] grp_fu_1473_p1;
reg   [31:0] grp_fu_1478_p0;
reg   [31:0] grp_fu_1478_p1;
reg   [31:0] grp_fu_1483_p0;
reg   [31:0] grp_fu_1483_p1;
reg   [31:0] grp_fu_1488_p0;
reg   [31:0] grp_fu_1488_p1;
reg   [31:0] grp_fu_1493_p0;
reg   [31:0] grp_fu_1493_p1;
reg   [31:0] grp_fu_1498_p0;
reg   [31:0] grp_fu_1498_p1;
reg   [31:0] grp_fu_1503_p0;
reg   [31:0] grp_fu_1503_p1;
reg   [31:0] grp_fu_1507_p0;
reg   [31:0] grp_fu_1507_p1;
reg   [31:0] grp_fu_1511_p0;
reg   [31:0] grp_fu_1511_p1;
reg   [31:0] grp_fu_1515_p0;
reg   [31:0] grp_fu_1515_p1;
reg   [31:0] grp_fu_1519_p0;
reg   [31:0] grp_fu_1519_p1;
reg   [31:0] grp_fu_1523_p0;
reg   [31:0] grp_fu_1523_p1;
reg   [31:0] grp_fu_1527_p0;
reg   [31:0] grp_fu_1527_p1;
reg   [31:0] grp_fu_1533_p0;
reg   [31:0] grp_fu_1533_p1;
reg   [31:0] grp_fu_1539_p0;
reg   [31:0] grp_fu_1539_p1;
reg   [31:0] grp_fu_1545_p0;
reg   [31:0] grp_fu_1545_p1;
reg   [31:0] grp_fu_1551_p0;
reg   [31:0] grp_fu_1551_p1;
reg   [31:0] grp_fu_1557_p0;
reg   [31:0] grp_fu_1557_p1;
reg   [31:0] grp_fu_1563_p0;
reg   [31:0] grp_fu_1563_p1;
reg   [31:0] grp_fu_1569_p0;
reg   [31:0] grp_fu_1569_p1;
reg   [31:0] grp_fu_1575_p0;
reg   [31:0] grp_fu_1575_p1;
reg   [31:0] grp_fu_1581_p0;
reg   [31:0] grp_fu_1581_p1;
reg   [31:0] grp_fu_1587_p0;
reg   [31:0] grp_fu_1587_p1;
wire   [3:0] r_fu_1729_p2;
wire   [3:0] mul_ln73_fu_1785_p1;
wire   [3:0] add_ln73_fu_1791_p2;
wire   [3:0] select_ln82_3_fu_1805_p3;
wire   [3:0] c_fu_1735_p2;
wire   [3:0] add_ln73_1_fu_1741_p2;
wire   [0:0] icmp_ln57_fu_1841_p2;
wire   [0:0] xor_ln82_fu_1835_p2;
wire   [3:0] select_ln82_fu_1765_p3;
wire   [0:0] and_ln82_fu_1847_p2;
wire   [0:0] or_ln82_fu_1859_p2;
wire   [3:0] add_ln73_3_fu_1853_p2;
wire   [7:0] add_ln73_4_fu_1885_p2;
wire   [3:0] add_ln73_7_fu_1901_p2;
wire   [3:0] select_ln82_4_fu_1819_p3;
wire   [3:0] select_ln82_8_fu_1907_p3;
wire   [7:0] add_ln73_8_fu_1919_p2;
wire   [3:0] add_ln73_11_fu_1935_p2;
wire   [3:0] select_ln82_5_fu_1827_p3;
wire   [3:0] mul_ln73_1_fu_2016_p1;
wire   [7:0] add_ln73_5_fu_2022_p2;
wire   [7:0] add_ln73_12_fu_2040_p2;
wire   [3:0] mul_ln73_2_fu_2058_p1;
wire   [7:0] add_ln73_9_fu_2064_p2;
wire   [7:0] add_ln73_13_fu_2078_p2;
wire   [7:0] add_ln73_6_fu_2092_p2;
wire   [7:0] add_ln73_10_fu_2106_p2;
wire   [7:0] grp_fu_2216_p3;
wire   [11:0] tmp_2_cast_fu_2127_p3;
wire   [11:0] zext_ln82_4_fu_2143_p1;
wire   [31:0] bitcast_ln81_fu_2167_p1;
wire   [7:0] tmp_fu_2170_p4;
wire   [22:0] trunc_ln81_fu_2180_p1;
wire   [0:0] icmp_ln81_1_fu_2190_p2;
wire   [0:0] icmp_ln81_fu_2184_p2;
wire   [0:0] or_ln81_fu_2196_p2;
wire   [0:0] grp_fu_1622_p2;
wire   [0:0] and_ln81_fu_2202_p2;
wire   [4:0] grp_fu_2216_p0;
wire   [3:0] grp_fu_2216_p1;
wire   [3:0] grp_fu_2216_p2;
wire    ap_block_pp0_stage2_00001;
wire    ap_CS_fsm_state71;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [7:0] grp_fu_2216_p10;
wire   [7:0] mul_ln73_1_fu_2016_p10;
wire   [7:0] mul_ln73_2_fu_2058_p10;
wire   [7:0] mul_ln73_fu_1785_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

conv_conv_bias #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_bias_address0),
    .ce0(conv_bias_ce0),
    .q0(conv_bias_q0)
);

conv_conv_weightsbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_0_0_address0),
    .ce0(conv_weights_0_0_0_ce0),
    .q0(conv_weights_0_0_0_q0)
);

conv_conv_weightscud #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_0_1_address0),
    .ce0(conv_weights_0_0_1_ce0),
    .q0(conv_weights_0_0_1_q0)
);

conv_conv_weightsdEe #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_0_2_address0),
    .ce0(conv_weights_0_0_2_ce0),
    .q0(conv_weights_0_0_2_q0)
);

conv_conv_weightseOg #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_0_3_address0),
    .ce0(conv_weights_0_0_3_ce0),
    .q0(conv_weights_0_0_3_q0)
);

conv_conv_weightsfYi #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_0_4_address0),
    .ce0(conv_weights_0_0_4_ce0),
    .q0(conv_weights_0_0_4_q0)
);

conv_conv_weightsg8j #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_0_5_address0),
    .ce0(conv_weights_0_0_5_ce0),
    .q0(conv_weights_0_0_5_q0)
);

conv_conv_weightshbi #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_1_0_address0),
    .ce0(conv_weights_0_1_0_ce0),
    .q0(conv_weights_0_1_0_q0)
);

conv_conv_weightsibs #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_1_1_address0),
    .ce0(conv_weights_0_1_1_ce0),
    .q0(conv_weights_0_1_1_q0)
);

conv_conv_weightsjbC #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_1_2_address0),
    .ce0(conv_weights_0_1_2_ce0),
    .q0(conv_weights_0_1_2_q0)
);

conv_conv_weightskbM #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_1_3_address0),
    .ce0(conv_weights_0_1_3_ce0),
    .q0(conv_weights_0_1_3_q0)
);

conv_conv_weightslbW #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_1_4_address0),
    .ce0(conv_weights_0_1_4_ce0),
    .q0(conv_weights_0_1_4_q0)
);

conv_conv_weightsmb6 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_1_5_address0),
    .ce0(conv_weights_0_1_5_ce0),
    .q0(conv_weights_0_1_5_q0)
);

conv_conv_weightsncg #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_2_0_address0),
    .ce0(conv_weights_0_2_0_ce0),
    .q0(conv_weights_0_2_0_q0)
);

conv_conv_weightsocq #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_2_1_address0),
    .ce0(conv_weights_0_2_1_ce0),
    .q0(conv_weights_0_2_1_q0)
);

conv_conv_weightspcA #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_2_2_address0),
    .ce0(conv_weights_0_2_2_ce0),
    .q0(conv_weights_0_2_2_q0)
);

conv_conv_weightsqcK #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_2_3_address0),
    .ce0(conv_weights_0_2_3_ce0),
    .q0(conv_weights_0_2_3_q0)
);

conv_conv_weightsrcU #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_2_4_address0),
    .ce0(conv_weights_0_2_4_ce0),
    .q0(conv_weights_0_2_4_q0)
);

conv_conv_weightssc4 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_0_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_0_2_5_address0),
    .ce0(conv_weights_0_2_5_ce0),
    .q0(conv_weights_0_2_5_q0)
);

conv_conv_weightstde #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_0_0_address0),
    .ce0(conv_weights_1_0_0_ce0),
    .q0(conv_weights_1_0_0_q0)
);

conv_conv_weightsudo #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_0_1_address0),
    .ce0(conv_weights_1_0_1_ce0),
    .q0(conv_weights_1_0_1_q0)
);

conv_conv_weightsvdy #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_0_2_address0),
    .ce0(conv_weights_1_0_2_ce0),
    .q0(conv_weights_1_0_2_q0)
);

conv_conv_weightswdI #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_0_3_address0),
    .ce0(conv_weights_1_0_3_ce0),
    .q0(conv_weights_1_0_3_q0)
);

conv_conv_weightsxdS #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_0_4_address0),
    .ce0(conv_weights_1_0_4_ce0),
    .q0(conv_weights_1_0_4_q0)
);

conv_conv_weightsyd2 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_0_5_address0),
    .ce0(conv_weights_1_0_5_ce0),
    .q0(conv_weights_1_0_5_q0)
);

conv_conv_weightszec #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_1_0_address0),
    .ce0(conv_weights_1_1_0_ce0),
    .q0(conv_weights_1_1_0_q0)
);

conv_conv_weightsAem #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_1_1_address0),
    .ce0(conv_weights_1_1_1_ce0),
    .q0(conv_weights_1_1_1_q0)
);

conv_conv_weightsBew #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_1_2_address0),
    .ce0(conv_weights_1_1_2_ce0),
    .q0(conv_weights_1_1_2_q0)
);

conv_conv_weightsCeG #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_1_3_address0),
    .ce0(conv_weights_1_1_3_ce0),
    .q0(conv_weights_1_1_3_q0)
);

conv_conv_weightsDeQ #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_1_4_address0),
    .ce0(conv_weights_1_1_4_ce0),
    .q0(conv_weights_1_1_4_q0)
);

conv_conv_weightsEe0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_1_5_address0),
    .ce0(conv_weights_1_1_5_ce0),
    .q0(conv_weights_1_1_5_q0)
);

conv_conv_weightsFfa #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_2_0_address0),
    .ce0(conv_weights_1_2_0_ce0),
    .q0(conv_weights_1_2_0_q0)
);

conv_conv_weightsGfk #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_2_1_address0),
    .ce0(conv_weights_1_2_1_ce0),
    .q0(conv_weights_1_2_1_q0)
);

conv_conv_weightsHfu #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_2_2_address0),
    .ce0(conv_weights_1_2_2_ce0),
    .q0(conv_weights_1_2_2_q0)
);

conv_conv_weightsIfE #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_2_3_address0),
    .ce0(conv_weights_1_2_3_ce0),
    .q0(conv_weights_1_2_3_q0)
);

conv_conv_weightsJfO #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_2_4_address0),
    .ce0(conv_weights_1_2_4_ce0),
    .q0(conv_weights_1_2_4_q0)
);

conv_conv_weightsKfY #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_1_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_1_2_5_address0),
    .ce0(conv_weights_1_2_5_ce0),
    .q0(conv_weights_1_2_5_q0)
);

conv_conv_weightsLf8 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_0_0_address0),
    .ce0(conv_weights_2_0_0_ce0),
    .q0(conv_weights_2_0_0_q0)
);

conv_conv_weightsMgi #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_0_1_address0),
    .ce0(conv_weights_2_0_1_ce0),
    .q0(conv_weights_2_0_1_q0)
);

conv_conv_weightsNgs #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_0_2_address0),
    .ce0(conv_weights_2_0_2_ce0),
    .q0(conv_weights_2_0_2_q0)
);

conv_conv_weightsOgC #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_0_3_address0),
    .ce0(conv_weights_2_0_3_ce0),
    .q0(conv_weights_2_0_3_q0)
);

conv_conv_weightsPgM #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_0_4_address0),
    .ce0(conv_weights_2_0_4_ce0),
    .q0(conv_weights_2_0_4_q0)
);

conv_conv_weightsQgW #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_0_5_address0),
    .ce0(conv_weights_2_0_5_ce0),
    .q0(conv_weights_2_0_5_q0)
);

conv_conv_weightsRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_1_0_address0),
    .ce0(conv_weights_2_1_0_ce0),
    .q0(conv_weights_2_1_0_q0)
);

conv_conv_weightsShg #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_1_1_address0),
    .ce0(conv_weights_2_1_1_ce0),
    .q0(conv_weights_2_1_1_q0)
);

conv_conv_weightsThq #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_1_2_address0),
    .ce0(conv_weights_2_1_2_ce0),
    .q0(conv_weights_2_1_2_q0)
);

conv_conv_weightsUhA #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_1_3_address0),
    .ce0(conv_weights_2_1_3_ce0),
    .q0(conv_weights_2_1_3_q0)
);

conv_conv_weightsVhK #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_1_4_address0),
    .ce0(conv_weights_2_1_4_ce0),
    .q0(conv_weights_2_1_4_q0)
);

conv_conv_weightsWhU #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_1_5_address0),
    .ce0(conv_weights_2_1_5_ce0),
    .q0(conv_weights_2_1_5_q0)
);

conv_conv_weightsXh4 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_2_0_address0),
    .ce0(conv_weights_2_2_0_ce0),
    .q0(conv_weights_2_2_0_q0)
);

conv_conv_weightsYie #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_2_1_address0),
    .ce0(conv_weights_2_2_1_ce0),
    .q0(conv_weights_2_2_1_q0)
);

conv_conv_weightsZio #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_2_2_address0),
    .ce0(conv_weights_2_2_2_ce0),
    .q0(conv_weights_2_2_2_q0)
);

conv_conv_weights0iy #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_2_3_address0),
    .ce0(conv_weights_2_2_3_ce0),
    .q0(conv_weights_2_2_3_q0)
);

conv_conv_weights1iI #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_2_4_address0),
    .ce0(conv_weights_2_2_4_ce0),
    .q0(conv_weights_2_2_4_q0)
);

conv_conv_weights2iS #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_weights_2_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_2_2_5_address0),
    .ce0(conv_weights_2_2_5_ce0),
    .q0(conv_weights_2_2_5_q0)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1473_p0),
    .din1(grp_fu_1473_p1),
    .ce(1'b1),
    .dout(grp_fu_1473_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1478_p0),
    .din1(grp_fu_1478_p1),
    .ce(1'b1),
    .dout(grp_fu_1478_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1483_p0),
    .din1(grp_fu_1483_p1),
    .ce(1'b1),
    .dout(grp_fu_1483_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1488_p0),
    .din1(grp_fu_1488_p1),
    .ce(1'b1),
    .dout(grp_fu_1488_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1493_p0),
    .din1(grp_fu_1493_p1),
    .ce(1'b1),
    .dout(grp_fu_1493_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1498_p0),
    .din1(grp_fu_1498_p1),
    .ce(1'b1),
    .dout(grp_fu_1498_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1503_p0),
    .din1(grp_fu_1503_p1),
    .ce(1'b1),
    .dout(grp_fu_1503_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1507_p0),
    .din1(grp_fu_1507_p1),
    .ce(1'b1),
    .dout(grp_fu_1507_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1511_p0),
    .din1(grp_fu_1511_p1),
    .ce(1'b1),
    .dout(grp_fu_1511_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1515_p0),
    .din1(grp_fu_1515_p1),
    .ce(1'b1),
    .dout(grp_fu_1515_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1519_p0),
    .din1(grp_fu_1519_p1),
    .ce(1'b1),
    .dout(grp_fu_1519_p2)
);

conv_fadd_32ns_323i2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fadd_32ns_323i2_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1523_p0),
    .din1(grp_fu_1523_p1),
    .ce(1'b1),
    .dout(grp_fu_1523_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1527_p0),
    .din1(grp_fu_1527_p1),
    .ce(1'b1),
    .dout(grp_fu_1527_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1533_p0),
    .din1(grp_fu_1533_p1),
    .ce(1'b1),
    .dout(grp_fu_1533_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1539_p0),
    .din1(grp_fu_1539_p1),
    .ce(1'b1),
    .dout(grp_fu_1539_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1545_p0),
    .din1(grp_fu_1545_p1),
    .ce(1'b1),
    .dout(grp_fu_1545_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1551_p0),
    .din1(grp_fu_1551_p1),
    .ce(1'b1),
    .dout(grp_fu_1551_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1557_p0),
    .din1(grp_fu_1557_p1),
    .ce(1'b1),
    .dout(grp_fu_1557_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1563_p0),
    .din1(grp_fu_1563_p1),
    .ce(1'b1),
    .dout(grp_fu_1563_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1569_p0),
    .din1(grp_fu_1569_p1),
    .ce(1'b1),
    .dout(grp_fu_1569_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1575_p0),
    .din1(grp_fu_1575_p1),
    .ce(1'b1),
    .dout(grp_fu_1575_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1581_p0),
    .din1(grp_fu_1581_p1),
    .ce(1'b1),
    .dout(grp_fu_1581_p2)
);

conv_fmul_32ns_324jc #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_fmul_32ns_324jc_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1587_p0),
    .din1(grp_fu_1587_p1),
    .ce(1'b1),
    .dout(grp_fu_1587_p2)
);

conv_fcmp_32ns_325jm #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_fcmp_32ns_325jm_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1523_p2),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_1622_p2)
);

conv_mac_muladd_56jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
conv_mac_muladd_56jw_U25(
    .din0(grp_fu_2216_p0),
    .din1(grp_fu_2216_p1),
    .din2(grp_fu_2216_p2),
    .dout(grp_fu_2216_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone)))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_0_reg_1451 <= select_ln82_7_reg_2265;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_1451 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_0_reg_1462 <= f_reg_3312;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_1462 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten75_reg_1418 <= add_ln51_reg_2228;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten75_reg_1418 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1440 <= select_ln54_reg_3317;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_1440 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_reg_1429 <= select_ln82_1_reg_2238;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_1429 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_1722 <= input_5_q0;
        end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            reg_1722 <= input_5_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln51_reg_2228 <= add_ln51_fu_1753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_fu_1747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln54_reg_2623 <= add_ln54_fu_2007_p2;
        add_ln82_reg_2254 <= add_ln82_fu_1813_p2;
        icmp_ln54_reg_2233 <= icmp_ln54_fu_1759_p2;
        mul_ln73_reg_2244 <= mul_ln73_fu_1785_p2;
        select_ln82_2_reg_2249 <= select_ln82_2_fu_1797_p3;
        select_ln82_6_reg_2259 <= select_ln82_6_fu_1865_p3;
        select_ln82_9_reg_2343 <= select_ln82_9_fu_1941_p3;
        zext_ln60_reg_2348[4 : 0] <= zext_ln60_fu_1949_p1[4 : 0];
        zext_ln82_1_reg_2270[3 : 0] <= zext_ln82_1_fu_1881_p1[3 : 0];
        zext_ln82_2_reg_2307[3 : 0] <= zext_ln82_2_fu_1915_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln73_14_reg_3152 <= add_ln73_14_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln82_2_reg_3247 <= add_ln82_2_fu_2146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln82_2_reg_3247_pp0_iter10_reg <= add_ln82_2_reg_3247_pp0_iter9_reg;
        add_ln82_2_reg_3247_pp0_iter11_reg <= add_ln82_2_reg_3247_pp0_iter10_reg;
        add_ln82_2_reg_3247_pp0_iter12_reg <= add_ln82_2_reg_3247_pp0_iter11_reg;
        add_ln82_2_reg_3247_pp0_iter1_reg <= add_ln82_2_reg_3247;
        add_ln82_2_reg_3247_pp0_iter2_reg <= add_ln82_2_reg_3247_pp0_iter1_reg;
        add_ln82_2_reg_3247_pp0_iter3_reg <= add_ln82_2_reg_3247_pp0_iter2_reg;
        add_ln82_2_reg_3247_pp0_iter4_reg <= add_ln82_2_reg_3247_pp0_iter3_reg;
        add_ln82_2_reg_3247_pp0_iter5_reg <= add_ln82_2_reg_3247_pp0_iter4_reg;
        add_ln82_2_reg_3247_pp0_iter6_reg <= add_ln82_2_reg_3247_pp0_iter5_reg;
        add_ln82_2_reg_3247_pp0_iter7_reg <= add_ln82_2_reg_3247_pp0_iter6_reg;
        add_ln82_2_reg_3247_pp0_iter8_reg <= add_ln82_2_reg_3247_pp0_iter7_reg;
        add_ln82_2_reg_3247_pp0_iter9_reg <= add_ln82_2_reg_3247_pp0_iter8_reg;
        tmp_2_1_0_4_reg_3252_pp0_iter1_reg <= tmp_2_1_0_4_reg_3252;
        tmp_2_1_0_4_reg_3252_pp0_iter2_reg <= tmp_2_1_0_4_reg_3252_pp0_iter1_reg;
        tmp_2_1_0_5_reg_3257_pp0_iter1_reg <= tmp_2_1_0_5_reg_3257;
        tmp_2_1_0_5_reg_3257_pp0_iter2_reg <= tmp_2_1_0_5_reg_3257_pp0_iter1_reg;
        tmp_2_1_1_1_reg_3267_pp0_iter1_reg <= tmp_2_1_1_1_reg_3267;
        tmp_2_1_1_1_reg_3267_pp0_iter2_reg <= tmp_2_1_1_1_reg_3267_pp0_iter1_reg;
        tmp_2_1_1_2_reg_3272_pp0_iter1_reg <= tmp_2_1_1_2_reg_3272;
        tmp_2_1_1_2_reg_3272_pp0_iter2_reg <= tmp_2_1_1_2_reg_3272_pp0_iter1_reg;
        tmp_2_1_1_3_reg_3277_pp0_iter1_reg <= tmp_2_1_1_3_reg_3277;
        tmp_2_1_1_3_reg_3277_pp0_iter2_reg <= tmp_2_1_1_3_reg_3277_pp0_iter1_reg;
        tmp_2_1_1_4_reg_3282_pp0_iter1_reg <= tmp_2_1_1_4_reg_3282;
        tmp_2_1_1_4_reg_3282_pp0_iter2_reg <= tmp_2_1_1_4_reg_3282_pp0_iter1_reg;
        tmp_2_1_1_reg_3262_pp0_iter1_reg <= tmp_2_1_1_reg_3262;
        tmp_2_1_1_reg_3262_pp0_iter2_reg <= tmp_2_1_1_reg_3262_pp0_iter1_reg;
        tmp_2_1_2_1_reg_3292_pp0_iter1_reg <= tmp_2_1_2_1_reg_3292;
        tmp_2_1_2_1_reg_3292_pp0_iter2_reg <= tmp_2_1_2_1_reg_3292_pp0_iter1_reg;
        tmp_2_1_2_1_reg_3292_pp0_iter3_reg <= tmp_2_1_2_1_reg_3292_pp0_iter2_reg;
        tmp_2_1_2_2_reg_3297_pp0_iter1_reg <= tmp_2_1_2_2_reg_3297;
        tmp_2_1_2_2_reg_3297_pp0_iter2_reg <= tmp_2_1_2_2_reg_3297_pp0_iter1_reg;
        tmp_2_1_2_2_reg_3297_pp0_iter3_reg <= tmp_2_1_2_2_reg_3297_pp0_iter2_reg;
        tmp_2_1_2_3_reg_3302_pp0_iter1_reg <= tmp_2_1_2_3_reg_3302;
        tmp_2_1_2_3_reg_3302_pp0_iter2_reg <= tmp_2_1_2_3_reg_3302_pp0_iter1_reg;
        tmp_2_1_2_3_reg_3302_pp0_iter3_reg <= tmp_2_1_2_3_reg_3302_pp0_iter2_reg;
        tmp_2_1_2_reg_3287_pp0_iter1_reg <= tmp_2_1_2_reg_3287;
        tmp_2_1_2_reg_3287_pp0_iter2_reg <= tmp_2_1_2_reg_3287_pp0_iter1_reg;
        tmp_2_1_2_reg_3287_pp0_iter3_reg <= tmp_2_1_2_reg_3287_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_reg_2224 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_weights_0_1_5_l_reg_2755 <= conv_weights_0_1_5_q0;
        conv_weights_0_2_0_l_reg_2760 <= conv_weights_0_2_0_q0;
        conv_weights_0_2_1_l_reg_2765 <= conv_weights_0_2_1_q0;
        conv_weights_0_2_2_l_reg_2770 <= conv_weights_0_2_2_q0;
        conv_weights_0_2_3_l_reg_2775 <= conv_weights_0_2_3_q0;
        conv_weights_0_2_4_l_reg_2780 <= conv_weights_0_2_4_q0;
        conv_weights_0_2_5_l_reg_2785 <= conv_weights_0_2_5_q0;
        conv_weights_1_0_0_l_reg_2790 <= conv_weights_1_0_0_q0;
        conv_weights_1_0_1_l_reg_2795 <= conv_weights_1_0_1_q0;
        conv_weights_1_0_2_l_reg_2800 <= conv_weights_1_0_2_q0;
        conv_weights_1_0_3_l_reg_2805 <= conv_weights_1_0_3_q0;
        conv_weights_1_0_4_l_reg_2810 <= conv_weights_1_0_4_q0;
        conv_weights_1_0_5_l_reg_2815 <= conv_weights_1_0_5_q0;
        conv_weights_1_1_0_l_reg_2820 <= conv_weights_1_1_0_q0;
        conv_weights_1_1_1_l_reg_2825 <= conv_weights_1_1_1_q0;
        conv_weights_1_1_2_l_reg_2830 <= conv_weights_1_1_2_q0;
        conv_weights_1_1_3_l_reg_2835 <= conv_weights_1_1_3_q0;
        conv_weights_1_1_4_l_reg_2840 <= conv_weights_1_1_4_q0;
        conv_weights_1_1_5_l_reg_2845 <= conv_weights_1_1_5_q0;
        conv_weights_1_2_0_l_reg_2850 <= conv_weights_1_2_0_q0;
        conv_weights_1_2_1_l_reg_2855 <= conv_weights_1_2_1_q0;
        conv_weights_1_2_2_l_reg_2860 <= conv_weights_1_2_2_q0;
        conv_weights_1_2_3_l_reg_2865 <= conv_weights_1_2_3_q0;
        conv_weights_1_2_4_l_reg_2870 <= conv_weights_1_2_4_q0;
        conv_weights_1_2_5_l_reg_2875 <= conv_weights_1_2_5_q0;
        conv_weights_2_0_0_l_reg_2880 <= conv_weights_2_0_0_q0;
        conv_weights_2_0_1_l_reg_2885 <= conv_weights_2_0_1_q0;
        conv_weights_2_0_2_l_reg_2890 <= conv_weights_2_0_2_q0;
        conv_weights_2_0_3_l_reg_2895 <= conv_weights_2_0_3_q0;
        conv_weights_2_0_4_l_reg_2900 <= conv_weights_2_0_4_q0;
        conv_weights_2_0_5_l_reg_2905 <= conv_weights_2_0_5_q0;
        conv_weights_2_1_0_l_reg_2910 <= conv_weights_2_1_0_q0;
        conv_weights_2_1_1_l_reg_2915 <= conv_weights_2_1_1_q0;
        conv_weights_2_1_2_l_reg_2920 <= conv_weights_2_1_2_q0;
        conv_weights_2_1_3_l_reg_2925 <= conv_weights_2_1_3_q0;
        conv_weights_2_1_4_l_reg_2930 <= conv_weights_2_1_4_q0;
        conv_weights_2_1_5_l_reg_2935 <= conv_weights_2_1_5_q0;
        conv_weights_2_2_0_l_reg_2940 <= conv_weights_2_2_0_q0;
        conv_weights_2_2_1_l_reg_2945 <= conv_weights_2_2_1_q0;
        conv_weights_2_2_2_l_reg_2950 <= conv_weights_2_2_2_q0;
        conv_weights_2_2_3_l_reg_2955 <= conv_weights_2_2_3_q0;
        conv_weights_2_2_4_l_reg_2960 <= conv_weights_2_2_4_q0;
        conv_weights_2_2_5_l_reg_2965 <= conv_weights_2_2_5_q0;
        mul_ln73_1_reg_2628 <= mul_ln73_1_fu_2016_p2;
        zext_ln82_3_reg_2664[3 : 0] <= zext_ln82_3_fu_2037_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        f_reg_3312 <= f_fu_2152_p2;
        input_5_load_7_reg_3307 <= input_5_q1;
        select_ln54_reg_3317 <= select_ln54_fu_2157_p3;
        tmp_2_1_0_4_reg_3252 <= grp_fu_1527_p2;
        tmp_2_1_0_5_reg_3257 <= grp_fu_1533_p2;
        tmp_2_1_1_1_reg_3267 <= grp_fu_1545_p2;
        tmp_2_1_1_2_reg_3272 <= grp_fu_1551_p2;
        tmp_2_1_1_3_reg_3277 <= grp_fu_1557_p2;
        tmp_2_1_1_4_reg_3282 <= grp_fu_1563_p2;
        tmp_2_1_1_reg_3262 <= grp_fu_1539_p2;
        tmp_2_1_2_1_reg_3292 <= grp_fu_1575_p2;
        tmp_2_1_2_2_reg_3297 <= grp_fu_1581_p2;
        tmp_2_1_2_3_reg_3302 <= grp_fu_1587_p2;
        tmp_2_1_2_reg_3287 <= grp_fu_1569_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln51_reg_2224 <= icmp_ln51_fu_1747_p2;
        icmp_ln51_reg_2224_pp0_iter10_reg <= icmp_ln51_reg_2224_pp0_iter9_reg;
        icmp_ln51_reg_2224_pp0_iter11_reg <= icmp_ln51_reg_2224_pp0_iter10_reg;
        icmp_ln51_reg_2224_pp0_iter12_reg <= icmp_ln51_reg_2224_pp0_iter11_reg;
        icmp_ln51_reg_2224_pp0_iter13_reg <= icmp_ln51_reg_2224_pp0_iter12_reg;
        icmp_ln51_reg_2224_pp0_iter1_reg <= icmp_ln51_reg_2224;
        icmp_ln51_reg_2224_pp0_iter2_reg <= icmp_ln51_reg_2224_pp0_iter1_reg;
        icmp_ln51_reg_2224_pp0_iter3_reg <= icmp_ln51_reg_2224_pp0_iter2_reg;
        icmp_ln51_reg_2224_pp0_iter4_reg <= icmp_ln51_reg_2224_pp0_iter3_reg;
        icmp_ln51_reg_2224_pp0_iter5_reg <= icmp_ln51_reg_2224_pp0_iter4_reg;
        icmp_ln51_reg_2224_pp0_iter6_reg <= icmp_ln51_reg_2224_pp0_iter5_reg;
        icmp_ln51_reg_2224_pp0_iter7_reg <= icmp_ln51_reg_2224_pp0_iter6_reg;
        icmp_ln51_reg_2224_pp0_iter8_reg <= icmp_ln51_reg_2224_pp0_iter7_reg;
        icmp_ln51_reg_2224_pp0_iter9_reg <= icmp_ln51_reg_2224_pp0_iter8_reg;
        tmp_2_1_1_5_reg_3322_pp0_iter2_reg <= tmp_2_1_1_5_reg_3322;
        tmp_2_1_1_5_reg_3322_pp0_iter3_reg <= tmp_2_1_1_5_reg_3322_pp0_iter2_reg;
        tmp_2_1_2_4_reg_3327_pp0_iter2_reg <= tmp_2_1_2_4_reg_3327;
        tmp_2_1_2_4_reg_3327_pp0_iter3_reg <= tmp_2_1_2_4_reg_3327_pp0_iter2_reg;
        tmp_2_1_2_4_reg_3327_pp0_iter4_reg <= tmp_2_1_2_4_reg_3327_pp0_iter3_reg;
        tmp_2_1_2_5_reg_3332_pp0_iter2_reg <= tmp_2_1_2_5_reg_3332;
        tmp_2_1_2_5_reg_3332_pp0_iter3_reg <= tmp_2_1_2_5_reg_3332_pp0_iter2_reg;
        tmp_2_1_2_5_reg_3332_pp0_iter4_reg <= tmp_2_1_2_5_reg_3332_pp0_iter3_reg;
        tmp_2_2_0_1_reg_3342_pp0_iter2_reg <= tmp_2_2_0_1_reg_3342;
        tmp_2_2_0_1_reg_3342_pp0_iter3_reg <= tmp_2_2_0_1_reg_3342_pp0_iter2_reg;
        tmp_2_2_0_1_reg_3342_pp0_iter4_reg <= tmp_2_2_0_1_reg_3342_pp0_iter3_reg;
        tmp_2_2_0_1_reg_3342_pp0_iter5_reg <= tmp_2_2_0_1_reg_3342_pp0_iter4_reg;
        tmp_2_2_0_2_reg_3347_pp0_iter2_reg <= tmp_2_2_0_2_reg_3347;
        tmp_2_2_0_2_reg_3347_pp0_iter3_reg <= tmp_2_2_0_2_reg_3347_pp0_iter2_reg;
        tmp_2_2_0_2_reg_3347_pp0_iter4_reg <= tmp_2_2_0_2_reg_3347_pp0_iter3_reg;
        tmp_2_2_0_2_reg_3347_pp0_iter5_reg <= tmp_2_2_0_2_reg_3347_pp0_iter4_reg;
        tmp_2_2_0_3_reg_3352_pp0_iter2_reg <= tmp_2_2_0_3_reg_3352;
        tmp_2_2_0_3_reg_3352_pp0_iter3_reg <= tmp_2_2_0_3_reg_3352_pp0_iter2_reg;
        tmp_2_2_0_3_reg_3352_pp0_iter4_reg <= tmp_2_2_0_3_reg_3352_pp0_iter3_reg;
        tmp_2_2_0_3_reg_3352_pp0_iter5_reg <= tmp_2_2_0_3_reg_3352_pp0_iter4_reg;
        tmp_2_2_0_4_reg_3357_pp0_iter2_reg <= tmp_2_2_0_4_reg_3357;
        tmp_2_2_0_4_reg_3357_pp0_iter3_reg <= tmp_2_2_0_4_reg_3357_pp0_iter2_reg;
        tmp_2_2_0_4_reg_3357_pp0_iter4_reg <= tmp_2_2_0_4_reg_3357_pp0_iter3_reg;
        tmp_2_2_0_4_reg_3357_pp0_iter5_reg <= tmp_2_2_0_4_reg_3357_pp0_iter4_reg;
        tmp_2_2_1_1_reg_3367_pp0_iter2_reg <= tmp_2_2_1_1_reg_3367;
        tmp_2_2_1_1_reg_3367_pp0_iter3_reg <= tmp_2_2_1_1_reg_3367_pp0_iter2_reg;
        tmp_2_2_1_1_reg_3367_pp0_iter4_reg <= tmp_2_2_1_1_reg_3367_pp0_iter3_reg;
        tmp_2_2_1_1_reg_3367_pp0_iter5_reg <= tmp_2_2_1_1_reg_3367_pp0_iter4_reg;
        tmp_2_2_1_1_reg_3367_pp0_iter6_reg <= tmp_2_2_1_1_reg_3367_pp0_iter5_reg;
        tmp_2_2_1_2_reg_3372_pp0_iter2_reg <= tmp_2_2_1_2_reg_3372;
        tmp_2_2_1_2_reg_3372_pp0_iter3_reg <= tmp_2_2_1_2_reg_3372_pp0_iter2_reg;
        tmp_2_2_1_2_reg_3372_pp0_iter4_reg <= tmp_2_2_1_2_reg_3372_pp0_iter3_reg;
        tmp_2_2_1_2_reg_3372_pp0_iter5_reg <= tmp_2_2_1_2_reg_3372_pp0_iter4_reg;
        tmp_2_2_1_2_reg_3372_pp0_iter6_reg <= tmp_2_2_1_2_reg_3372_pp0_iter5_reg;
        tmp_2_2_1_reg_3362_pp0_iter2_reg <= tmp_2_2_1_reg_3362;
        tmp_2_2_1_reg_3362_pp0_iter3_reg <= tmp_2_2_1_reg_3362_pp0_iter2_reg;
        tmp_2_2_1_reg_3362_pp0_iter4_reg <= tmp_2_2_1_reg_3362_pp0_iter3_reg;
        tmp_2_2_1_reg_3362_pp0_iter5_reg <= tmp_2_2_1_reg_3362_pp0_iter4_reg;
        tmp_2_2_1_reg_3362_pp0_iter6_reg <= tmp_2_2_1_reg_3362_pp0_iter5_reg;
        tmp_2_2_reg_3337_pp0_iter2_reg <= tmp_2_2_reg_3337;
        tmp_2_2_reg_3337_pp0_iter3_reg <= tmp_2_2_reg_3337_pp0_iter2_reg;
        tmp_2_2_reg_3337_pp0_iter4_reg <= tmp_2_2_reg_3337_pp0_iter3_reg;
        tmp_2_2_reg_3337_pp0_iter5_reg <= tmp_2_2_reg_3337_pp0_iter4_reg;
        zext_ln60_reg_2348_pp0_iter1_reg[4 : 0] <= zext_ln60_reg_2348[4 : 0];
        zext_ln60_reg_2348_pp0_iter2_reg[4 : 0] <= zext_ln60_reg_2348_pp0_iter1_reg[4 : 0];
        zext_ln60_reg_2348_pp0_iter3_reg[4 : 0] <= zext_ln60_reg_2348_pp0_iter2_reg[4 : 0];
        zext_ln60_reg_2348_pp0_iter4_reg[4 : 0] <= zext_ln60_reg_2348_pp0_iter3_reg[4 : 0];
        zext_ln60_reg_2348_pp0_iter5_reg[4 : 0] <= zext_ln60_reg_2348_pp0_iter4_reg[4 : 0];
        zext_ln60_reg_2348_pp0_iter6_reg[4 : 0] <= zext_ln60_reg_2348_pp0_iter5_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        input_4_load_5_reg_3212 <= input_4_q1;
        tmp_2_0_1_5_reg_3157 <= grp_fu_1527_p2;
        tmp_2_0_2_1_reg_3167 <= grp_fu_1539_p2;
        tmp_2_0_2_2_reg_3172 <= grp_fu_1545_p2;
        tmp_2_0_2_3_reg_3177 <= grp_fu_1551_p2;
        tmp_2_0_2_4_reg_3182 <= grp_fu_1557_p2;
        tmp_2_0_2_5_reg_3187 <= grp_fu_1563_p2;
        tmp_2_0_2_reg_3162 <= grp_fu_1533_p2;
        tmp_2_1_0_1_reg_3197 <= grp_fu_1575_p2;
        tmp_2_1_0_2_reg_3202 <= grp_fu_1581_p2;
        tmp_2_1_0_3_reg_3207 <= grp_fu_1587_p2;
        tmp_2_1_reg_3192 <= grp_fu_1569_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln73_2_reg_2970 <= mul_ln73_2_fu_2058_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln51_reg_2224 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1673 <= input_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln51_reg_2224 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1702 <= input_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln51_reg_2224 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1709 <= input_4_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln51_reg_2224 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1716 <= input_5_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_fu_1747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln82_1_reg_2238 <= select_ln82_1_fu_1773_p3;
        select_ln82_7_reg_2265 <= select_ln82_7_fu_1873_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_2_0_0_1_reg_3042 <= grp_fu_1533_p2;
        tmp_2_0_0_2_reg_3047 <= grp_fu_1539_p2;
        tmp_2_0_0_3_reg_3052 <= grp_fu_1545_p2;
        tmp_2_0_0_4_reg_3057 <= grp_fu_1551_p2;
        tmp_2_0_0_5_reg_3062 <= grp_fu_1557_p2;
        tmp_2_0_1_1_reg_3072 <= grp_fu_1569_p2;
        tmp_2_0_1_2_reg_3077 <= grp_fu_1575_p2;
        tmp_2_0_1_3_reg_3082 <= grp_fu_1581_p2;
        tmp_2_0_1_4_reg_3087 <= grp_fu_1587_p2;
        tmp_2_0_1_reg_3067 <= grp_fu_1563_p2;
        tmp_s_reg_3037 <= grp_fu_1527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_2_0_2_1_reg_3167_pp0_iter1_reg <= tmp_2_0_2_1_reg_3167;
        tmp_2_0_2_2_reg_3172_pp0_iter1_reg <= tmp_2_0_2_2_reg_3172;
        tmp_2_0_2_3_reg_3177_pp0_iter1_reg <= tmp_2_0_2_3_reg_3177;
        tmp_2_0_2_4_reg_3182_pp0_iter1_reg <= tmp_2_0_2_4_reg_3182;
        tmp_2_0_2_5_reg_3187_pp0_iter1_reg <= tmp_2_0_2_5_reg_3187;
        tmp_2_0_2_reg_3162_pp0_iter1_reg <= tmp_2_0_2_reg_3162;
        tmp_2_1_0_1_reg_3197_pp0_iter1_reg <= tmp_2_1_0_1_reg_3197;
        tmp_2_1_0_1_reg_3197_pp0_iter2_reg <= tmp_2_1_0_1_reg_3197_pp0_iter1_reg;
        tmp_2_1_0_2_reg_3202_pp0_iter1_reg <= tmp_2_1_0_2_reg_3202;
        tmp_2_1_0_2_reg_3202_pp0_iter2_reg <= tmp_2_1_0_2_reg_3202_pp0_iter1_reg;
        tmp_2_1_0_3_reg_3207_pp0_iter1_reg <= tmp_2_1_0_3_reg_3207;
        tmp_2_1_0_3_reg_3207_pp0_iter2_reg <= tmp_2_1_0_3_reg_3207_pp0_iter1_reg;
        tmp_2_1_reg_3192_pp0_iter1_reg <= tmp_2_1_reg_3192;
        tmp_2_1_reg_3192_pp0_iter2_reg <= tmp_2_1_reg_3192_pp0_iter1_reg;
        tmp_3_2_2_1_reg_3682_pp0_iter8_reg <= tmp_3_2_2_1_reg_3682;
        tmp_3_2_2_2_reg_3687_pp0_iter8_reg <= tmp_3_2_2_2_reg_3687;
        tmp_3_2_2_2_reg_3687_pp0_iter9_reg <= tmp_3_2_2_2_reg_3687_pp0_iter8_reg;
        tmp_3_2_2_3_reg_3692_pp0_iter10_reg <= tmp_3_2_2_3_reg_3692_pp0_iter9_reg;
        tmp_3_2_2_3_reg_3692_pp0_iter8_reg <= tmp_3_2_2_3_reg_3692;
        tmp_3_2_2_3_reg_3692_pp0_iter9_reg <= tmp_3_2_2_3_reg_3692_pp0_iter8_reg;
        tmp_3_2_2_4_reg_3697_pp0_iter10_reg <= tmp_3_2_2_4_reg_3697_pp0_iter9_reg;
        tmp_3_2_2_4_reg_3697_pp0_iter11_reg <= tmp_3_2_2_4_reg_3697_pp0_iter10_reg;
        tmp_3_2_2_4_reg_3697_pp0_iter8_reg <= tmp_3_2_2_4_reg_3697;
        tmp_3_2_2_4_reg_3697_pp0_iter9_reg <= tmp_3_2_2_4_reg_3697_pp0_iter8_reg;
        tmp_3_2_2_5_reg_3702_pp0_iter10_reg <= tmp_3_2_2_5_reg_3702_pp0_iter9_reg;
        tmp_3_2_2_5_reg_3702_pp0_iter11_reg <= tmp_3_2_2_5_reg_3702_pp0_iter10_reg;
        tmp_3_2_2_5_reg_3702_pp0_iter12_reg <= tmp_3_2_2_5_reg_3702_pp0_iter11_reg;
        tmp_3_2_2_5_reg_3702_pp0_iter8_reg <= tmp_3_2_2_5_reg_3702;
        tmp_3_2_2_5_reg_3702_pp0_iter9_reg <= tmp_3_2_2_5_reg_3702_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_1_1_5_reg_3322 <= grp_fu_1527_p2;
        tmp_2_1_2_4_reg_3327 <= grp_fu_1533_p2;
        tmp_2_1_2_5_reg_3332 <= grp_fu_1539_p2;
        tmp_2_2_0_1_reg_3342 <= grp_fu_1551_p2;
        tmp_2_2_0_2_reg_3347 <= grp_fu_1557_p2;
        tmp_2_2_0_3_reg_3352 <= grp_fu_1563_p2;
        tmp_2_2_0_4_reg_3357 <= grp_fu_1569_p2;
        tmp_2_2_1_1_reg_3367 <= grp_fu_1581_p2;
        tmp_2_2_1_2_reg_3372 <= grp_fu_1587_p2;
        tmp_2_2_1_reg_3362 <= grp_fu_1575_p2;
        tmp_2_2_reg_3337 <= grp_fu_1545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_reg_2224_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_2_2_0_5_reg_3407 <= grp_fu_1527_p2;
        tmp_2_2_1_3_reg_3412 <= grp_fu_1533_p2;
        tmp_2_2_1_4_reg_3417 <= grp_fu_1539_p2;
        tmp_2_2_1_5_reg_3422 <= grp_fu_1545_p2;
        tmp_2_2_2_1_reg_3432 <= grp_fu_1557_p2;
        tmp_2_2_2_2_reg_3437 <= grp_fu_1563_p2;
        tmp_2_2_2_3_reg_3442 <= grp_fu_1569_p2;
        tmp_2_2_2_4_reg_3447 <= grp_fu_1575_p2;
        tmp_2_2_2_5_reg_3452 <= grp_fu_1581_p2;
        tmp_2_2_2_reg_3427 <= grp_fu_1551_p2;
        tmp_3_0_0_1_reg_3382 <= grp_fu_1478_p2;
        tmp_3_0_0_2_reg_3387 <= grp_fu_1483_p2;
        tmp_3_0_0_3_reg_3392 <= grp_fu_1488_p2;
        tmp_3_0_0_4_reg_3397 <= grp_fu_1493_p2;
        tmp_3_0_0_5_reg_3402 <= grp_fu_1498_p2;
        tmp_5_reg_3377 <= grp_fu_1473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_2_2_0_5_reg_3407_pp0_iter2_reg <= tmp_2_2_0_5_reg_3407;
        tmp_2_2_0_5_reg_3407_pp0_iter3_reg <= tmp_2_2_0_5_reg_3407_pp0_iter2_reg;
        tmp_2_2_0_5_reg_3407_pp0_iter4_reg <= tmp_2_2_0_5_reg_3407_pp0_iter3_reg;
        tmp_2_2_0_5_reg_3407_pp0_iter5_reg <= tmp_2_2_0_5_reg_3407_pp0_iter4_reg;
        tmp_2_2_1_3_reg_3412_pp0_iter2_reg <= tmp_2_2_1_3_reg_3412;
        tmp_2_2_1_3_reg_3412_pp0_iter3_reg <= tmp_2_2_1_3_reg_3412_pp0_iter2_reg;
        tmp_2_2_1_3_reg_3412_pp0_iter4_reg <= tmp_2_2_1_3_reg_3412_pp0_iter3_reg;
        tmp_2_2_1_3_reg_3412_pp0_iter5_reg <= tmp_2_2_1_3_reg_3412_pp0_iter4_reg;
        tmp_2_2_1_4_reg_3417_pp0_iter2_reg <= tmp_2_2_1_4_reg_3417;
        tmp_2_2_1_4_reg_3417_pp0_iter3_reg <= tmp_2_2_1_4_reg_3417_pp0_iter2_reg;
        tmp_2_2_1_4_reg_3417_pp0_iter4_reg <= tmp_2_2_1_4_reg_3417_pp0_iter3_reg;
        tmp_2_2_1_4_reg_3417_pp0_iter5_reg <= tmp_2_2_1_4_reg_3417_pp0_iter4_reg;
        tmp_2_2_1_5_reg_3422_pp0_iter2_reg <= tmp_2_2_1_5_reg_3422;
        tmp_2_2_1_5_reg_3422_pp0_iter3_reg <= tmp_2_2_1_5_reg_3422_pp0_iter2_reg;
        tmp_2_2_1_5_reg_3422_pp0_iter4_reg <= tmp_2_2_1_5_reg_3422_pp0_iter3_reg;
        tmp_2_2_1_5_reg_3422_pp0_iter5_reg <= tmp_2_2_1_5_reg_3422_pp0_iter4_reg;
        tmp_2_2_2_1_reg_3432_pp0_iter2_reg <= tmp_2_2_2_1_reg_3432;
        tmp_2_2_2_1_reg_3432_pp0_iter3_reg <= tmp_2_2_2_1_reg_3432_pp0_iter2_reg;
        tmp_2_2_2_1_reg_3432_pp0_iter4_reg <= tmp_2_2_2_1_reg_3432_pp0_iter3_reg;
        tmp_2_2_2_1_reg_3432_pp0_iter5_reg <= tmp_2_2_2_1_reg_3432_pp0_iter4_reg;
        tmp_2_2_2_1_reg_3432_pp0_iter6_reg <= tmp_2_2_2_1_reg_3432_pp0_iter5_reg;
        tmp_2_2_2_2_reg_3437_pp0_iter2_reg <= tmp_2_2_2_2_reg_3437;
        tmp_2_2_2_2_reg_3437_pp0_iter3_reg <= tmp_2_2_2_2_reg_3437_pp0_iter2_reg;
        tmp_2_2_2_2_reg_3437_pp0_iter4_reg <= tmp_2_2_2_2_reg_3437_pp0_iter3_reg;
        tmp_2_2_2_2_reg_3437_pp0_iter5_reg <= tmp_2_2_2_2_reg_3437_pp0_iter4_reg;
        tmp_2_2_2_2_reg_3437_pp0_iter6_reg <= tmp_2_2_2_2_reg_3437_pp0_iter5_reg;
        tmp_2_2_2_3_reg_3442_pp0_iter2_reg <= tmp_2_2_2_3_reg_3442;
        tmp_2_2_2_3_reg_3442_pp0_iter3_reg <= tmp_2_2_2_3_reg_3442_pp0_iter2_reg;
        tmp_2_2_2_3_reg_3442_pp0_iter4_reg <= tmp_2_2_2_3_reg_3442_pp0_iter3_reg;
        tmp_2_2_2_3_reg_3442_pp0_iter5_reg <= tmp_2_2_2_3_reg_3442_pp0_iter4_reg;
        tmp_2_2_2_3_reg_3442_pp0_iter6_reg <= tmp_2_2_2_3_reg_3442_pp0_iter5_reg;
        tmp_2_2_2_4_reg_3447_pp0_iter2_reg <= tmp_2_2_2_4_reg_3447;
        tmp_2_2_2_4_reg_3447_pp0_iter3_reg <= tmp_2_2_2_4_reg_3447_pp0_iter2_reg;
        tmp_2_2_2_4_reg_3447_pp0_iter4_reg <= tmp_2_2_2_4_reg_3447_pp0_iter3_reg;
        tmp_2_2_2_4_reg_3447_pp0_iter5_reg <= tmp_2_2_2_4_reg_3447_pp0_iter4_reg;
        tmp_2_2_2_4_reg_3447_pp0_iter6_reg <= tmp_2_2_2_4_reg_3447_pp0_iter5_reg;
        tmp_2_2_2_5_reg_3452_pp0_iter2_reg <= tmp_2_2_2_5_reg_3452;
        tmp_2_2_2_5_reg_3452_pp0_iter3_reg <= tmp_2_2_2_5_reg_3452_pp0_iter2_reg;
        tmp_2_2_2_5_reg_3452_pp0_iter4_reg <= tmp_2_2_2_5_reg_3452_pp0_iter3_reg;
        tmp_2_2_2_5_reg_3452_pp0_iter5_reg <= tmp_2_2_2_5_reg_3452_pp0_iter4_reg;
        tmp_2_2_2_5_reg_3452_pp0_iter6_reg <= tmp_2_2_2_5_reg_3452_pp0_iter5_reg;
        tmp_2_2_2_reg_3427_pp0_iter2_reg <= tmp_2_2_2_reg_3427;
        tmp_2_2_2_reg_3427_pp0_iter3_reg <= tmp_2_2_2_reg_3427_pp0_iter2_reg;
        tmp_2_2_2_reg_3427_pp0_iter4_reg <= tmp_2_2_2_reg_3427_pp0_iter3_reg;
        tmp_2_2_2_reg_3427_pp0_iter5_reg <= tmp_2_2_2_reg_3427_pp0_iter4_reg;
        tmp_2_2_2_reg_3427_pp0_iter6_reg <= tmp_2_2_2_reg_3427_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_3_0_1_1_reg_3462 <= grp_fu_1478_p2;
        tmp_3_0_1_2_reg_3467 <= grp_fu_1483_p2;
        tmp_3_0_1_3_reg_3472 <= grp_fu_1488_p2;
        tmp_3_0_1_4_reg_3477 <= grp_fu_1493_p2;
        tmp_3_0_1_5_reg_3482 <= grp_fu_1498_p2;
        tmp_3_0_1_reg_3457 <= grp_fu_1473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln51_reg_2224_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_3_0_2_1_reg_3492 <= grp_fu_1478_p2;
        tmp_3_0_2_2_reg_3497 <= grp_fu_1483_p2;
        tmp_3_0_2_3_reg_3502 <= grp_fu_1488_p2;
        tmp_3_0_2_4_reg_3507 <= grp_fu_1493_p2;
        tmp_3_0_2_5_reg_3512 <= grp_fu_1498_p2;
        tmp_3_0_2_reg_3487 <= grp_fu_1473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln51_reg_2224_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        tmp_3_1_0_1_reg_3522 <= grp_fu_1478_p2;
        tmp_3_1_0_2_reg_3527 <= grp_fu_1483_p2;
        tmp_3_1_0_3_reg_3532 <= grp_fu_1488_p2;
        tmp_3_1_0_4_reg_3537 <= grp_fu_1493_p2;
        tmp_3_1_0_5_reg_3542 <= grp_fu_1498_p2;
        tmp_3_1_reg_3517 <= grp_fu_1473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        tmp_3_1_1_1_reg_3552 <= grp_fu_1478_p2;
        tmp_3_1_1_2_reg_3557 <= grp_fu_1483_p2;
        tmp_3_1_1_3_reg_3562 <= grp_fu_1488_p2;
        tmp_3_1_1_4_reg_3567 <= grp_fu_1493_p2;
        tmp_3_1_1_5_reg_3572 <= grp_fu_1498_p2;
        tmp_3_1_1_reg_3547 <= grp_fu_1473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_reg_2224_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_3_1_2_1_reg_3582 <= grp_fu_1507_p2;
        tmp_3_1_2_2_reg_3587 <= grp_fu_1511_p2;
        tmp_3_1_2_3_reg_3592 <= grp_fu_1515_p2;
        tmp_3_1_2_4_reg_3597 <= grp_fu_1519_p2;
        tmp_3_1_2_5_reg_3602 <= grp_fu_1523_p2;
        tmp_3_1_2_reg_3577 <= grp_fu_1503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_2224_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_3_2_0_1_reg_3612 <= grp_fu_1507_p2;
        tmp_3_2_0_2_reg_3617 <= grp_fu_1511_p2;
        tmp_3_2_0_3_reg_3622 <= grp_fu_1515_p2;
        tmp_3_2_0_4_reg_3627 <= grp_fu_1519_p2;
        tmp_3_2_0_5_reg_3632 <= grp_fu_1523_p2;
        tmp_3_2_reg_3607 <= grp_fu_1503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln51_reg_2224_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_3_2_1_1_reg_3642 <= grp_fu_1507_p2;
        tmp_3_2_1_2_reg_3647 <= grp_fu_1511_p2;
        tmp_3_2_1_3_reg_3652 <= grp_fu_1515_p2;
        tmp_3_2_1_4_reg_3657 <= grp_fu_1519_p2;
        tmp_3_2_1_5_reg_3662 <= grp_fu_1523_p2;
        tmp_3_2_1_reg_3637 <= grp_fu_1503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln51_reg_2224_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tmp_3_2_2_1_reg_3682 <= grp_fu_1507_p2;
        tmp_3_2_2_2_reg_3687 <= grp_fu_1511_p2;
        tmp_3_2_2_3_reg_3692 <= grp_fu_1515_p2;
        tmp_3_2_2_4_reg_3697 <= grp_fu_1519_p2;
        tmp_3_2_2_5_reg_3702 <= grp_fu_1523_p2;
        tmp_3_2_2_reg_3677 <= grp_fu_1503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        w_sum_1_1_reg_3712 <= grp_fu_1507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        w_sum_1_2_reg_3717 <= grp_fu_1511_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        w_sum_1_3_reg_3722 <= grp_fu_1515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224_pp0_iter12_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        w_sum_1_4_reg_3727 <= grp_fu_1519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224_pp0_iter13_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        w_sum_1_5_reg_3732 <= grp_fu_1523_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln51_reg_2224_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        w_sum_1_reg_3707 <= grp_fu_1503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_reg_2224_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_sum_reg_3672 <= conv_bias_q0;
    end
end

always @ (*) begin
    if ((icmp_ln51_fu_1747_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_1455_p4 = select_ln82_7_reg_2265;
    end else begin
        ap_phi_mux_c_0_phi_fu_1455_p4 = c_0_reg_1451;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_1466_p4 = f_reg_3312;
    end else begin
        ap_phi_mux_f_0_phi_fu_1466_p4 = f_0_reg_1462;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten75_phi_fu_1422_p4 = add_ln51_reg_2228;
    end else begin
        ap_phi_mux_indvar_flatten75_phi_fu_1422_p4 = indvar_flatten75_reg_1418;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1444_p4 = select_ln54_reg_3317;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1444_p4 = indvar_flatten_reg_1440;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_2224 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_1433_p4 = select_ln82_1_reg_2238;
    end else begin
        ap_phi_mux_r_0_phi_fu_1433_p4 = r_0_reg_1429;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        conv_bias_ce0 = 1'b1;
    end else begin
        conv_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln51_reg_2224_pp0_iter13_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        conv_out_we0 = 1'b1;
    end else begin
        conv_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_0_0_ce0 = 1'b1;
    end else begin
        conv_weights_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_0_1_ce0 = 1'b1;
    end else begin
        conv_weights_0_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_0_2_ce0 = 1'b1;
    end else begin
        conv_weights_0_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_0_3_ce0 = 1'b1;
    end else begin
        conv_weights_0_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_0_4_ce0 = 1'b1;
    end else begin
        conv_weights_0_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_0_5_ce0 = 1'b1;
    end else begin
        conv_weights_0_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_1_0_ce0 = 1'b1;
    end else begin
        conv_weights_0_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_1_1_ce0 = 1'b1;
    end else begin
        conv_weights_0_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_1_2_ce0 = 1'b1;
    end else begin
        conv_weights_0_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_1_3_ce0 = 1'b1;
    end else begin
        conv_weights_0_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_1_4_ce0 = 1'b1;
    end else begin
        conv_weights_0_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_1_5_ce0 = 1'b1;
    end else begin
        conv_weights_0_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_2_0_ce0 = 1'b1;
    end else begin
        conv_weights_0_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_2_1_ce0 = 1'b1;
    end else begin
        conv_weights_0_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_2_2_ce0 = 1'b1;
    end else begin
        conv_weights_0_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_2_3_ce0 = 1'b1;
    end else begin
        conv_weights_0_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_2_4_ce0 = 1'b1;
    end else begin
        conv_weights_0_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_0_2_5_ce0 = 1'b1;
    end else begin
        conv_weights_0_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_0_0_ce0 = 1'b1;
    end else begin
        conv_weights_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_0_1_ce0 = 1'b1;
    end else begin
        conv_weights_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_0_2_ce0 = 1'b1;
    end else begin
        conv_weights_1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_0_3_ce0 = 1'b1;
    end else begin
        conv_weights_1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_0_4_ce0 = 1'b1;
    end else begin
        conv_weights_1_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_0_5_ce0 = 1'b1;
    end else begin
        conv_weights_1_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_1_0_ce0 = 1'b1;
    end else begin
        conv_weights_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_1_1_ce0 = 1'b1;
    end else begin
        conv_weights_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_1_2_ce0 = 1'b1;
    end else begin
        conv_weights_1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_1_3_ce0 = 1'b1;
    end else begin
        conv_weights_1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_1_4_ce0 = 1'b1;
    end else begin
        conv_weights_1_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_1_5_ce0 = 1'b1;
    end else begin
        conv_weights_1_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_2_0_ce0 = 1'b1;
    end else begin
        conv_weights_1_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_2_1_ce0 = 1'b1;
    end else begin
        conv_weights_1_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_2_2_ce0 = 1'b1;
    end else begin
        conv_weights_1_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_2_3_ce0 = 1'b1;
    end else begin
        conv_weights_1_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_2_4_ce0 = 1'b1;
    end else begin
        conv_weights_1_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_1_2_5_ce0 = 1'b1;
    end else begin
        conv_weights_1_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_0_0_ce0 = 1'b1;
    end else begin
        conv_weights_2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_0_1_ce0 = 1'b1;
    end else begin
        conv_weights_2_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_0_2_ce0 = 1'b1;
    end else begin
        conv_weights_2_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_0_3_ce0 = 1'b1;
    end else begin
        conv_weights_2_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_0_4_ce0 = 1'b1;
    end else begin
        conv_weights_2_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_0_5_ce0 = 1'b1;
    end else begin
        conv_weights_2_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_1_0_ce0 = 1'b1;
    end else begin
        conv_weights_2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_1_1_ce0 = 1'b1;
    end else begin
        conv_weights_2_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_1_2_ce0 = 1'b1;
    end else begin
        conv_weights_2_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_1_3_ce0 = 1'b1;
    end else begin
        conv_weights_2_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_1_4_ce0 = 1'b1;
    end else begin
        conv_weights_2_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_1_5_ce0 = 1'b1;
    end else begin
        conv_weights_2_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_2_0_ce0 = 1'b1;
    end else begin
        conv_weights_2_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_2_1_ce0 = 1'b1;
    end else begin
        conv_weights_2_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_2_2_ce0 = 1'b1;
    end else begin
        conv_weights_2_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_2_3_ce0 = 1'b1;
    end else begin
        conv_weights_2_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_2_4_ce0 = 1'b1;
    end else begin
        conv_weights_2_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_2_2_5_ce0 = 1'b1;
    end else begin
        conv_weights_2_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1473_p0 = tmp_3_1_reg_3517;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1473_p0 = tmp_3_0_2_reg_3487;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1473_p0 = tmp_3_0_1_reg_3457;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1473_p0 = tmp_5_reg_3377;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1473_p0 = tmp_s_reg_3037;
    end else begin
        grp_fu_1473_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1473_p1 = tmp_2_1_1_reg_3262_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1473_p1 = tmp_2_1_reg_3192_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1473_p1 = tmp_2_0_2_reg_3162_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1473_p1 = tmp_2_0_1_reg_3067;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1473_p1 = 32'd0;
    end else begin
        grp_fu_1473_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1478_p0 = tmp_3_1_0_1_reg_3522;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1478_p0 = tmp_3_0_2_1_reg_3492;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1478_p0 = tmp_3_0_1_1_reg_3462;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1478_p0 = tmp_3_0_0_1_reg_3382;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1478_p0 = tmp_2_0_0_1_reg_3042;
    end else begin
        grp_fu_1478_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1478_p1 = tmp_2_1_1_1_reg_3267_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1478_p1 = tmp_2_1_0_1_reg_3197_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1478_p1 = tmp_2_0_2_1_reg_3167_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1478_p1 = tmp_2_0_1_1_reg_3072;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1478_p1 = 32'd0;
    end else begin
        grp_fu_1478_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1483_p0 = tmp_3_1_0_2_reg_3527;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1483_p0 = tmp_3_0_2_2_reg_3497;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1483_p0 = tmp_3_0_1_2_reg_3467;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1483_p0 = tmp_3_0_0_2_reg_3387;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1483_p0 = tmp_2_0_0_2_reg_3047;
    end else begin
        grp_fu_1483_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1483_p1 = tmp_2_1_1_2_reg_3272_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1483_p1 = tmp_2_1_0_2_reg_3202_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1483_p1 = tmp_2_0_2_2_reg_3172_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1483_p1 = tmp_2_0_1_2_reg_3077;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1483_p1 = 32'd0;
    end else begin
        grp_fu_1483_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1488_p0 = tmp_3_1_0_3_reg_3532;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1488_p0 = tmp_3_0_2_3_reg_3502;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1488_p0 = tmp_3_0_1_3_reg_3472;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1488_p0 = tmp_3_0_0_3_reg_3392;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1488_p0 = tmp_2_0_0_3_reg_3052;
    end else begin
        grp_fu_1488_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1488_p1 = tmp_2_1_1_3_reg_3277_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1488_p1 = tmp_2_1_0_3_reg_3207_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1488_p1 = tmp_2_0_2_3_reg_3177_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1488_p1 = tmp_2_0_1_3_reg_3082;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1488_p1 = 32'd0;
    end else begin
        grp_fu_1488_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1493_p0 = tmp_3_1_0_4_reg_3537;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1493_p0 = tmp_3_0_2_4_reg_3507;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1493_p0 = tmp_3_0_1_4_reg_3477;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1493_p0 = tmp_3_0_0_4_reg_3397;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1493_p0 = tmp_2_0_0_4_reg_3057;
    end else begin
        grp_fu_1493_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1493_p1 = tmp_2_1_1_4_reg_3282_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1493_p1 = tmp_2_1_0_4_reg_3252_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1493_p1 = tmp_2_0_2_4_reg_3182_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1493_p1 = tmp_2_0_1_4_reg_3087;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1493_p1 = 32'd0;
    end else begin
        grp_fu_1493_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1498_p0 = tmp_3_1_0_5_reg_3542;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1498_p0 = tmp_3_0_2_5_reg_3512;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1498_p0 = tmp_3_0_1_5_reg_3482;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1498_p0 = tmp_3_0_0_5_reg_3402;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1498_p0 = tmp_2_0_0_5_reg_3062;
    end else begin
        grp_fu_1498_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1498_p1 = tmp_2_1_1_5_reg_3322_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1498_p1 = tmp_2_1_0_5_reg_3257_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1498_p1 = tmp_2_0_2_5_reg_3187_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1498_p1 = tmp_2_0_1_5_reg_3157;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1498_p1 = 32'd0;
    end else begin
        grp_fu_1498_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1503_p0 = w_sum_reg_3672;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1503_p0 = tmp_3_2_1_reg_3637;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1503_p0 = tmp_3_2_reg_3607;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1503_p0 = tmp_3_1_2_reg_3577;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1503_p0 = tmp_3_1_1_reg_3547;
    end else begin
        grp_fu_1503_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1503_p1 = tmp_3_2_2_reg_3677;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1503_p1 = tmp_2_2_2_reg_3427_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1503_p1 = tmp_2_2_1_reg_3362_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1503_p1 = tmp_2_2_reg_3337_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1503_p1 = tmp_2_1_2_reg_3287_pp0_iter3_reg;
    end else begin
        grp_fu_1503_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1507_p0 = w_sum_1_reg_3707;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1507_p0 = tmp_3_2_1_1_reg_3642;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1507_p0 = tmp_3_2_0_1_reg_3612;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1507_p0 = tmp_3_1_2_1_reg_3582;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1507_p0 = tmp_3_1_1_1_reg_3552;
    end else begin
        grp_fu_1507_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1507_p1 = tmp_3_2_2_1_reg_3682_pp0_iter8_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1507_p1 = tmp_2_2_2_1_reg_3432_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1507_p1 = tmp_2_2_1_1_reg_3367_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1507_p1 = tmp_2_2_0_1_reg_3342_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1507_p1 = tmp_2_1_2_1_reg_3292_pp0_iter3_reg;
    end else begin
        grp_fu_1507_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1511_p0 = w_sum_1_1_reg_3712;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1511_p0 = tmp_3_2_1_2_reg_3647;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1511_p0 = tmp_3_2_0_2_reg_3617;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1511_p0 = tmp_3_1_2_2_reg_3587;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1511_p0 = tmp_3_1_1_2_reg_3557;
    end else begin
        grp_fu_1511_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1511_p1 = tmp_3_2_2_2_reg_3687_pp0_iter9_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1511_p1 = tmp_2_2_2_2_reg_3437_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1511_p1 = tmp_2_2_1_2_reg_3372_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1511_p1 = tmp_2_2_0_2_reg_3347_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1511_p1 = tmp_2_1_2_2_reg_3297_pp0_iter3_reg;
    end else begin
        grp_fu_1511_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1515_p0 = w_sum_1_2_reg_3717;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1515_p0 = tmp_3_2_1_3_reg_3652;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1515_p0 = tmp_3_2_0_3_reg_3622;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1515_p0 = tmp_3_1_2_3_reg_3592;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1515_p0 = tmp_3_1_1_3_reg_3562;
    end else begin
        grp_fu_1515_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1515_p1 = tmp_3_2_2_3_reg_3692_pp0_iter10_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1515_p1 = tmp_2_2_2_3_reg_3442_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1515_p1 = tmp_2_2_1_3_reg_3412_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1515_p1 = tmp_2_2_0_3_reg_3352_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1515_p1 = tmp_2_1_2_3_reg_3302_pp0_iter3_reg;
    end else begin
        grp_fu_1515_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1519_p0 = w_sum_1_3_reg_3722;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1519_p0 = tmp_3_2_1_4_reg_3657;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1519_p0 = tmp_3_2_0_4_reg_3627;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1519_p0 = tmp_3_1_2_4_reg_3597;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1519_p0 = tmp_3_1_1_4_reg_3567;
    end else begin
        grp_fu_1519_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1519_p1 = tmp_3_2_2_4_reg_3697_pp0_iter11_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1519_p1 = tmp_2_2_2_4_reg_3447_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1519_p1 = tmp_2_2_1_4_reg_3417_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1519_p1 = tmp_2_2_0_4_reg_3357_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1519_p1 = tmp_2_1_2_4_reg_3327_pp0_iter4_reg;
    end else begin
        grp_fu_1519_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1523_p0 = w_sum_1_4_reg_3727;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1523_p0 = tmp_3_2_1_5_reg_3662;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1523_p0 = tmp_3_2_0_5_reg_3632;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1523_p0 = tmp_3_1_2_5_reg_3602;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1523_p0 = tmp_3_1_1_5_reg_3572;
    end else begin
        grp_fu_1523_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1523_p1 = tmp_3_2_2_5_reg_3702_pp0_iter12_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1523_p1 = tmp_2_2_2_5_reg_3452_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1523_p1 = tmp_2_2_1_5_reg_3422_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1523_p1 = tmp_2_2_0_5_reg_3407_pp0_iter5_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1523_p1 = tmp_2_1_2_5_reg_3332_pp0_iter4_reg;
    end else begin
        grp_fu_1523_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1527_p0 = conv_weights_2_0_5_l_reg_2905;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1527_p0 = conv_weights_1_1_5_l_reg_2845;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1527_p0 = conv_weights_1_0_4_l_reg_2810;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1527_p0 = conv_weights_0_1_5_l_reg_2755;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1527_p0 = conv_weights_0_0_0_q0;
    end else begin
        grp_fu_1527_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1527_p1 = reg_1722;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1527_p1 = reg_1673;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1527_p1 = reg_1709;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1527_p1 = reg_1716;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1527_p1 = input_0_q0;
    end else begin
        grp_fu_1527_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1533_p0 = conv_weights_2_1_3_l_reg_2925;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1533_p0 = conv_weights_1_2_4_l_reg_2870;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1533_p0 = conv_weights_1_0_5_l_reg_2815;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1533_p0 = conv_weights_0_2_0_l_reg_2760;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1533_p0 = conv_weights_0_0_1_q0;
    end else begin
        grp_fu_1533_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1533_p1 = reg_1702;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1533_p1 = input_4_load_5_reg_3212;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1533_p1 = reg_1722;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1533_p1 = input_0_q0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1533_p1 = input_1_q0;
    end else begin
        grp_fu_1533_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1539_p0 = conv_weights_2_1_4_l_reg_2930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1539_p0 = conv_weights_1_2_5_l_reg_2875;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1539_p0 = conv_weights_1_1_0_l_reg_2820;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1539_p0 = conv_weights_0_2_1_l_reg_2765;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1539_p0 = conv_weights_0_0_2_q0;
    end else begin
        grp_fu_1539_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1539_p1 = reg_1709;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1539_p1 = reg_1716;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1539_p1 = input_0_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1539_p1 = input_1_q0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1539_p1 = input_2_q0;
    end else begin
        grp_fu_1539_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1545_p0 = conv_weights_2_1_5_l_reg_2935;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1545_p0 = conv_weights_2_0_0_l_reg_2880;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1545_p0 = conv_weights_1_1_1_l_reg_2825;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1545_p0 = conv_weights_0_2_2_l_reg_2770;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1545_p0 = conv_weights_0_0_3_q0;
    end else begin
        grp_fu_1545_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1545_p1 = input_5_load_7_reg_3307;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1545_p1 = input_0_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1545_p1 = input_1_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1545_p1 = input_2_q0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1545_p1 = input_3_q0;
    end else begin
        grp_fu_1545_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1551_p0 = conv_weights_2_2_0_l_reg_2940;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1551_p0 = conv_weights_2_0_1_l_reg_2885;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1551_p0 = conv_weights_1_1_2_l_reg_2830;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1551_p0 = conv_weights_0_2_3_l_reg_2775;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1551_p0 = conv_weights_0_0_4_q0;
    end else begin
        grp_fu_1551_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1551_p1 = input_0_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1551_p1 = input_1_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1551_p1 = input_2_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1551_p1 = input_3_q0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1551_p1 = input_4_q0;
    end else begin
        grp_fu_1551_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1557_p0 = conv_weights_2_2_1_l_reg_2945;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1557_p0 = conv_weights_2_0_2_l_reg_2890;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1557_p0 = conv_weights_1_1_3_l_reg_2835;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1557_p0 = conv_weights_0_2_4_l_reg_2780;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1557_p0 = conv_weights_0_0_5_q0;
    end else begin
        grp_fu_1557_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1557_p1 = input_1_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1557_p1 = input_2_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1557_p1 = input_3_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1557_p1 = input_4_q0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1557_p1 = input_5_q0;
    end else begin
        grp_fu_1557_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1563_p0 = conv_weights_2_2_2_l_reg_2950;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1563_p0 = conv_weights_2_0_3_l_reg_2895;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1563_p0 = conv_weights_1_1_4_l_reg_2840;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1563_p0 = conv_weights_0_2_5_l_reg_2785;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1563_p0 = conv_weights_0_1_0_q0;
    end else begin
        grp_fu_1563_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1563_p1 = input_2_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1563_p1 = input_3_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1563_p1 = input_4_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1563_p1 = input_5_q0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1563_p1 = input_0_q1;
    end else begin
        grp_fu_1563_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1569_p0 = conv_weights_2_2_3_l_reg_2955;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1569_p0 = conv_weights_2_0_4_l_reg_2900;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1569_p0 = conv_weights_1_2_0_l_reg_2850;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1569_p0 = conv_weights_1_0_0_l_reg_2790;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1569_p0 = conv_weights_0_1_1_q0;
    end else begin
        grp_fu_1569_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1569_p1 = input_3_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1569_p1 = input_4_q0;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1569_p1 = input_0_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1569_p1 = input_1_q1;
    end else begin
        grp_fu_1569_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1575_p0 = conv_weights_2_2_4_l_reg_2960;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1575_p0 = conv_weights_2_1_0_l_reg_2910;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1575_p0 = conv_weights_1_2_1_l_reg_2855;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1575_p0 = conv_weights_1_0_1_l_reg_2795;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1575_p0 = conv_weights_0_1_2_q0;
    end else begin
        grp_fu_1575_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1575_p1 = input_4_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1575_p1 = input_0_q1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1575_p1 = input_1_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1575_p1 = input_2_q1;
    end else begin
        grp_fu_1575_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1581_p0 = conv_weights_2_2_5_l_reg_2965;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1581_p0 = conv_weights_2_1_1_l_reg_2915;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1581_p0 = conv_weights_1_2_2_l_reg_2860;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1581_p0 = conv_weights_1_0_2_l_reg_2800;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1581_p0 = conv_weights_0_1_3_q0;
    end else begin
        grp_fu_1581_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1581_p1 = input_5_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1581_p1 = input_1_q1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1581_p1 = input_2_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1581_p1 = input_3_q1;
    end else begin
        grp_fu_1581_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_1587_p0 = conv_weights_2_1_2_l_reg_2920;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_1587_p0 = conv_weights_1_2_3_l_reg_2865;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_1587_p0 = conv_weights_1_0_3_l_reg_2805;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_1587_p0 = conv_weights_0_1_4_q0;
        end else begin
            grp_fu_1587_p0 = 'bx;
        end
    end else begin
        grp_fu_1587_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1587_p1 = input_2_q1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_1587_p1 = input_3_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1587_p1 = input_4_q1;
    end else begin
        grp_fu_1587_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_0_address0 = zext_ln73_11_fu_2134_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_0_address0 = zext_ln73_5_fu_2096_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_0_address0 = zext_ln73_7_fu_2068_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_0_address0 = zext_ln73_9_fu_2045_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_0_address0 = zext_ln73_3_fu_1891_p1;
        end else begin
            input_0_address0 = 'bx;
        end
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_0_address1 = zext_ln73_8_fu_2110_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_0_address1 = zext_ln73_10_fu_2082_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_0_address1 = zext_ln73_4_fu_2027_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_0_address1 = zext_ln73_6_fu_1925_p1;
        end else begin
            input_0_address1 = 'bx;
        end
    end else begin
        input_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_0_ce1 = 1'b1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_1_address0 = zext_ln73_11_fu_2134_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_1_address0 = zext_ln73_5_fu_2096_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_1_address0 = zext_ln73_7_fu_2068_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_1_address0 = zext_ln73_9_fu_2045_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_1_address0 = zext_ln73_3_fu_1891_p1;
        end else begin
            input_1_address0 = 'bx;
        end
    end else begin
        input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_1_address1 = zext_ln73_8_fu_2110_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_1_address1 = zext_ln73_10_fu_2082_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_1_address1 = zext_ln73_4_fu_2027_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_1_address1 = zext_ln73_6_fu_1925_p1;
        end else begin
            input_1_address1 = 'bx;
        end
    end else begin
        input_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_1_ce1 = 1'b1;
    end else begin
        input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_2_address0 = zext_ln73_11_fu_2134_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_2_address0 = zext_ln73_5_fu_2096_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_2_address0 = zext_ln73_7_fu_2068_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_2_address0 = zext_ln73_9_fu_2045_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_2_address0 = zext_ln73_3_fu_1891_p1;
        end else begin
            input_2_address0 = 'bx;
        end
    end else begin
        input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_2_address1 = zext_ln73_8_fu_2110_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_2_address1 = zext_ln73_10_fu_2082_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_2_address1 = zext_ln73_4_fu_2027_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_2_address1 = zext_ln73_6_fu_1925_p1;
        end else begin
            input_2_address1 = 'bx;
        end
    end else begin
        input_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_2_ce0 = 1'b1;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_2_ce1 = 1'b1;
    end else begin
        input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_3_address0 = zext_ln73_11_fu_2134_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_3_address0 = zext_ln73_5_fu_2096_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_3_address0 = zext_ln73_7_fu_2068_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_3_address0 = zext_ln73_9_fu_2045_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_3_address0 = zext_ln73_3_fu_1891_p1;
        end else begin
            input_3_address0 = 'bx;
        end
    end else begin
        input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_3_address1 = zext_ln73_8_fu_2110_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_3_address1 = zext_ln73_10_fu_2082_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_3_address1 = zext_ln73_4_fu_2027_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_3_address1 = zext_ln73_6_fu_1925_p1;
        end else begin
            input_3_address1 = 'bx;
        end
    end else begin
        input_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_3_ce0 = 1'b1;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_3_ce1 = 1'b1;
    end else begin
        input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_4_address0 = zext_ln73_11_fu_2134_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_4_address0 = zext_ln73_5_fu_2096_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_4_address0 = zext_ln73_7_fu_2068_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_4_address0 = zext_ln73_9_fu_2045_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_4_address0 = zext_ln73_3_fu_1891_p1;
        end else begin
            input_4_address0 = 'bx;
        end
    end else begin
        input_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_4_address1 = zext_ln73_8_fu_2110_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_4_address1 = zext_ln73_10_fu_2082_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_4_address1 = zext_ln73_4_fu_2027_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_4_address1 = zext_ln73_6_fu_1925_p1;
        end else begin
            input_4_address1 = 'bx;
        end
    end else begin
        input_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_4_ce0 = 1'b1;
    end else begin
        input_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_4_ce1 = 1'b1;
    end else begin
        input_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_5_address0 = zext_ln73_11_fu_2134_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_5_address0 = zext_ln73_5_fu_2096_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_5_address0 = zext_ln73_7_fu_2068_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_5_address0 = zext_ln73_9_fu_2045_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_5_address0 = zext_ln73_3_fu_1891_p1;
        end else begin
            input_5_address0 = 'bx;
        end
    end else begin
        input_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_5_address1 = zext_ln73_8_fu_2110_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_5_address1 = zext_ln73_10_fu_2082_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_5_address1 = zext_ln73_4_fu_2027_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_5_address1 = zext_ln73_6_fu_1925_p1;
        end else begin
            input_5_address1 = 'bx;
        end
    end else begin
        input_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_5_ce0 = 1'b1;
    end else begin
        input_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_5_ce1 = 1'b1;
    end else begin
        input_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln51_fu_1747_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln51_fu_1747_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((~((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter12 == 1'b0)) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter12 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln51_fu_1753_p2 = (ap_phi_mux_indvar_flatten75_phi_fu_1422_p4 + 11'd1);

assign add_ln54_fu_2007_p2 = (9'd1 + ap_phi_mux_indvar_flatten_phi_fu_1444_p4);

assign add_ln73_10_fu_2106_p2 = (mul_ln73_2_reg_2970 + zext_ln82_2_reg_2307);

assign add_ln73_11_fu_1935_p2 = (4'd3 + select_ln82_fu_1765_p3);

assign add_ln73_12_fu_2040_p2 = (mul_ln73_reg_2244 + zext_ln82_3_fu_2037_p1);

assign add_ln73_13_fu_2078_p2 = (mul_ln73_1_reg_2628 + zext_ln82_3_reg_2664);

assign add_ln73_14_fu_2120_p2 = (mul_ln73_2_reg_2970 + zext_ln82_3_reg_2664);

assign add_ln73_1_fu_1741_p2 = (ap_phi_mux_c_0_phi_fu_1455_p4 + 4'd2);

assign add_ln73_3_fu_1853_p2 = (4'd1 + select_ln82_fu_1765_p3);

assign add_ln73_4_fu_1885_p2 = (mul_ln73_fu_1785_p2 + zext_ln82_1_fu_1881_p1);

assign add_ln73_5_fu_2022_p2 = (mul_ln73_1_fu_2016_p2 + zext_ln82_1_reg_2270);

assign add_ln73_6_fu_2092_p2 = (mul_ln73_2_reg_2970 + zext_ln82_1_reg_2270);

assign add_ln73_7_fu_1901_p2 = (4'd2 + select_ln82_fu_1765_p3);

assign add_ln73_8_fu_1919_p2 = (mul_ln73_fu_1785_p2 + zext_ln82_2_fu_1915_p1);

assign add_ln73_9_fu_2064_p2 = (mul_ln73_1_reg_2628 + zext_ln82_2_reg_2307);

assign add_ln73_fu_1791_p2 = (4'd2 + ap_phi_mux_r_0_phi_fu_1433_p4);

assign add_ln82_2_fu_2146_p2 = (tmp_2_cast_fu_2127_p3 + zext_ln82_4_fu_2143_p1);

assign add_ln82_fu_1813_p2 = (ap_phi_mux_r_0_phi_fu_1433_p4 + select_ln82_3_fu_1805_p3);

assign and_ln81_fu_2202_p2 = (or_ln81_fu_2196_p2 & grp_fu_1622_p2);

assign and_ln82_fu_1847_p2 = (xor_ln82_fu_1835_p2 & icmp_ln57_fu_1841_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage4_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln81_fu_2167_p1 = w_sum_1_5_reg_3732;

assign c_fu_1735_p2 = (ap_phi_mux_c_0_phi_fu_1455_p4 + 4'd1);

assign conv_bias_address0 = zext_ln60_reg_2348_pp0_iter6_reg;

assign conv_out_address0 = zext_ln82_5_fu_2163_p1;

assign conv_out_d0 = ((and_ln81_fu_2202_p2[0:0] === 1'b1) ? w_sum_1_5_reg_3732 : 32'd0);

assign conv_weights_0_0_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_0_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_0_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_0_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_0_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_0_5_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_1_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_1_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_1_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_1_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_1_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_1_5_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_2_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_2_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_2_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_2_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_2_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_0_2_5_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_0_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_0_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_0_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_0_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_0_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_0_5_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_1_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_1_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_1_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_1_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_1_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_1_5_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_2_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_2_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_2_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_2_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_2_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_1_2_5_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_0_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_0_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_0_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_0_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_0_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_0_5_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_1_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_1_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_1_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_1_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_1_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_1_5_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_2_0_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_2_1_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_2_2_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_2_3_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_2_4_address0 = zext_ln60_fu_1949_p1;

assign conv_weights_2_2_5_address0 = zext_ln60_fu_1949_p1;

assign f_fu_2152_p2 = (5'd1 + select_ln82_6_reg_2259);

assign grp_fu_2216_p0 = 8'd11;

assign grp_fu_2216_p1 = grp_fu_2216_p10;

assign grp_fu_2216_p10 = select_ln82_1_reg_2238;

assign grp_fu_2216_p2 = zext_ln82_1_reg_2270;

assign icmp_ln51_fu_1747_p2 = ((ap_phi_mux_indvar_flatten75_phi_fu_1422_p4 == 11'd1936) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1759_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1444_p4 == 9'd176) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_1841_p2 = ((ap_phi_mux_f_0_phi_fu_1466_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln81_1_fu_2190_p2 = ((trunc_ln81_fu_2180_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_2184_p2 = ((tmp_fu_2170_p4 != 8'd255) ? 1'b1 : 1'b0);

assign mul_ln73_1_fu_2016_p1 = mul_ln73_1_fu_2016_p10;

assign mul_ln73_1_fu_2016_p10 = select_ln82_2_reg_2249;

assign mul_ln73_1_fu_2016_p2 = (8'd13 * mul_ln73_1_fu_2016_p1);

assign mul_ln73_2_fu_2058_p1 = mul_ln73_2_fu_2058_p10;

assign mul_ln73_2_fu_2058_p10 = add_ln82_reg_2254;

assign mul_ln73_2_fu_2058_p2 = (8'd13 * mul_ln73_2_fu_2058_p1);

assign mul_ln73_fu_1785_p1 = mul_ln73_fu_1785_p10;

assign mul_ln73_fu_1785_p10 = select_ln82_1_fu_1773_p3;

assign mul_ln73_fu_1785_p2 = (8'd13 * mul_ln73_fu_1785_p1);

assign or_ln81_fu_2196_p2 = (icmp_ln81_fu_2184_p2 | icmp_ln81_1_fu_2190_p2);

assign or_ln82_fu_1859_p2 = (icmp_ln54_fu_1759_p2 | and_ln82_fu_1847_p2);

assign r_fu_1729_p2 = (ap_phi_mux_r_0_phi_fu_1433_p4 + 4'd1);

assign select_ln54_fu_2157_p3 = ((icmp_ln54_reg_2233[0:0] === 1'b1) ? 9'd1 : add_ln54_reg_2623);

assign select_ln82_1_fu_1773_p3 = ((icmp_ln54_fu_1759_p2[0:0] === 1'b1) ? r_fu_1729_p2 : ap_phi_mux_r_0_phi_fu_1433_p4);

assign select_ln82_2_fu_1797_p3 = ((icmp_ln54_fu_1759_p2[0:0] === 1'b1) ? add_ln73_fu_1791_p2 : r_fu_1729_p2);

assign select_ln82_3_fu_1805_p3 = ((icmp_ln54_fu_1759_p2[0:0] === 1'b1) ? 4'd3 : 4'd2);

assign select_ln82_4_fu_1819_p3 = ((icmp_ln54_fu_1759_p2[0:0] === 1'b1) ? 4'd1 : c_fu_1735_p2);

assign select_ln82_5_fu_1827_p3 = ((icmp_ln54_fu_1759_p2[0:0] === 1'b1) ? 4'd2 : add_ln73_1_fu_1741_p2);

assign select_ln82_6_fu_1865_p3 = ((or_ln82_fu_1859_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_f_0_phi_fu_1466_p4);

assign select_ln82_7_fu_1873_p3 = ((and_ln82_fu_1847_p2[0:0] === 1'b1) ? add_ln73_3_fu_1853_p2 : select_ln82_fu_1765_p3);

assign select_ln82_8_fu_1907_p3 = ((and_ln82_fu_1847_p2[0:0] === 1'b1) ? add_ln73_7_fu_1901_p2 : select_ln82_4_fu_1819_p3);

assign select_ln82_9_fu_1941_p3 = ((and_ln82_fu_1847_p2[0:0] === 1'b1) ? add_ln73_11_fu_1935_p2 : select_ln82_5_fu_1827_p3);

assign select_ln82_fu_1765_p3 = ((icmp_ln54_fu_1759_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c_0_phi_fu_1455_p4);

assign tmp_2_cast_fu_2127_p3 = {{grp_fu_2216_p3}, {4'd0}};

assign tmp_fu_2170_p4 = {{bitcast_ln81_fu_2167_p1[30:23]}};

assign trunc_ln81_fu_2180_p1 = bitcast_ln81_fu_2167_p1[22:0];

assign xor_ln82_fu_1835_p2 = (icmp_ln54_fu_1759_p2 ^ 1'd1);

assign zext_ln60_fu_1949_p1 = select_ln82_6_fu_1865_p3;

assign zext_ln73_10_fu_2082_p1 = add_ln73_13_fu_2078_p2;

assign zext_ln73_11_fu_2134_p1 = add_ln73_14_reg_3152;

assign zext_ln73_3_fu_1891_p1 = add_ln73_4_fu_1885_p2;

assign zext_ln73_4_fu_2027_p1 = add_ln73_5_fu_2022_p2;

assign zext_ln73_5_fu_2096_p1 = add_ln73_6_fu_2092_p2;

assign zext_ln73_6_fu_1925_p1 = add_ln73_8_fu_1919_p2;

assign zext_ln73_7_fu_2068_p1 = add_ln73_9_fu_2064_p2;

assign zext_ln73_8_fu_2110_p1 = add_ln73_10_fu_2106_p2;

assign zext_ln73_9_fu_2045_p1 = add_ln73_12_fu_2040_p2;

assign zext_ln82_1_fu_1881_p1 = select_ln82_7_fu_1873_p3;

assign zext_ln82_2_fu_1915_p1 = select_ln82_8_fu_1907_p3;

assign zext_ln82_3_fu_2037_p1 = select_ln82_9_reg_2343;

assign zext_ln82_4_fu_2143_p1 = select_ln82_6_reg_2259;

assign zext_ln82_5_fu_2163_p1 = add_ln82_2_reg_3247_pp0_iter12_reg;

always @ (posedge ap_clk) begin
    zext_ln82_1_reg_2270[7:4] <= 4'b0000;
    zext_ln82_2_reg_2307[7:4] <= 4'b0000;
    zext_ln60_reg_2348[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln60_reg_2348_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln60_reg_2348_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln60_reg_2348_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln60_reg_2348_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln60_reg_2348_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln60_reg_2348_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln82_3_reg_2664[7:4] <= 4'b0000;
end

endmodule //conv
