OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_matmul
Die area:                 ( 0 0 ) ( 144144 144144 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     769838
Number of terminals:      477
Number of snets:          2
Number of nets:           64818

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
[INFO DRT-0164] Number of unique instances = 300.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 2663889.
[INFO DRT-0033] V1 shape region query size = 2171276.
[INFO DRT-0033] M2 shape region query size = 76833.
[INFO DRT-0033] V2 shape region query size = 18684.
[INFO DRT-0033] M3 shape region query size = 37368.
[INFO DRT-0033] V3 shape region query size = 12456.
[INFO DRT-0033] M4 shape region query size = 31439.
[INFO DRT-0033] V4 shape region query size = 12456.
[INFO DRT-0033] M5 shape region query size = 12946.
[INFO DRT-0033] V5 shape region query size = 576.
[INFO DRT-0033] M6 shape region query size = 312.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 972 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 290 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0084]   Complete 64409 groups.
#scanned instances     = 769838
#unique  instances     = 296
#stdCellGenAp          = 11106
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 9052
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 193980
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:10:54, elapsed time = 00:00:38, memory = 1505.43 (MB), peak = 1505.43 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.
[INFO DRT-0156] guideIn read 700000 guides.

Number of guides:     739134

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 266 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 266 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0027]   Complete 600000 origin guides.
[INFO DRT-0027]   Complete 700000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 175302.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 150774.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 134939.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 94382.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 44421.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 20219.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 2159.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 356821 vertical wires in 6 frboxes and 265375 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 29994 vertical wires in 6 frboxes and 18424 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:15, memory = 3308.96 (MB), peak = 3450.44 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3308.96 (MB), peak = 3450.44 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:19, memory = 6668.01 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:42, memory = 10637.46 (MB).
    Completing 30% with 3411 violations.
    elapsed time = 00:01:11, memory = 12545.39 (MB).
    Completing 40% with 3411 violations.
    elapsed time = 00:01:37, memory = 12564.14 (MB).
    Completing 50% with 3411 violations.
    elapsed time = 00:02:05, memory = 12763.48 (MB).
    Completing 60% with 6554 violations.
    elapsed time = 00:02:42, memory = 13672.62 (MB).
    Completing 70% with 6554 violations.
    elapsed time = 00:03:15, memory = 13854.27 (MB).
    Completing 80% with 9023 violations.
    elapsed time = 00:03:57, memory = 14879.14 (MB).
    Completing 90% with 9023 violations.
    elapsed time = 00:04:33, memory = 15002.53 (MB).
    Completing 100% with 10989 violations.
    elapsed time = 00:05:19, memory = 15081.73 (MB).
[INFO DRT-0199]   Number of violations = 53666.
[INFO DRT-0267] cpu time = 01:31:11, elapsed time = 00:05:23, memory = 15088.43 (MB), peak = 15739.61 (MB)
Total wire length = 325128 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18828 um.
Total wire length on LAYER M3 = 86553 um.
Total wire length on LAYER M4 = 76078 um.
Total wire length on LAYER M5 = 84234 um.
Total wire length on LAYER M6 = 45160 um.
Total wire length on LAYER M7 = 14273 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 608333.
Up-via summary (total 608333):.

-----------------
 Active         0
     M1    192497
     M2    204133
     M3    119131
     M4     56874
     M5     30212
     M6      5486
     M7         0
     M8         0
     M9         0
-----------------
           608333


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 53666 violations.
    elapsed time = 00:00:32, memory = 16160.93 (MB).
    Completing 20% with 53666 violations.
    elapsed time = 00:01:06, memory = 16141.40 (MB).
    Completing 30% with 35815 violations.
    elapsed time = 00:01:46, memory = 16894.73 (MB).
    Completing 40% with 35815 violations.
    elapsed time = 00:02:21, memory = 16913.33 (MB).
    Completing 50% with 35815 violations.
    elapsed time = 00:02:59, memory = 17303.27 (MB).
    Completing 60% with 22332 violations.
    elapsed time = 00:03:39, memory = 17607.68 (MB).
    Completing 70% with 22332 violations.
    elapsed time = 00:04:13, memory = 17627.98 (MB).
    Completing 80% with 9982 violations.
    elapsed time = 00:04:58, memory = 18121.52 (MB).
    Completing 90% with 9982 violations.
    elapsed time = 00:05:33, memory = 18146.54 (MB).
    Completing 100% with 1132 violations.
    elapsed time = 00:06:19, memory = 17865.25 (MB).
[INFO DRT-0199]   Number of violations = 22972.
[INFO DRT-0267] cpu time = 01:48:47, elapsed time = 00:06:23, memory = 17865.25 (MB), peak = 18679.50 (MB)
Total wire length = 322559 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19941 um.
Total wire length on LAYER M3 = 85990 um.
Total wire length on LAYER M4 = 74905 um.
Total wire length on LAYER M5 = 82909 um.
Total wire length on LAYER M6 = 44618 um.
Total wire length on LAYER M7 = 14192 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 598794.
Up-via summary (total 598794):.

-----------------
 Active         0
     M1    192497
     M2    205408
     M3    112266
     M4     55290
     M5     28336
     M6      4997
     M7         0
     M8         0
     M9         0
-----------------
           598794


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 22972 violations.
    elapsed time = 00:00:29, memory = 18861.15 (MB).
    Completing 20% with 22972 violations.
    elapsed time = 00:01:03, memory = 19000.14 (MB).
    Completing 30% with 16551 violations.
    elapsed time = 00:01:42, memory = 19642.11 (MB).
    Completing 40% with 16551 violations.
    elapsed time = 00:02:16, memory = 19691.46 (MB).
    Completing 50% with 16551 violations.
    elapsed time = 00:02:53, memory = 19877.98 (MB).
    Completing 60% with 10215 violations.
    elapsed time = 00:03:32, memory = 20407.08 (MB).
    Completing 70% with 10215 violations.
    elapsed time = 00:04:05, memory = 20434.82 (MB).
    Completing 80% with 7559 violations.
    elapsed time = 00:04:49, memory = 20910.36 (MB).
    Completing 90% with 7559 violations.
    elapsed time = 00:05:23, memory = 20929.97 (MB).
    Completing 100% with 3637 violations.
    elapsed time = 00:06:11, memory = 20568.11 (MB).
[INFO DRT-0199]   Number of violations = 22605.
[INFO DRT-0267] cpu time = 01:46:07, elapsed time = 00:06:16, memory = 20637.71 (MB), peak = 21420.77 (MB)
Total wire length = 321221 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 20053 um.
Total wire length on LAYER M3 = 85443 um.
Total wire length on LAYER M4 = 74703 um.
Total wire length on LAYER M5 = 82450 um.
Total wire length on LAYER M6 = 44456 um.
Total wire length on LAYER M7 = 14113 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 595308.
Up-via summary (total 595308):.

-----------------
 Active         0
     M1    192499
     M2    204680
     M3    110783
     M4     54693
     M5     27795
     M6      4858
     M7         0
     M8         0
     M9         0
-----------------
           595308


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 22605 violations.
    elapsed time = 00:00:18, memory = 21640.84 (MB).
    Completing 20% with 22605 violations.
    elapsed time = 00:00:38, memory = 21803.14 (MB).
    Completing 30% with 15397 violations.
    elapsed time = 00:01:06, memory = 22165.60 (MB).
    Completing 40% with 15397 violations.
    elapsed time = 00:01:25, memory = 22177.20 (MB).
    Completing 50% with 15397 violations.
    elapsed time = 00:01:43, memory = 21588.29 (MB).
    Completing 60% with 11102 violations.
    elapsed time = 00:02:12, memory = 22472.33 (MB).
    Completing 70% with 11102 violations.
    elapsed time = 00:02:30, memory = 22563.52 (MB).
    Completing 80% with 3930 violations.
    elapsed time = 00:02:58, memory = 22884.47 (MB).
    Completing 90% with 3930 violations.
    elapsed time = 00:03:16, memory = 22920.45 (MB).
    Completing 100% with 52 violations.
    elapsed time = 00:03:42, memory = 22454.70 (MB).
[INFO DRT-0199]   Number of violations = 56.
[INFO DRT-0267] cpu time = 00:59:22, elapsed time = 00:03:43, memory = 22474.03 (MB), peak = 23167.81 (MB)
Total wire length = 321203 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 20144 um.
Total wire length on LAYER M3 = 85506 um.
Total wire length on LAYER M4 = 74663 um.
Total wire length on LAYER M5 = 82384 um.
Total wire length on LAYER M6 = 44403 um.
Total wire length on LAYER M7 = 14101 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 594918.
Up-via summary (total 594918):.

-----------------
 Active         0
     M1    192499
     M2    204769
     M3    110560
     M4     54529
     M5     27720
     M6      4841
     M7         0
     M8         0
     M9         0
-----------------
           594918


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 56 violations.
    elapsed time = 00:00:00, memory = 22474.03 (MB).
    Completing 20% with 56 violations.
    elapsed time = 00:00:00, memory = 22474.03 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:02, memory = 22474.27 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:02, memory = 22474.27 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:02, memory = 22474.27 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:15, memory = 22474.27 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:15, memory = 22474.27 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:16, memory = 22474.27 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:16, memory = 22474.27 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:19, memory = 22474.48 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:19, memory = 22474.48 (MB), peak = 23167.81 (MB)
Total wire length = 321202 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 20147 um.
Total wire length on LAYER M3 = 85502 um.
Total wire length on LAYER M4 = 74659 um.
Total wire length on LAYER M5 = 82386 um.
Total wire length on LAYER M6 = 44404 um.
Total wire length on LAYER M7 = 14101 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 594899.
Up-via summary (total 594899):.

-----------------
 Active         0
     M1    192499
     M2    204767
     M3    110548
     M4     54524
     M5     27720
     M6      4841
     M7         0
     M8         0
     M9         0
-----------------
           594899


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:16, memory = 22474.48 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:16, memory = 22474.48 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:16, memory = 22474.48 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:16, memory = 22474.48 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:18, memory = 22474.48 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:19, memory = 22474.48 (MB), peak = 23167.81 (MB)
Total wire length = 321202 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 20147 um.
Total wire length on LAYER M3 = 85502 um.
Total wire length on LAYER M4 = 74659 um.
Total wire length on LAYER M5 = 82386 um.
Total wire length on LAYER M6 = 44404 um.
Total wire length on LAYER M7 = 14101 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 594899.
Up-via summary (total 594899):.

-----------------
 Active         0
     M1    192499
     M2    204767
     M3    110548
     M4     54524
     M5     27720
     M6      4841
     M7         0
     M8         0
     M9         0
-----------------
           594899


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 22474.48 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 22474.48 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 22474.48 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 22474.48 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 22474.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 22474.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 22474.48 (MB), peak = 23167.81 (MB)
Total wire length = 321202 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 20148 um.
Total wire length on LAYER M3 = 85503 um.
Total wire length on LAYER M4 = 74657 um.
Total wire length on LAYER M5 = 82386 um.
Total wire length on LAYER M6 = 44404 um.
Total wire length on LAYER M7 = 14101 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 594900.
Up-via summary (total 594900):.

-----------------
 Active         0
     M1    192499
     M2    204771
     M3    110544
     M4     54525
     M5     27720
     M6      4841
     M7         0
     M8         0
     M9         0
-----------------
           594900


[INFO DRT-0198] Complete detail routing.
Total wire length = 321202 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 20148 um.
Total wire length on LAYER M3 = 85503 um.
Total wire length on LAYER M4 = 74657 um.
Total wire length on LAYER M5 = 82386 um.
Total wire length on LAYER M6 = 44404 um.
Total wire length on LAYER M7 = 14101 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 594900.
Up-via summary (total 594900):.

-----------------
 Active         0
     M1    192499
     M2    204771
     M3    110544
     M4     54525
     M5     27720
     M6      4841
     M7         0
     M8         0
     M9         0
-----------------
           594900


[INFO DRT-0267] cpu time = 06:06:30, elapsed time = 00:22:31, memory = 22474.48 (MB), peak = 23167.81 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 23:46.47[h:]min:sec. CPU time: user 22595.85 sys 142.00 (1593%). Peak memory: 23723836KB.
