#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Apr 10 16:04:11 2024
# Process ID: 14268
# Current directory: C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1
# Command line: vivado.exe -log Wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Wrapper.tcl -notrace
# Log file: C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1/Wrapper.vdi
# Journal file: C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: link_design -top Wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lja26/Desktop/tetris/vivado/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1329.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, pll/inst/clkin1_ibufg, from the path connected to top-level port: clk_100mhz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/lja26/Desktop/tetris/vivado/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [c:/Users/lja26/Desktop/tetris/vivado/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Parsing XDC File [c:/Users/lja26/Desktop/tetris/vivado/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/lja26/Desktop/tetris/vivado/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/lja26/Desktop/tetris/vivado/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1650.719 ; gain = 321.559
Finished Parsing XDC File [c:/Users/lja26/Desktop/tetris/vivado/Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
Parsing XDC File [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/lja26/Desktop/tetris/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1650.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1650.719 ; gain = 321.559
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 1650.719 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c01375e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1666.641 ; gain = 15.922

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 195eb5a83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1876.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e1e9bbd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1876.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 752 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d036d721

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 1876.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 759 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d036d721

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1876.324 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d036d721

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1876.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d036d721

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1876.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              1  |
|  Constant propagation         |               0  |             752  |                                              0  |
|  Sweep                        |               0  |             759  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1876.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10616c0cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.494 . Memory (MB): peak = 1876.324 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 10616c0cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1972.090 ; gain = 0.000
Ending Power Optimization Task | Checksum: 10616c0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.698 . Memory (MB): peak = 1972.090 ; gain = 95.766

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10616c0cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.090 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1972.090 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10616c0cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1/Wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Wrapper_drc_opted.rpt -pb Wrapper_drc_opted.pb -rpx Wrapper_drc_opted.rpx
Command: report_drc -file Wrapper_drc_opted.rpt -pb Wrapper_drc_opted.pb -rpx Wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1/Wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a8f1137b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1972.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus JB are not locked:  'JB[6]'  'JB[5]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18d14d556

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f4aa44de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.700 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f4aa44de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.704 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f4aa44de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.711 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c6fa3066

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.865 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 242477bae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.961 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 242477bae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.968 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 63 LUTNM shape to break, 197 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 46, total 63, new lutff created 9
INFO: [Physopt 32-1138] End 1 Pass. Optimized 145 nets or LUTs. Breaked 63 LUTs, combined 82 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1972.090 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           63  |             82  |                   145  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           63  |             82  |                   145  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 107353d02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1672bc98a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1672bc98a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7fbe98c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 125ed3013

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e8ef6c95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16099ed65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 155d43b08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1be9eb0dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a84f9e0f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12e4a7de2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 236a86ff8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 236a86ff8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 206850fee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.794 | TNS=-36.367 |
Phase 1 Physical Synthesis Initialization | Checksum: 16799680b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 216df6ed1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 206850fee

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.839. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 28b233f3c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 28b233f3c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28b233f3c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 28b233f3c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 28b233f3c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1972.090 ; gain = 0.000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2668a5997

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000
Ending Placer Task | Checksum: 17a37f5a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 20 Warnings, 19 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1/Wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_placed.rpt -pb Wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1972.090 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.29s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1972.090 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.839 | TNS=-11.449 |
Phase 1 Physical Synthesis Initialization | Checksum: 157d9e315

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.839 | TNS=-11.449 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 157d9e315

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.839 | TNS=-11.449 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__167_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__167
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[6]. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_1__55_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__167_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.832 | TNS=-11.442 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__30
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[6]. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_1__55_comp_1.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.814 | TNS=-11.064 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__30
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__31
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_3__30_comp_1.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.784 | TNS=-10.930 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__189
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.768 | TNS=-9.830 |
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1.  Re-placed instance CPU/dx/ir/dff_loop[30].dff/q_i_3__191
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.719 | TNS=-10.574 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__191
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0.  Re-placed instance CPU/dx/ir/dff_loop[30].dff/q_i_4__119
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.648 | TNS=-9.764 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__119
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_3__191_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.590 | TNS=-7.386 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__29_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__29
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[11]. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_1__54_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.583 | TNS=-7.192 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[31].dff/wDivisor[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__29_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__29
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/c7. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_1__53_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.578 | TNS=-7.187 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__36_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_5__36
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/c7. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_1__53_comp_1.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.509 | TNS=-6.876 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__189
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__31
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__30
INFO: [Physopt 32-134] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__48_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__48
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_4__30_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-6.289 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__55_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__55
INFO: [Physopt 32-134] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__55_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[27].dff/q_i_2__55_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__37_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_5__37
INFO: [Physopt 32-134] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__37_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_7.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__56
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__37_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_5__37_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.417 | TNS=-6.121 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0_repN.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__30_comp
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[6]. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_1__55_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-5.934 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_20.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__194
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_3__189_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.401 | TNS=-5.778 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2_repN.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__31_comp
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.392 | TNS=-5.718 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_4__32_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_4__32
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_4__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_3.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__287
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_4__32_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_4__32_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-5.489 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2_repN.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__31_comp
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_7.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__56
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2_repN. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_3__31_comp_1.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-5.441 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[6].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__182
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/alu_in_b[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_54.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_1__250
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[6]. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_2__182_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_54. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.369 | TNS=-5.295 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__50_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__50
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.369 | TNS=-5.203 |
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[13].dff/q_reg_0.  Re-placed instance CPU/dx/ir/dff_loop[13].dff/q_reg
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[13].dff/q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.365 | TNS=-5.231 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_3__192_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__192
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_i_3__192_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_3__192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__51_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__51
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_3__192_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_3__192_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.364 | TNS=-5.169 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__119_comp
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[7].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__183
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_4__119_comp_1.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.359 | TNS=-4.975 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_RQ/dff_loop[28].dff/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[18].dff/q_i_2__142_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[18].dff/q_i_2__142
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[18].dff/q_reg_73. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[18].dff/q_i_1__143_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[18].dff/q_i_2__142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-4.614 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__49_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__49
INFO: [Physopt 32-242] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__49_n_0. Rewired (signal push) CPU/dx/ir/dff_loop[30].dff/q_reg_126 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-4.599 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__50_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__50
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[27].dff/q_reg_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_5.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__292
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__50_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_2__50_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-4.556 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__63_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__63
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__37_n_0. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_5__37_comp_1.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__63_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.335 | TNS=-4.292 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_19.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__177
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_reg_19 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_3.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_1__244
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_reg_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_reg_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_9.  Re-placed instance CPU/dx/ir/dff_loop[30].dff/q_i_2__198
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.323 | TNS=-4.125 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_54_repN.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_1__250_comp
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_54_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/xm/ir/dff_loop[28].dff/q_reg_12.  Re-placed instance CPU/xm/ir/dff_loop[28].dff/q_i_3__106
INFO: [Physopt 32-735] Processed net CPU/xm/ir/dff_loop[28].dff/q_reg_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.317 | TNS=-4.089 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__181
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/mw/ir/dff_loop[30].dff/q_i_3__169
INFO: [Physopt 32-735] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-4.083 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_6[1].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__179
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_reg_6[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_45.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_1__247
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_6[1]. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_2__179_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_45. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.313 | TNS=-4.068 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_45_repN_1.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_1__247_comp_1
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_45_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[23].dff/q_reg_32.  Re-placed instance CPU/dx/ir/dff_loop[23].dff/q_i_2__207
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[23].dff/q_reg_32. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-4.062 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[2].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__178
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/alu_in_b[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_30.  Did not re-place instance CPU/mw/ir/dff_loop[30].dff/q_i_3__111
INFO: [Physopt 32-735] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_30. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-3.992 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__58_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__58
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2_repN. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_3__31_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.285 | TNS=-3.900 |
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[27].dff/q_reg_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_5.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__292
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/xm/ir/dff_loop[28].dff/MemoryArray_reg_3_3.  Did not re-place instance CPU/xm/ir/dff_loop[28].dff/q_i_1__275
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[27].dff/q_reg_5. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[27].dff/q_i_2__292_comp_1.
INFO: [Physopt 32-735] Processed net CPU/xm/ir/dff_loop[28].dff/MemoryArray_reg_3_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-3.876 |
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[24].dff/q_reg_0.  Re-placed instance CPU/dx/ir/dff_loop[24].dff/q_reg
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[24].dff/q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-3.594 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_6[0].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__101
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_reg_6[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_5.  Re-placed instance CPU/dx/ir/dff_loop[30].dff/q_i_1__245
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.278 | TNS=-3.198 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_RQ/dff_loop[29].dff/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[18].dff/q_i_2__142_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[18].dff/q_i_2__142
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[18].dff/q_reg_74. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[18].dff/q_i_1__144_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[18].dff/q_i_2__142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.277 | TNS=-2.918 |
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_46.  Re-placed instance CPU/dx/ir/dff_loop[30].dff/q_i_1__254
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_46. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-2.812 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_RQ/dff_loop[30].dff/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[18].dff/q_i_2__142_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[18].dff/q_i_2__142
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[18].dff/q_reg_75. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[18].dff/q_i_1__145_comp.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[18].dff/q_i_2__142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-2.537 |
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/mw/ir/dff_loop[30].dff/q_i_3__169
INFO: [Physopt 32-735] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-2.537 |
INFO: [Physopt 32-662] Processed net CPU/xm/ir/dff_loop[28].dff/q_reg_12.  Did not re-place instance CPU/xm/ir/dff_loop[28].dff/q_i_3__106
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_54_repN. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[30].dff/q_i_1__250_comp_2.
INFO: [Physopt 32-735] Processed net CPU/xm/ir/dff_loop[28].dff/q_reg_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.253 | TNS=-2.506 |
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/mw/ir/dff_loop[30].dff/q_i_3__169
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[19].dff/q_reg_11.  Did not re-place instance CPU/dx/ir/dff_loop[19].dff/q_i_9__23
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[19].dff/q_reg_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[19].dff/q_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_2.  Did not re-place instance CPU/mw/ir/dff_loop[27].dff/q_i_4__112
INFO: [Physopt 32-572] Net CPU/mw/ir/dff_loop[27].dff/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net q_reg_i_6_n_0.  Re-placed instance q_reg_i_6
INFO: [Physopt 32-735] Processed net q_reg_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-2.211 |
INFO: [Physopt 32-662] Processed net q_reg_i_6_n_0.  Did not re-place instance q_reg_i_6
INFO: [Physopt 32-702] Processed net q_reg_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/pw/ex/q_reg_0.  Did not re-place instance CPU/pw/ex/q_reg
INFO: [Physopt 32-572] Net CPU/pw/ex/q_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/pw/ex/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__30_comp_1
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__191_comp
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__119_comp_1
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.227 | TNS=-2.104 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__189_comp
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__55_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__55
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.222 | TNS=-2.084 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__31
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__30_comp_rewire
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.213 | TNS=-2.044 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__64_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__64
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/xm/ir/dff_loop[28].dff/q_reg_3.  Did not re-place instance CPU/xm/ir/dff_loop[28].dff/q_i_2__283
INFO: [Physopt 32-702] Processed net CPU/xm/ir/dff_loop[28].dff/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_57.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__184
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_57. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-1.990 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__30_comp_rewire
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__49_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__49_rewire
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_2__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_25.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_1__253
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-1.986 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_20_repN.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__194_comp
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_20_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-1.781 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__119_comp_1
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_19.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__177
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_3.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_1__244
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/pw/ex/q_reg_8.  Did not re-place instance CPU/pw/ex/q_i_2__301
INFO: [Physopt 32-702] Processed net CPU/pw/ex/q_reg_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/d/dff_loop[0].dff/q_reg_0.  Did not re-place instance CPU/mw/d/dff_loop[0].dff/q_i_7__41
INFO: [Physopt 32-702] Processed net CPU/mw/d/dff_loop[0].dff/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/mw/ir/dff_loop[28].dff/q_reg_1.  Re-placed instance CPU/mw/ir/dff_loop[28].dff/q_i_11__13
INFO: [Physopt 32-735] Processed net CPU/mw/ir/dff_loop[28].dff/q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.204 | TNS=-1.665 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__181
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/mw/ir/dff_loop[30].dff/q_i_3__169
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[19].dff/q_reg_11.  Did not re-place instance CPU/dx/ir/dff_loop[19].dff/q_i_9__23
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[19].dff/q_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_2.  Did not re-place instance CPU/mw/ir/dff_loop[27].dff/q_i_4__112
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net q_reg_i_6_n_0.  Did not re-place instance q_reg_i_6
INFO: [Physopt 32-702] Processed net q_reg_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/pw/ex/q_reg_0.  Did not re-place instance CPU/pw/ex/q_reg
INFO: [Physopt 32-702] Processed net CPU/pw/ex/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.204 | TNS=-1.665 |
Phase 3 Critical Path Optimization | Checksum: 157d9e315

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.090 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.204 | TNS=-1.665 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0.  Re-placed instance CPU/dx/ir/dff_loop[27].dff/q_i_3__30_comp_1
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.199 | TNS=-1.745 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_RQ/dff_loop[27].dff/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/xm/o/dff_loop[26].dff/q_reg_2.  Did not re-place instance CPU/xm/o/dff_loop[26].dff/q_i_2__143
INFO: [Physopt 32-710] Processed net CPU/dx/ir/dff_loop[18].dff/q_reg_72. Critical path length was reduced through logic transformation on cell CPU/dx/ir/dff_loop[18].dff/q_i_1__142_comp.
INFO: [Physopt 32-735] Processed net CPU/xm/o/dff_loop[26].dff/q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.199 | TNS=-1.547 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__30_comp_1
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__30_comp_rewire
INFO: [Physopt 32-81] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.194 | TNS=-1.527 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__191_comp
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/q_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__119_comp_1
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__181
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/mw/ir/dff_loop[30].dff/q_i_3__169
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[19].dff/q_reg_11.  Did not re-place instance CPU/dx/ir/dff_loop[19].dff/q_i_9__23
INFO: [Physopt 32-572] Net CPU/dx/ir/dff_loop[19].dff/q_reg_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[19].dff/q_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_2.  Did not re-place instance CPU/mw/ir/dff_loop[27].dff/q_i_4__112
INFO: [Physopt 32-572] Net CPU/mw/ir/dff_loop[27].dff/q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net q_reg_i_6_n_0.  Did not re-place instance q_reg_i_6
INFO: [Physopt 32-702] Processed net q_reg_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/pw/ex/q_reg_0.  Did not re-place instance CPU/pw/ex/q_reg
INFO: [Physopt 32-572] Net CPU/pw/ex/q_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CPU/pw/ex/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__30_comp_1
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-1.459 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__64_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_2__64
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_2__64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/xm/ir/dff_loop[28].dff/q_reg_3.  Did not re-place instance CPU/xm/ir/dff_loop[28].dff/q_i_2__283
INFO: [Physopt 32-702] Processed net CPU/xm/ir/dff_loop[28].dff/q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_57.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__184
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_9.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__198
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[13].dff/q_reg_15.  Did not re-place instance CPU/dx/ir/dff_loop[13].dff/q_i_8__28
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[13].dff/q_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.179 | TNS=-1.445 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[13].dff/q_reg_15.  Did not re-place instance CPU/dx/ir/dff_loop[13].dff/q_i_8__28
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[13].dff/q_reg_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[22].dff/q_reg_3.  Re-placed instance CPU/dx/ir/dff_loop[22].dff/q_i_11__10
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[22].dff/q_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.177 | TNS=-1.431 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__30_comp_1
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2_repN.  Re-placed instance CPU/dx/ir/dff_loop[30].dff/q_i_3__31_comp
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.168 | TNS=-1.259 |
INFO: [Physopt 32-662] Processed net CPU/pw/ir/dff_loop[2].dff/q_reg_4.  Did not re-place instance CPU/pw/ir/dff_loop[2].dff/q_i_1__309
INFO: [Physopt 32-702] Processed net CPU/pw/ir/dff_loop[2].dff/q_reg_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[28].dff/q_reg_8.  Did not re-place instance CPU/mw/ir/dff_loop[28].dff/q_i_2__245
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[28].dff/q_reg_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/pw/ex/q_reg_32.  Did not re-place instance CPU/pw/ex/q_i_2__269
INFO: [Physopt 32-702] Processed net CPU/pw/ex/q_reg_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_5.  Did not re-place instance CPU/mw/ir/dff_loop[27].dff/q_i_12__9
INFO: [Physopt 32-735] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-1.255 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[31].dff/wDivisor[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__36_n_0_repN.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_5__36_comp
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_5__36_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__29_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__29_comp_1
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.164 | TNS=-1.243 |
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_5.  Did not re-place instance CPU/mw/ir/dff_loop[27].dff/q_i_12__9
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.153 | TNS=-1.182 |
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[27].dff/c7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.144 | TNS=-1.076 |
INFO: [Physopt 32-702] Processed net CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[27].dff/q_i_3__189_comp
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/q_i_3__189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_20_repN.  Re-placed instance CPU/dx/ir/dff_loop[30].dff/q_i_3__194_comp
INFO: [Physopt 32-735] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_20_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.123 | TNS=-1.006 |
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_3__191_comp
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0.  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_4__119_comp_1
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/q_i_4__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5].  Did not re-place instance CPU/dx/ir/dff_loop[30].dff/q_i_2__181
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[30].dff/alu_in_b[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1.  Did not re-place instance CPU/mw/ir/dff_loop[30].dff/q_i_3__169
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[30].dff/q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/dx/ir/dff_loop[19].dff/q_reg_11.  Did not re-place instance CPU/dx/ir/dff_loop[19].dff/q_i_9__23
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[19].dff/q_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_2.  Did not re-place instance CPU/mw/ir/dff_loop[27].dff/q_i_4__112
INFO: [Physopt 32-702] Processed net CPU/mw/ir/dff_loop[27].dff/q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CPU/dx/ir/dff_loop[27].dff/wDiv_B[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net q_reg_i_6_n_0.  Did not re-place instance q_reg_i_6
INFO: [Physopt 32-702] Processed net q_reg_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CPU/pw/ex/q_reg_0.  Did not re-place instance CPU/pw/ex/q_reg
INFO: [Physopt 32-702] Processed net CPU/pw/ex/q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.123 | TNS=-1.006 |
Phase 4 Critical Path Optimization | Checksum: 157d9e315

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1972.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.123 | TNS=-1.006 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.716  |         10.442  |            1  |              0  |                    61  |           0  |           2  |  00:00:08  |
|  Total          |          0.716  |         10.442  |            1  |              0  |                    61  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1972.090 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: d6750992

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
510 Infos, 20 Warnings, 19 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1972.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1/Wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus JB[10:1] are not locked:  JB[6] JB[5]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a95806bd ConstDB: 0 ShapeSum: dcbce91 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: eb079bfb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.156 ; gain = 84.066
Post Restoration Checksum: NetGraph: 88ba95f1 NumContArr: 624d060a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: eb079bfb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.180 ; gain = 84.090

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: eb079bfb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2062.203 ; gain = 90.113

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: eb079bfb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2062.203 ; gain = 90.113
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10e4123a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2089.832 ; gain = 117.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.008 | TNS=-0.008 | WHS=-0.126 | THS=-7.984 |

Phase 2 Router Initialization | Checksum: 16a95389d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2089.832 ; gain = 117.742

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00265483 %
  Global Horizontal Routing Utilization  = 0.0054703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3127
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3126
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16a95389d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2089.832 ; gain = 117.742
Phase 3 Initial Routing | Checksum: 1f38b56fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2089.832 ; gain = 117.742
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                              CPU/md/divider/r_RQ/dff_loop[21].dff/q_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                              CPU/md/divider/r_RQ/dff_loop[14].dff/q_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                              CPU/md/divider/r_RQ/dff_loop[31].dff/q_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                              CPU/md/divider/r_RQ/dff_loop[29].dff/q_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                              CPU/md/divider/r_RQ/dff_loop[30].dff/q_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1499
 Number of Nodes with overlaps = 687
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.145 | TNS=-40.014| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e95ee49c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2089.832 ; gain = 117.742

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 539
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.939 | TNS=-17.937| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1934d7de5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2089.832 ; gain = 117.742

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 511
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.729 | TNS=-20.009| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d11918fe

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2092.320 ; gain = 120.230

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 492
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.681 | TNS=-21.790| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 14c5dbc5b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2092.320 ; gain = 120.230
Phase 4 Rip-up And Reroute | Checksum: 14c5dbc5b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2092.320 ; gain = 120.230

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18062f5c7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2092.320 ; gain = 120.230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.681 | TNS=-21.790| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1112a68ea

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1112a68ea

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246
Phase 5 Delay and Skew Optimization | Checksum: 1112a68ea

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac971383

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-14.243| WHS=0.079  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ac971383

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246
Phase 6 Post Hold Fix | Checksum: 1ac971383

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.660356 %
  Global Horizontal Routing Utilization  = 0.941745 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f2e081e0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f2e081e0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ca9dc942

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.661 | TNS=-14.243| WHS=0.079  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ca9dc942

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2095.336 ; gain = 123.246

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
531 Infos, 22 Warnings, 19 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 2095.336 ; gain = 123.246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 2096.156 ; gain = 0.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1/Wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
Command: report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1/Wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/lja26/Desktop/tetris/vivado/Tetris.runs/impl_1/Wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
Command: report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
543 Infos, 22 Warnings, 19 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Wrapper_route_status.rpt -pb Wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Wrapper_bus_skew_routed.rpt -pb Wrapper_bus_skew_routed.pb -rpx Wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 16:05:53 2024...
