

Implementation tool: Xilinx Vivado v.2023.2
Project:             adpcm
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Sun Jun 23 07:26:14 -03 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          10432
FF:           13256
DSP:            139
BRAM:            18
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      6.279
Timing not met
