###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       152699   # Number of WRITE/WRITEP commands
num_reads_done                 =       708017   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       527791   # Number of read row buffer hits
num_read_cmds                  =       708017   # Number of READ/READP commands
num_writes_done                =       152723   # Number of read requests issued
num_write_row_hits             =       114731   # Number of write row buffer hits
num_act_cmds                   =       219125   # Number of ACT commands
num_pre_cmds                   =       219095   # Number of PRE commands
num_ondemand_pres              =       195583   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9426683   # Cyles of rank active rank.0
rank_active_cycles.1           =      9210877   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       573317   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       789123   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       810739   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10692   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8008   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2776   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          589   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          748   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1026   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1230   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1399   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2457   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21084   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          186   # Write cmd latency (cycles)
write_latency[40-59]           =          250   # Write cmd latency (cycles)
write_latency[60-79]           =          453   # Write cmd latency (cycles)
write_latency[80-99]           =         1083   # Write cmd latency (cycles)
write_latency[100-119]         =         2070   # Write cmd latency (cycles)
write_latency[120-139]         =         3634   # Write cmd latency (cycles)
write_latency[140-159]         =         5044   # Write cmd latency (cycles)
write_latency[160-179]         =         5956   # Write cmd latency (cycles)
write_latency[180-199]         =         6372   # Write cmd latency (cycles)
write_latency[200-]            =       127639   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       263984   # Read request latency (cycles)
read_latency[40-59]            =        84229   # Read request latency (cycles)
read_latency[60-79]            =       104749   # Read request latency (cycles)
read_latency[80-99]            =        48204   # Read request latency (cycles)
read_latency[100-119]          =        34908   # Read request latency (cycles)
read_latency[120-139]          =        28021   # Read request latency (cycles)
read_latency[140-159]          =        17939   # Read request latency (cycles)
read_latency[160-179]          =        13660   # Read request latency (cycles)
read_latency[180-199]          =        10956   # Read request latency (cycles)
read_latency[200-]             =       101364   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.62273e+08   # Write energy
read_energy                    =  2.85472e+09   # Read energy
act_energy                     =  5.99526e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.75192e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.78779e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88225e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74759e+09   # Active standby energy rank.1
average_read_latency           =      121.267   # Average read request latency (cycles)
average_interarrival           =      11.6176   # Average request interarrival latency (cycles)
total_energy                   =   1.7205e+10   # Total energy (pJ)
average_power                  =       1720.5   # Average power (mW)
average_bandwidth              =      7.34498   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       178227   # Number of WRITE/WRITEP commands
num_reads_done                 =       723076   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       532970   # Number of read row buffer hits
num_read_cmds                  =       723074   # Number of READ/READP commands
num_writes_done                =       178228   # Number of read requests issued
num_write_row_hits             =       128543   # Number of write row buffer hits
num_act_cmds                   =       240917   # Number of ACT commands
num_pre_cmds                   =       240885   # Number of PRE commands
num_ondemand_pres              =       216702   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9324686   # Cyles of rank active rank.0
rank_active_cycles.1           =      9286916   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       675314   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       713084   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       852012   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10049   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8163   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2578   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          594   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          719   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1250   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1392   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2503   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20973   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          265   # Write cmd latency (cycles)
write_latency[40-59]           =          299   # Write cmd latency (cycles)
write_latency[60-79]           =          547   # Write cmd latency (cycles)
write_latency[80-99]           =         1335   # Write cmd latency (cycles)
write_latency[100-119]         =         2375   # Write cmd latency (cycles)
write_latency[120-139]         =         4372   # Write cmd latency (cycles)
write_latency[140-159]         =         6063   # Write cmd latency (cycles)
write_latency[160-179]         =         7436   # Write cmd latency (cycles)
write_latency[180-199]         =         8300   # Write cmd latency (cycles)
write_latency[200-]            =       147223   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       258243   # Read request latency (cycles)
read_latency[40-59]            =        84644   # Read request latency (cycles)
read_latency[60-79]            =       111168   # Read request latency (cycles)
read_latency[80-99]            =        50595   # Read request latency (cycles)
read_latency[100-119]          =        36499   # Read request latency (cycles)
read_latency[120-139]          =        29069   # Read request latency (cycles)
read_latency[140-159]          =        18228   # Read request latency (cycles)
read_latency[160-179]          =        13588   # Read request latency (cycles)
read_latency[180-199]          =        10861   # Read request latency (cycles)
read_latency[200-]             =       110179   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.89709e+08   # Write energy
read_energy                    =  2.91543e+09   # Read energy
act_energy                     =  6.59149e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.24151e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.4228e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8186e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79504e+09   # Active standby energy rank.1
average_read_latency           =       127.41   # Average read request latency (cycles)
average_interarrival           =      11.0948   # Average request interarrival latency (cycles)
total_energy                   =   1.7449e+10   # Total energy (pJ)
average_power                  =       1744.9   # Average power (mW)
average_bandwidth              =      7.69113   # Average bandwidth
