// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_1 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_326_p2;
reg   [0:0] icmp_ln86_reg_1314;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1314_pp0_iter1_reg;
wire   [0:0] icmp_ln86_29_fu_332_p2;
reg   [0:0] icmp_ln86_29_reg_1321;
reg   [0:0] icmp_ln86_29_reg_1321_pp0_iter1_reg;
wire   [0:0] icmp_ln86_30_fu_338_p2;
reg   [0:0] icmp_ln86_30_reg_1327;
wire   [0:0] icmp_ln86_31_fu_344_p2;
reg   [0:0] icmp_ln86_31_reg_1333;
reg   [0:0] icmp_ln86_31_reg_1333_pp0_iter1_reg;
wire   [0:0] icmp_ln86_32_fu_350_p2;
reg   [0:0] icmp_ln86_32_reg_1339;
reg   [0:0] icmp_ln86_32_reg_1339_pp0_iter1_reg;
wire   [0:0] icmp_ln86_33_fu_356_p2;
reg   [0:0] icmp_ln86_33_reg_1345;
reg   [0:0] icmp_ln86_33_reg_1345_pp0_iter1_reg;
reg   [0:0] icmp_ln86_33_reg_1345_pp0_iter2_reg;
reg   [0:0] icmp_ln86_33_reg_1345_pp0_iter3_reg;
wire   [0:0] icmp_ln86_34_fu_362_p2;
reg   [0:0] icmp_ln86_34_reg_1351;
wire   [0:0] icmp_ln86_35_fu_368_p2;
reg   [0:0] icmp_ln86_35_reg_1357;
reg   [0:0] icmp_ln86_35_reg_1357_pp0_iter1_reg;
wire   [0:0] icmp_ln86_36_fu_374_p2;
reg   [0:0] icmp_ln86_36_reg_1363;
reg   [0:0] icmp_ln86_36_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_36_reg_1363_pp0_iter2_reg;
wire   [0:0] icmp_ln86_37_fu_380_p2;
reg   [0:0] icmp_ln86_37_reg_1369;
reg   [0:0] icmp_ln86_37_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_37_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_37_reg_1369_pp0_iter3_reg;
wire   [0:0] icmp_ln86_38_fu_386_p2;
reg   [0:0] icmp_ln86_38_reg_1375;
reg   [0:0] icmp_ln86_38_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_38_reg_1375_pp0_iter2_reg;
reg   [0:0] icmp_ln86_38_reg_1375_pp0_iter3_reg;
wire   [0:0] icmp_ln86_39_fu_392_p2;
reg   [0:0] icmp_ln86_39_reg_1381;
reg   [0:0] icmp_ln86_39_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_39_reg_1381_pp0_iter2_reg;
reg   [0:0] icmp_ln86_39_reg_1381_pp0_iter3_reg;
reg   [0:0] icmp_ln86_39_reg_1381_pp0_iter4_reg;
wire   [0:0] icmp_ln86_40_fu_398_p2;
reg   [0:0] icmp_ln86_40_reg_1387;
reg   [0:0] icmp_ln86_40_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_40_reg_1387_pp0_iter2_reg;
reg   [0:0] icmp_ln86_40_reg_1387_pp0_iter3_reg;
reg   [0:0] icmp_ln86_40_reg_1387_pp0_iter4_reg;
reg   [0:0] icmp_ln86_40_reg_1387_pp0_iter5_reg;
wire   [0:0] icmp_ln86_41_fu_404_p2;
reg   [0:0] icmp_ln86_41_reg_1393;
reg   [0:0] icmp_ln86_41_reg_1393_pp0_iter1_reg;
reg   [0:0] icmp_ln86_41_reg_1393_pp0_iter2_reg;
reg   [0:0] icmp_ln86_41_reg_1393_pp0_iter3_reg;
reg   [0:0] icmp_ln86_41_reg_1393_pp0_iter4_reg;
reg   [0:0] icmp_ln86_41_reg_1393_pp0_iter5_reg;
wire   [0:0] icmp_ln86_42_fu_410_p2;
reg   [0:0] icmp_ln86_42_reg_1399;
wire   [0:0] icmp_ln86_43_fu_416_p2;
reg   [0:0] icmp_ln86_43_reg_1405;
reg   [0:0] icmp_ln86_43_reg_1405_pp0_iter1_reg;
wire   [0:0] icmp_ln86_44_fu_422_p2;
reg   [0:0] icmp_ln86_44_reg_1410;
reg   [0:0] icmp_ln86_44_reg_1410_pp0_iter1_reg;
wire   [0:0] icmp_ln86_45_fu_428_p2;
reg   [0:0] icmp_ln86_45_reg_1415;
reg   [0:0] icmp_ln86_45_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_45_reg_1415_pp0_iter2_reg;
wire   [0:0] icmp_ln86_46_fu_434_p2;
reg   [0:0] icmp_ln86_46_reg_1420;
reg   [0:0] icmp_ln86_46_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_46_reg_1420_pp0_iter2_reg;
wire   [0:0] icmp_ln86_47_fu_440_p2;
reg   [0:0] icmp_ln86_47_reg_1425;
reg   [0:0] icmp_ln86_47_reg_1425_pp0_iter1_reg;
reg   [0:0] icmp_ln86_47_reg_1425_pp0_iter2_reg;
wire   [0:0] icmp_ln86_48_fu_446_p2;
reg   [0:0] icmp_ln86_48_reg_1430;
reg   [0:0] icmp_ln86_48_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_48_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_48_reg_1430_pp0_iter3_reg;
wire   [0:0] icmp_ln86_49_fu_452_p2;
reg   [0:0] icmp_ln86_49_reg_1435;
reg   [0:0] icmp_ln86_49_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_49_reg_1435_pp0_iter2_reg;
reg   [0:0] icmp_ln86_49_reg_1435_pp0_iter3_reg;
wire   [0:0] icmp_ln86_50_fu_458_p2;
reg   [0:0] icmp_ln86_50_reg_1440;
reg   [0:0] icmp_ln86_50_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_50_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_50_reg_1440_pp0_iter3_reg;
wire   [0:0] icmp_ln86_51_fu_464_p2;
reg   [0:0] icmp_ln86_51_reg_1445;
reg   [0:0] icmp_ln86_51_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_51_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_51_reg_1445_pp0_iter3_reg;
reg   [0:0] icmp_ln86_51_reg_1445_pp0_iter4_reg;
wire   [0:0] icmp_ln86_52_fu_470_p2;
reg   [0:0] icmp_ln86_52_reg_1450;
reg   [0:0] icmp_ln86_52_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_52_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_52_reg_1450_pp0_iter3_reg;
reg   [0:0] icmp_ln86_52_reg_1450_pp0_iter4_reg;
wire   [0:0] icmp_ln86_53_fu_476_p2;
reg   [0:0] icmp_ln86_53_reg_1455;
reg   [0:0] icmp_ln86_53_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_53_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_53_reg_1455_pp0_iter3_reg;
reg   [0:0] icmp_ln86_53_reg_1455_pp0_iter4_reg;
wire   [0:0] icmp_ln86_54_fu_482_p2;
reg   [0:0] icmp_ln86_54_reg_1460;
reg   [0:0] icmp_ln86_54_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_54_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_54_reg_1460_pp0_iter3_reg;
reg   [0:0] icmp_ln86_54_reg_1460_pp0_iter4_reg;
reg   [0:0] icmp_ln86_54_reg_1460_pp0_iter5_reg;
wire   [0:0] icmp_ln86_55_fu_488_p2;
reg   [0:0] icmp_ln86_55_reg_1465;
reg   [0:0] icmp_ln86_55_reg_1465_pp0_iter1_reg;
reg   [0:0] icmp_ln86_55_reg_1465_pp0_iter2_reg;
reg   [0:0] icmp_ln86_55_reg_1465_pp0_iter3_reg;
reg   [0:0] icmp_ln86_55_reg_1465_pp0_iter4_reg;
reg   [0:0] icmp_ln86_55_reg_1465_pp0_iter5_reg;
wire   [0:0] icmp_ln86_56_fu_494_p2;
reg   [0:0] icmp_ln86_56_reg_1470;
reg   [0:0] icmp_ln86_56_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_56_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_56_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_56_reg_1470_pp0_iter4_reg;
reg   [0:0] icmp_ln86_56_reg_1470_pp0_iter5_reg;
wire   [0:0] icmp_ln86_57_fu_500_p2;
reg   [0:0] icmp_ln86_57_reg_1475;
reg   [0:0] icmp_ln86_57_reg_1475_pp0_iter1_reg;
reg   [0:0] icmp_ln86_57_reg_1475_pp0_iter2_reg;
reg   [0:0] icmp_ln86_57_reg_1475_pp0_iter3_reg;
reg   [0:0] icmp_ln86_57_reg_1475_pp0_iter4_reg;
reg   [0:0] icmp_ln86_57_reg_1475_pp0_iter5_reg;
reg   [0:0] icmp_ln86_57_reg_1475_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_506_p2;
reg   [0:0] xor_ln104_reg_1480;
wire   [0:0] and_ln102_fu_512_p2;
reg   [0:0] and_ln102_reg_1486;
wire   [0:0] and_ln102_28_fu_516_p2;
reg   [0:0] and_ln102_28_reg_1492;
reg   [0:0] and_ln102_28_reg_1492_pp0_iter2_reg;
reg   [0:0] and_ln102_28_reg_1492_pp0_iter3_reg;
reg   [0:0] and_ln102_28_reg_1492_pp0_iter4_reg;
wire   [0:0] and_ln102_29_fu_530_p2;
reg   [0:0] and_ln102_29_reg_1499;
wire   [0:0] and_ln102_32_fu_535_p2;
reg   [0:0] and_ln102_32_reg_1505;
reg   [0:0] and_ln102_32_reg_1505_pp0_iter2_reg;
reg   [0:0] and_ln102_32_reg_1505_pp0_iter3_reg;
reg   [0:0] and_ln102_32_reg_1505_pp0_iter4_reg;
reg   [0:0] and_ln102_32_reg_1505_pp0_iter5_reg;
wire   [0:0] and_ln102_33_fu_551_p2;
reg   [0:0] and_ln102_33_reg_1512;
wire   [0:0] and_ln102_40_fu_556_p2;
reg   [0:0] and_ln102_40_reg_1518;
wire   [0:0] and_ln104_13_fu_566_p2;
reg   [0:0] and_ln104_13_reg_1528;
reg   [0:0] and_ln104_13_reg_1528_pp0_iter2_reg;
reg   [0:0] and_ln104_13_reg_1528_pp0_iter3_reg;
reg   [0:0] and_ln104_13_reg_1528_pp0_iter4_reg;
reg   [0:0] and_ln104_13_reg_1528_pp0_iter5_reg;
reg   [0:0] and_ln104_13_reg_1528_pp0_iter6_reg;
wire   [0:0] and_ln104_9_fu_587_p2;
reg   [0:0] and_ln104_9_reg_1534;
wire   [0:0] and_ln102_30_fu_592_p2;
reg   [0:0] and_ln102_30_reg_1539;
reg   [0:0] and_ln102_30_reg_1539_pp0_iter3_reg;
wire   [0:0] and_ln104_10_fu_602_p2;
reg   [0:0] and_ln104_10_reg_1546;
reg   [0:0] and_ln104_10_reg_1546_pp0_iter3_reg;
wire   [0:0] and_ln102_34_fu_613_p2;
reg   [0:0] and_ln102_34_reg_1552;
wire   [0:0] or_ln117_31_fu_676_p2;
reg   [0:0] or_ln117_31_reg_1557;
wire   [2:0] select_ln117_30_fu_688_p3;
reg   [2:0] select_ln117_30_reg_1562;
wire   [0:0] or_ln117_33_fu_696_p2;
reg   [0:0] or_ln117_33_reg_1567;
wire   [0:0] or_ln117_35_fu_702_p2;
reg   [0:0] or_ln117_35_reg_1573;
wire   [0:0] or_ln117_43_fu_706_p2;
reg   [0:0] or_ln117_43_reg_1581;
reg   [0:0] or_ln117_43_reg_1581_pp0_iter3_reg;
reg   [0:0] or_ln117_43_reg_1581_pp0_iter4_reg;
wire   [0:0] and_ln102_36_fu_719_p2;
reg   [0:0] and_ln102_36_reg_1590;
wire   [0:0] or_ln117_37_fu_790_p2;
reg   [0:0] or_ln117_37_reg_1596;
wire   [3:0] select_ln117_36_fu_803_p3;
reg   [3:0] select_ln117_36_reg_1601;
wire   [0:0] or_ln117_39_fu_811_p2;
reg   [0:0] or_ln117_39_reg_1606;
wire   [0:0] and_ln102_31_fu_815_p2;
reg   [0:0] and_ln102_31_reg_1613;
wire   [0:0] and_ln104_11_fu_824_p2;
reg   [0:0] and_ln104_11_reg_1619;
reg   [0:0] and_ln104_11_reg_1619_pp0_iter5_reg;
wire   [0:0] and_ln102_37_fu_839_p2;
reg   [0:0] and_ln102_37_reg_1625;
wire   [4:0] select_ln117_42_fu_930_p3;
reg   [4:0] select_ln117_42_reg_1630;
wire   [0:0] or_ln117_45_fu_937_p2;
reg   [0:0] or_ln117_45_reg_1635;
wire   [0:0] and_ln102_39_fu_951_p2;
reg   [0:0] and_ln102_39_reg_1641;
wire   [0:0] or_ln117_49_fu_1024_p2;
reg   [0:0] or_ln117_49_reg_1647;
wire   [4:0] select_ln117_48_fu_1038_p3;
reg   [4:0] select_ln117_48_reg_1652;
wire   [0:0] or_ln117_51_fu_1046_p2;
reg   [0:0] or_ln117_51_reg_1657;
wire   [0:0] or_ln117_55_fu_1134_p2;
reg   [0:0] or_ln117_55_reg_1665;
wire   [4:0] select_ln117_54_fu_1146_p3;
reg   [4:0] select_ln117_54_reg_1671;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_16_fu_520_p2;
wire   [0:0] and_ln104_8_fu_525_p2;
wire   [0:0] xor_ln104_20_fu_540_p2;
wire   [0:0] and_ln104_12_fu_545_p2;
wire   [0:0] xor_ln104_28_fu_561_p2;
wire   [0:0] xor_ln104_15_fu_572_p2;
wire   [0:0] xor_ln104_17_fu_582_p2;
wire   [0:0] and_ln104_fu_577_p2;
wire   [0:0] xor_ln104_18_fu_597_p2;
wire   [0:0] xor_ln104_21_fu_608_p2;
wire   [0:0] and_ln102_56_fu_622_p2;
wire   [0:0] and_ln102_41_fu_618_p2;
wire   [0:0] xor_ln117_fu_637_p2;
wire   [0:0] or_ln117_fu_632_p2;
wire   [1:0] zext_ln117_fu_642_p1;
wire   [0:0] or_ln117_29_fu_646_p2;
wire   [0:0] and_ln102_42_fu_627_p2;
wire   [1:0] select_ln117_fu_650_p3;
wire   [1:0] select_ln117_28_fu_664_p3;
wire   [0:0] or_ln117_30_fu_658_p2;
wire   [2:0] zext_ln117_4_fu_672_p1;
wire   [2:0] select_ln117_29_fu_680_p3;
wire   [0:0] xor_ln104_22_fu_710_p2;
wire   [0:0] and_ln102_57_fu_727_p2;
wire   [0:0] and_ln102_35_fu_715_p2;
wire   [0:0] and_ln102_43_fu_723_p2;
wire   [0:0] or_ln117_32_fu_742_p2;
wire   [0:0] and_ln102_44_fu_732_p2;
wire   [2:0] select_ln117_31_fu_747_p3;
wire   [2:0] select_ln117_32_fu_759_p3;
wire   [0:0] or_ln117_34_fu_754_p2;
wire   [3:0] zext_ln117_5_fu_766_p1;
wire   [0:0] and_ln102_45_fu_737_p2;
wire   [3:0] select_ln117_33_fu_770_p3;
wire   [0:0] or_ln117_36_fu_778_p2;
wire   [3:0] select_ln117_34_fu_783_p3;
wire   [3:0] select_ln117_35_fu_795_p3;
wire   [0:0] xor_ln104_19_fu_819_p2;
wire   [0:0] xor_ln104_23_fu_829_p2;
wire   [0:0] and_ln102_58_fu_844_p2;
wire   [0:0] xor_ln104_24_fu_834_p2;
wire   [0:0] and_ln102_59_fu_858_p2;
wire   [0:0] and_ln102_46_fu_849_p2;
wire   [0:0] or_ln117_38_fu_868_p2;
wire   [0:0] and_ln102_47_fu_854_p2;
wire   [3:0] select_ln117_37_fu_873_p3;
wire   [0:0] or_ln117_40_fu_880_p2;
wire   [3:0] select_ln117_38_fu_885_p3;
wire   [0:0] or_ln117_41_fu_892_p2;
wire   [0:0] and_ln102_48_fu_863_p2;
wire   [3:0] select_ln117_39_fu_896_p3;
wire   [3:0] select_ln117_40_fu_910_p3;
wire   [0:0] or_ln117_42_fu_904_p2;
wire   [4:0] zext_ln117_6_fu_918_p1;
wire   [4:0] select_ln117_41_fu_922_p3;
wire   [0:0] xor_ln104_25_fu_942_p2;
wire   [0:0] and_ln102_60_fu_959_p2;
wire   [0:0] and_ln102_38_fu_947_p2;
wire   [0:0] and_ln102_49_fu_955_p2;
wire   [0:0] or_ln117_44_fu_974_p2;
wire   [0:0] and_ln102_50_fu_964_p2;
wire   [4:0] select_ln117_43_fu_979_p3;
wire   [0:0] or_ln117_46_fu_986_p2;
wire   [4:0] select_ln117_44_fu_991_p3;
wire   [0:0] or_ln117_47_fu_998_p2;
wire   [0:0] and_ln102_51_fu_969_p2;
wire   [4:0] select_ln117_45_fu_1002_p3;
wire   [0:0] or_ln117_48_fu_1010_p2;
wire   [4:0] select_ln117_46_fu_1016_p3;
wire   [4:0] select_ln117_47_fu_1030_p3;
wire   [0:0] xor_ln104_26_fu_1050_p2;
wire   [0:0] and_ln102_61_fu_1060_p2;
wire   [0:0] xor_ln104_27_fu_1055_p2;
wire   [0:0] and_ln102_62_fu_1074_p2;
wire   [0:0] and_ln102_52_fu_1065_p2;
wire   [0:0] or_ln117_50_fu_1084_p2;
wire   [0:0] and_ln102_53_fu_1070_p2;
wire   [4:0] select_ln117_49_fu_1089_p3;
wire   [0:0] or_ln117_52_fu_1096_p2;
wire   [4:0] select_ln117_50_fu_1101_p3;
wire   [0:0] or_ln117_53_fu_1108_p2;
wire   [0:0] and_ln102_54_fu_1079_p2;
wire   [4:0] select_ln117_51_fu_1112_p3;
wire   [0:0] or_ln117_54_fu_1120_p2;
wire   [4:0] select_ln117_52_fu_1126_p3;
wire   [4:0] select_ln117_53_fu_1138_p3;
wire   [0:0] and_ln102_55_fu_1154_p2;
wire   [0:0] or_ln117_56_fu_1158_p2;
wire   [11:0] tmp_fu_1174_p63;
wire   [4:0] tmp_fu_1174_p64;
wire   [0:0] or_ln117_57_fu_1163_p2;
wire   [11:0] tmp_fu_1174_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
wire   [4:0] tmp_fu_1174_p1;
wire   [4:0] tmp_fu_1174_p3;
wire   [4:0] tmp_fu_1174_p5;
wire   [4:0] tmp_fu_1174_p7;
wire   [4:0] tmp_fu_1174_p9;
wire   [4:0] tmp_fu_1174_p11;
wire   [4:0] tmp_fu_1174_p13;
wire   [4:0] tmp_fu_1174_p15;
wire   [4:0] tmp_fu_1174_p17;
wire   [4:0] tmp_fu_1174_p19;
wire   [4:0] tmp_fu_1174_p21;
wire   [4:0] tmp_fu_1174_p23;
wire   [4:0] tmp_fu_1174_p25;
wire   [4:0] tmp_fu_1174_p27;
wire   [4:0] tmp_fu_1174_p29;
wire   [4:0] tmp_fu_1174_p31;
wire  signed [4:0] tmp_fu_1174_p33;
wire  signed [4:0] tmp_fu_1174_p35;
wire  signed [4:0] tmp_fu_1174_p37;
wire  signed [4:0] tmp_fu_1174_p39;
wire  signed [4:0] tmp_fu_1174_p41;
wire  signed [4:0] tmp_fu_1174_p43;
wire  signed [4:0] tmp_fu_1174_p45;
wire  signed [4:0] tmp_fu_1174_p47;
wire  signed [4:0] tmp_fu_1174_p49;
wire  signed [4:0] tmp_fu_1174_p51;
wire  signed [4:0] tmp_fu_1174_p53;
wire  signed [4:0] tmp_fu_1174_p55;
wire  signed [4:0] tmp_fu_1174_p57;
wire  signed [4:0] tmp_fu_1174_p59;
wire  signed [4:0] tmp_fu_1174_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x7 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x7_U1305(
    .din0(12'd1715),
    .din1(12'd1242),
    .din2(12'd47),
    .din3(12'd10),
    .din4(12'd4061),
    .din5(12'd4095),
    .din6(12'd38),
    .din7(12'd4053),
    .din8(12'd22),
    .din9(12'd3893),
    .din10(12'd3668),
    .din11(12'd3944),
    .din12(12'd1013),
    .din13(12'd3722),
    .din14(12'd1075),
    .din15(12'd3725),
    .din16(12'd722),
    .din17(12'd3670),
    .din18(12'd671),
    .din19(12'd1448),
    .din20(12'd3752),
    .din21(12'd3734),
    .din22(12'd573),
    .din23(12'd3737),
    .din24(12'd1212),
    .din25(12'd3825),
    .din26(12'd696),
    .din27(12'd819),
    .din28(12'd103),
    .din29(12'd3901),
    .din30(12'd249),
    .def(tmp_fu_1174_p63),
    .sel(tmp_fu_1174_p64),
    .dout(tmp_fu_1174_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_28_reg_1492 <= and_ln102_28_fu_516_p2;
        and_ln102_28_reg_1492_pp0_iter2_reg <= and_ln102_28_reg_1492;
        and_ln102_28_reg_1492_pp0_iter3_reg <= and_ln102_28_reg_1492_pp0_iter2_reg;
        and_ln102_28_reg_1492_pp0_iter4_reg <= and_ln102_28_reg_1492_pp0_iter3_reg;
        and_ln102_29_reg_1499 <= and_ln102_29_fu_530_p2;
        and_ln102_30_reg_1539 <= and_ln102_30_fu_592_p2;
        and_ln102_30_reg_1539_pp0_iter3_reg <= and_ln102_30_reg_1539;
        and_ln102_31_reg_1613 <= and_ln102_31_fu_815_p2;
        and_ln102_32_reg_1505 <= and_ln102_32_fu_535_p2;
        and_ln102_32_reg_1505_pp0_iter2_reg <= and_ln102_32_reg_1505;
        and_ln102_32_reg_1505_pp0_iter3_reg <= and_ln102_32_reg_1505_pp0_iter2_reg;
        and_ln102_32_reg_1505_pp0_iter4_reg <= and_ln102_32_reg_1505_pp0_iter3_reg;
        and_ln102_32_reg_1505_pp0_iter5_reg <= and_ln102_32_reg_1505_pp0_iter4_reg;
        and_ln102_33_reg_1512 <= and_ln102_33_fu_551_p2;
        and_ln102_34_reg_1552 <= and_ln102_34_fu_613_p2;
        and_ln102_36_reg_1590 <= and_ln102_36_fu_719_p2;
        and_ln102_37_reg_1625 <= and_ln102_37_fu_839_p2;
        and_ln102_39_reg_1641 <= and_ln102_39_fu_951_p2;
        and_ln102_40_reg_1518 <= and_ln102_40_fu_556_p2;
        and_ln102_reg_1486 <= and_ln102_fu_512_p2;
        and_ln104_10_reg_1546 <= and_ln104_10_fu_602_p2;
        and_ln104_10_reg_1546_pp0_iter3_reg <= and_ln104_10_reg_1546;
        and_ln104_11_reg_1619 <= and_ln104_11_fu_824_p2;
        and_ln104_11_reg_1619_pp0_iter5_reg <= and_ln104_11_reg_1619;
        and_ln104_13_reg_1528 <= and_ln104_13_fu_566_p2;
        and_ln104_13_reg_1528_pp0_iter2_reg <= and_ln104_13_reg_1528;
        and_ln104_13_reg_1528_pp0_iter3_reg <= and_ln104_13_reg_1528_pp0_iter2_reg;
        and_ln104_13_reg_1528_pp0_iter4_reg <= and_ln104_13_reg_1528_pp0_iter3_reg;
        and_ln104_13_reg_1528_pp0_iter5_reg <= and_ln104_13_reg_1528_pp0_iter4_reg;
        and_ln104_13_reg_1528_pp0_iter6_reg <= and_ln104_13_reg_1528_pp0_iter5_reg;
        and_ln104_9_reg_1534 <= and_ln104_9_fu_587_p2;
        icmp_ln86_29_reg_1321 <= icmp_ln86_29_fu_332_p2;
        icmp_ln86_29_reg_1321_pp0_iter1_reg <= icmp_ln86_29_reg_1321;
        icmp_ln86_30_reg_1327 <= icmp_ln86_30_fu_338_p2;
        icmp_ln86_31_reg_1333 <= icmp_ln86_31_fu_344_p2;
        icmp_ln86_31_reg_1333_pp0_iter1_reg <= icmp_ln86_31_reg_1333;
        icmp_ln86_32_reg_1339 <= icmp_ln86_32_fu_350_p2;
        icmp_ln86_32_reg_1339_pp0_iter1_reg <= icmp_ln86_32_reg_1339;
        icmp_ln86_33_reg_1345 <= icmp_ln86_33_fu_356_p2;
        icmp_ln86_33_reg_1345_pp0_iter1_reg <= icmp_ln86_33_reg_1345;
        icmp_ln86_33_reg_1345_pp0_iter2_reg <= icmp_ln86_33_reg_1345_pp0_iter1_reg;
        icmp_ln86_33_reg_1345_pp0_iter3_reg <= icmp_ln86_33_reg_1345_pp0_iter2_reg;
        icmp_ln86_34_reg_1351 <= icmp_ln86_34_fu_362_p2;
        icmp_ln86_35_reg_1357 <= icmp_ln86_35_fu_368_p2;
        icmp_ln86_35_reg_1357_pp0_iter1_reg <= icmp_ln86_35_reg_1357;
        icmp_ln86_36_reg_1363 <= icmp_ln86_36_fu_374_p2;
        icmp_ln86_36_reg_1363_pp0_iter1_reg <= icmp_ln86_36_reg_1363;
        icmp_ln86_36_reg_1363_pp0_iter2_reg <= icmp_ln86_36_reg_1363_pp0_iter1_reg;
        icmp_ln86_37_reg_1369 <= icmp_ln86_37_fu_380_p2;
        icmp_ln86_37_reg_1369_pp0_iter1_reg <= icmp_ln86_37_reg_1369;
        icmp_ln86_37_reg_1369_pp0_iter2_reg <= icmp_ln86_37_reg_1369_pp0_iter1_reg;
        icmp_ln86_37_reg_1369_pp0_iter3_reg <= icmp_ln86_37_reg_1369_pp0_iter2_reg;
        icmp_ln86_38_reg_1375 <= icmp_ln86_38_fu_386_p2;
        icmp_ln86_38_reg_1375_pp0_iter1_reg <= icmp_ln86_38_reg_1375;
        icmp_ln86_38_reg_1375_pp0_iter2_reg <= icmp_ln86_38_reg_1375_pp0_iter1_reg;
        icmp_ln86_38_reg_1375_pp0_iter3_reg <= icmp_ln86_38_reg_1375_pp0_iter2_reg;
        icmp_ln86_39_reg_1381 <= icmp_ln86_39_fu_392_p2;
        icmp_ln86_39_reg_1381_pp0_iter1_reg <= icmp_ln86_39_reg_1381;
        icmp_ln86_39_reg_1381_pp0_iter2_reg <= icmp_ln86_39_reg_1381_pp0_iter1_reg;
        icmp_ln86_39_reg_1381_pp0_iter3_reg <= icmp_ln86_39_reg_1381_pp0_iter2_reg;
        icmp_ln86_39_reg_1381_pp0_iter4_reg <= icmp_ln86_39_reg_1381_pp0_iter3_reg;
        icmp_ln86_40_reg_1387 <= icmp_ln86_40_fu_398_p2;
        icmp_ln86_40_reg_1387_pp0_iter1_reg <= icmp_ln86_40_reg_1387;
        icmp_ln86_40_reg_1387_pp0_iter2_reg <= icmp_ln86_40_reg_1387_pp0_iter1_reg;
        icmp_ln86_40_reg_1387_pp0_iter3_reg <= icmp_ln86_40_reg_1387_pp0_iter2_reg;
        icmp_ln86_40_reg_1387_pp0_iter4_reg <= icmp_ln86_40_reg_1387_pp0_iter3_reg;
        icmp_ln86_40_reg_1387_pp0_iter5_reg <= icmp_ln86_40_reg_1387_pp0_iter4_reg;
        icmp_ln86_41_reg_1393 <= icmp_ln86_41_fu_404_p2;
        icmp_ln86_41_reg_1393_pp0_iter1_reg <= icmp_ln86_41_reg_1393;
        icmp_ln86_41_reg_1393_pp0_iter2_reg <= icmp_ln86_41_reg_1393_pp0_iter1_reg;
        icmp_ln86_41_reg_1393_pp0_iter3_reg <= icmp_ln86_41_reg_1393_pp0_iter2_reg;
        icmp_ln86_41_reg_1393_pp0_iter4_reg <= icmp_ln86_41_reg_1393_pp0_iter3_reg;
        icmp_ln86_41_reg_1393_pp0_iter5_reg <= icmp_ln86_41_reg_1393_pp0_iter4_reg;
        icmp_ln86_42_reg_1399 <= icmp_ln86_42_fu_410_p2;
        icmp_ln86_43_reg_1405 <= icmp_ln86_43_fu_416_p2;
        icmp_ln86_43_reg_1405_pp0_iter1_reg <= icmp_ln86_43_reg_1405;
        icmp_ln86_44_reg_1410 <= icmp_ln86_44_fu_422_p2;
        icmp_ln86_44_reg_1410_pp0_iter1_reg <= icmp_ln86_44_reg_1410;
        icmp_ln86_45_reg_1415 <= icmp_ln86_45_fu_428_p2;
        icmp_ln86_45_reg_1415_pp0_iter1_reg <= icmp_ln86_45_reg_1415;
        icmp_ln86_45_reg_1415_pp0_iter2_reg <= icmp_ln86_45_reg_1415_pp0_iter1_reg;
        icmp_ln86_46_reg_1420 <= icmp_ln86_46_fu_434_p2;
        icmp_ln86_46_reg_1420_pp0_iter1_reg <= icmp_ln86_46_reg_1420;
        icmp_ln86_46_reg_1420_pp0_iter2_reg <= icmp_ln86_46_reg_1420_pp0_iter1_reg;
        icmp_ln86_47_reg_1425 <= icmp_ln86_47_fu_440_p2;
        icmp_ln86_47_reg_1425_pp0_iter1_reg <= icmp_ln86_47_reg_1425;
        icmp_ln86_47_reg_1425_pp0_iter2_reg <= icmp_ln86_47_reg_1425_pp0_iter1_reg;
        icmp_ln86_48_reg_1430 <= icmp_ln86_48_fu_446_p2;
        icmp_ln86_48_reg_1430_pp0_iter1_reg <= icmp_ln86_48_reg_1430;
        icmp_ln86_48_reg_1430_pp0_iter2_reg <= icmp_ln86_48_reg_1430_pp0_iter1_reg;
        icmp_ln86_48_reg_1430_pp0_iter3_reg <= icmp_ln86_48_reg_1430_pp0_iter2_reg;
        icmp_ln86_49_reg_1435 <= icmp_ln86_49_fu_452_p2;
        icmp_ln86_49_reg_1435_pp0_iter1_reg <= icmp_ln86_49_reg_1435;
        icmp_ln86_49_reg_1435_pp0_iter2_reg <= icmp_ln86_49_reg_1435_pp0_iter1_reg;
        icmp_ln86_49_reg_1435_pp0_iter3_reg <= icmp_ln86_49_reg_1435_pp0_iter2_reg;
        icmp_ln86_50_reg_1440 <= icmp_ln86_50_fu_458_p2;
        icmp_ln86_50_reg_1440_pp0_iter1_reg <= icmp_ln86_50_reg_1440;
        icmp_ln86_50_reg_1440_pp0_iter2_reg <= icmp_ln86_50_reg_1440_pp0_iter1_reg;
        icmp_ln86_50_reg_1440_pp0_iter3_reg <= icmp_ln86_50_reg_1440_pp0_iter2_reg;
        icmp_ln86_51_reg_1445 <= icmp_ln86_51_fu_464_p2;
        icmp_ln86_51_reg_1445_pp0_iter1_reg <= icmp_ln86_51_reg_1445;
        icmp_ln86_51_reg_1445_pp0_iter2_reg <= icmp_ln86_51_reg_1445_pp0_iter1_reg;
        icmp_ln86_51_reg_1445_pp0_iter3_reg <= icmp_ln86_51_reg_1445_pp0_iter2_reg;
        icmp_ln86_51_reg_1445_pp0_iter4_reg <= icmp_ln86_51_reg_1445_pp0_iter3_reg;
        icmp_ln86_52_reg_1450 <= icmp_ln86_52_fu_470_p2;
        icmp_ln86_52_reg_1450_pp0_iter1_reg <= icmp_ln86_52_reg_1450;
        icmp_ln86_52_reg_1450_pp0_iter2_reg <= icmp_ln86_52_reg_1450_pp0_iter1_reg;
        icmp_ln86_52_reg_1450_pp0_iter3_reg <= icmp_ln86_52_reg_1450_pp0_iter2_reg;
        icmp_ln86_52_reg_1450_pp0_iter4_reg <= icmp_ln86_52_reg_1450_pp0_iter3_reg;
        icmp_ln86_53_reg_1455 <= icmp_ln86_53_fu_476_p2;
        icmp_ln86_53_reg_1455_pp0_iter1_reg <= icmp_ln86_53_reg_1455;
        icmp_ln86_53_reg_1455_pp0_iter2_reg <= icmp_ln86_53_reg_1455_pp0_iter1_reg;
        icmp_ln86_53_reg_1455_pp0_iter3_reg <= icmp_ln86_53_reg_1455_pp0_iter2_reg;
        icmp_ln86_53_reg_1455_pp0_iter4_reg <= icmp_ln86_53_reg_1455_pp0_iter3_reg;
        icmp_ln86_54_reg_1460 <= icmp_ln86_54_fu_482_p2;
        icmp_ln86_54_reg_1460_pp0_iter1_reg <= icmp_ln86_54_reg_1460;
        icmp_ln86_54_reg_1460_pp0_iter2_reg <= icmp_ln86_54_reg_1460_pp0_iter1_reg;
        icmp_ln86_54_reg_1460_pp0_iter3_reg <= icmp_ln86_54_reg_1460_pp0_iter2_reg;
        icmp_ln86_54_reg_1460_pp0_iter4_reg <= icmp_ln86_54_reg_1460_pp0_iter3_reg;
        icmp_ln86_54_reg_1460_pp0_iter5_reg <= icmp_ln86_54_reg_1460_pp0_iter4_reg;
        icmp_ln86_55_reg_1465 <= icmp_ln86_55_fu_488_p2;
        icmp_ln86_55_reg_1465_pp0_iter1_reg <= icmp_ln86_55_reg_1465;
        icmp_ln86_55_reg_1465_pp0_iter2_reg <= icmp_ln86_55_reg_1465_pp0_iter1_reg;
        icmp_ln86_55_reg_1465_pp0_iter3_reg <= icmp_ln86_55_reg_1465_pp0_iter2_reg;
        icmp_ln86_55_reg_1465_pp0_iter4_reg <= icmp_ln86_55_reg_1465_pp0_iter3_reg;
        icmp_ln86_55_reg_1465_pp0_iter5_reg <= icmp_ln86_55_reg_1465_pp0_iter4_reg;
        icmp_ln86_56_reg_1470 <= icmp_ln86_56_fu_494_p2;
        icmp_ln86_56_reg_1470_pp0_iter1_reg <= icmp_ln86_56_reg_1470;
        icmp_ln86_56_reg_1470_pp0_iter2_reg <= icmp_ln86_56_reg_1470_pp0_iter1_reg;
        icmp_ln86_56_reg_1470_pp0_iter3_reg <= icmp_ln86_56_reg_1470_pp0_iter2_reg;
        icmp_ln86_56_reg_1470_pp0_iter4_reg <= icmp_ln86_56_reg_1470_pp0_iter3_reg;
        icmp_ln86_56_reg_1470_pp0_iter5_reg <= icmp_ln86_56_reg_1470_pp0_iter4_reg;
        icmp_ln86_57_reg_1475 <= icmp_ln86_57_fu_500_p2;
        icmp_ln86_57_reg_1475_pp0_iter1_reg <= icmp_ln86_57_reg_1475;
        icmp_ln86_57_reg_1475_pp0_iter2_reg <= icmp_ln86_57_reg_1475_pp0_iter1_reg;
        icmp_ln86_57_reg_1475_pp0_iter3_reg <= icmp_ln86_57_reg_1475_pp0_iter2_reg;
        icmp_ln86_57_reg_1475_pp0_iter4_reg <= icmp_ln86_57_reg_1475_pp0_iter3_reg;
        icmp_ln86_57_reg_1475_pp0_iter5_reg <= icmp_ln86_57_reg_1475_pp0_iter4_reg;
        icmp_ln86_57_reg_1475_pp0_iter6_reg <= icmp_ln86_57_reg_1475_pp0_iter5_reg;
        icmp_ln86_reg_1314 <= icmp_ln86_fu_326_p2;
        icmp_ln86_reg_1314_pp0_iter1_reg <= icmp_ln86_reg_1314;
        or_ln117_31_reg_1557 <= or_ln117_31_fu_676_p2;
        or_ln117_33_reg_1567 <= or_ln117_33_fu_696_p2;
        or_ln117_35_reg_1573 <= or_ln117_35_fu_702_p2;
        or_ln117_37_reg_1596 <= or_ln117_37_fu_790_p2;
        or_ln117_39_reg_1606 <= or_ln117_39_fu_811_p2;
        or_ln117_43_reg_1581 <= or_ln117_43_fu_706_p2;
        or_ln117_43_reg_1581_pp0_iter3_reg <= or_ln117_43_reg_1581;
        or_ln117_43_reg_1581_pp0_iter4_reg <= or_ln117_43_reg_1581_pp0_iter3_reg;
        or_ln117_45_reg_1635 <= or_ln117_45_fu_937_p2;
        or_ln117_49_reg_1647 <= or_ln117_49_fu_1024_p2;
        or_ln117_51_reg_1657 <= or_ln117_51_fu_1046_p2;
        or_ln117_55_reg_1665 <= or_ln117_55_fu_1134_p2;
        select_ln117_30_reg_1562 <= select_ln117_30_fu_688_p3;
        select_ln117_36_reg_1601 <= select_ln117_36_fu_803_p3;
        select_ln117_42_reg_1630 <= select_ln117_42_fu_930_p3;
        select_ln117_48_reg_1652 <= select_ln117_48_fu_1038_p3;
        select_ln117_54_reg_1671 <= select_ln117_54_fu_1146_p3;
        xor_ln104_reg_1480 <= xor_ln104_fu_506_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_28_fu_516_p2 = (xor_ln104_reg_1480 & icmp_ln86_30_reg_1327);

assign and_ln102_29_fu_530_p2 = (icmp_ln86_31_reg_1333 & and_ln102_fu_512_p2);

assign and_ln102_30_fu_592_p2 = (icmp_ln86_32_reg_1339_pp0_iter1_reg & and_ln104_fu_577_p2);

assign and_ln102_31_fu_815_p2 = (icmp_ln86_33_reg_1345_pp0_iter3_reg & and_ln102_28_reg_1492_pp0_iter3_reg);

assign and_ln102_32_fu_535_p2 = (icmp_ln86_34_reg_1351 & and_ln104_8_fu_525_p2);

assign and_ln102_33_fu_551_p2 = (icmp_ln86_35_reg_1357 & and_ln102_29_fu_530_p2);

assign and_ln102_34_fu_613_p2 = (icmp_ln86_36_reg_1363_pp0_iter1_reg & and_ln104_9_fu_587_p2);

assign and_ln102_35_fu_715_p2 = (icmp_ln86_37_reg_1369_pp0_iter2_reg & and_ln102_30_reg_1539);

assign and_ln102_36_fu_719_p2 = (icmp_ln86_38_reg_1375_pp0_iter2_reg & and_ln104_10_reg_1546);

assign and_ln102_37_fu_839_p2 = (icmp_ln86_39_reg_1381_pp0_iter3_reg & and_ln102_31_fu_815_p2);

assign and_ln102_38_fu_947_p2 = (icmp_ln86_40_reg_1387_pp0_iter4_reg & and_ln104_11_reg_1619);

assign and_ln102_39_fu_951_p2 = (icmp_ln86_41_reg_1393_pp0_iter4_reg & and_ln102_32_reg_1505_pp0_iter4_reg);

assign and_ln102_40_fu_556_p2 = (icmp_ln86_42_reg_1399 & and_ln104_12_fu_545_p2);

assign and_ln102_41_fu_618_p2 = (icmp_ln86_43_reg_1405_pp0_iter1_reg & and_ln102_33_reg_1512);

assign and_ln102_42_fu_627_p2 = (and_ln102_56_fu_622_p2 & and_ln102_29_reg_1499);

assign and_ln102_43_fu_723_p2 = (icmp_ln86_45_reg_1415_pp0_iter2_reg & and_ln102_34_reg_1552);

assign and_ln102_44_fu_732_p2 = (and_ln104_9_reg_1534 & and_ln102_57_fu_727_p2);

assign and_ln102_45_fu_737_p2 = (icmp_ln86_47_reg_1425_pp0_iter2_reg & and_ln102_35_fu_715_p2);

assign and_ln102_46_fu_849_p2 = (and_ln102_58_fu_844_p2 & and_ln102_30_reg_1539_pp0_iter3_reg);

assign and_ln102_47_fu_854_p2 = (icmp_ln86_49_reg_1435_pp0_iter3_reg & and_ln102_36_reg_1590);

assign and_ln102_48_fu_863_p2 = (and_ln104_10_reg_1546_pp0_iter3_reg & and_ln102_59_fu_858_p2);

assign and_ln102_49_fu_955_p2 = (icmp_ln86_51_reg_1445_pp0_iter4_reg & and_ln102_37_reg_1625);

assign and_ln102_50_fu_964_p2 = (and_ln102_60_fu_959_p2 & and_ln102_31_reg_1613);

assign and_ln102_51_fu_969_p2 = (icmp_ln86_53_reg_1455_pp0_iter4_reg & and_ln102_38_fu_947_p2);

assign and_ln102_52_fu_1065_p2 = (and_ln104_11_reg_1619_pp0_iter5_reg & and_ln102_61_fu_1060_p2);

assign and_ln102_53_fu_1070_p2 = (icmp_ln86_55_reg_1465_pp0_iter5_reg & and_ln102_39_reg_1641);

assign and_ln102_54_fu_1079_p2 = (and_ln102_62_fu_1074_p2 & and_ln102_32_reg_1505_pp0_iter5_reg);

assign and_ln102_55_fu_1154_p2 = (icmp_ln86_57_reg_1475_pp0_iter6_reg & and_ln104_13_reg_1528_pp0_iter6_reg);

assign and_ln102_56_fu_622_p2 = (xor_ln104_21_fu_608_p2 & icmp_ln86_44_reg_1410_pp0_iter1_reg);

assign and_ln102_57_fu_727_p2 = (xor_ln104_22_fu_710_p2 & icmp_ln86_46_reg_1420_pp0_iter2_reg);

assign and_ln102_58_fu_844_p2 = (xor_ln104_23_fu_829_p2 & icmp_ln86_48_reg_1430_pp0_iter3_reg);

assign and_ln102_59_fu_858_p2 = (xor_ln104_24_fu_834_p2 & icmp_ln86_50_reg_1440_pp0_iter3_reg);

assign and_ln102_60_fu_959_p2 = (xor_ln104_25_fu_942_p2 & icmp_ln86_52_reg_1450_pp0_iter4_reg);

assign and_ln102_61_fu_1060_p2 = (xor_ln104_26_fu_1050_p2 & icmp_ln86_54_reg_1460_pp0_iter5_reg);

assign and_ln102_62_fu_1074_p2 = (xor_ln104_27_fu_1055_p2 & icmp_ln86_56_reg_1470_pp0_iter5_reg);

assign and_ln102_fu_512_p2 = (icmp_ln86_reg_1314 & icmp_ln86_29_reg_1321);

assign and_ln104_10_fu_602_p2 = (xor_ln104_18_fu_597_p2 & and_ln104_fu_577_p2);

assign and_ln104_11_fu_824_p2 = (xor_ln104_19_fu_819_p2 & and_ln102_28_reg_1492_pp0_iter3_reg);

assign and_ln104_12_fu_545_p2 = (xor_ln104_20_fu_540_p2 & and_ln104_8_fu_525_p2);

assign and_ln104_13_fu_566_p2 = (xor_ln104_28_fu_561_p2 & and_ln104_12_fu_545_p2);

assign and_ln104_8_fu_525_p2 = (xor_ln104_reg_1480 & xor_ln104_16_fu_520_p2);

assign and_ln104_9_fu_587_p2 = (xor_ln104_17_fu_582_p2 & and_ln102_reg_1486);

assign and_ln104_fu_577_p2 = (xor_ln104_15_fu_572_p2 & icmp_ln86_reg_1314_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_57_fu_1163_p2[0:0] == 1'b1) ? tmp_fu_1174_p65 : 12'd0);

assign icmp_ln86_29_fu_332_p2 = (($signed(p_read12_int_reg) < $signed(18'd2012)) ? 1'b1 : 1'b0);

assign icmp_ln86_30_fu_338_p2 = (($signed(p_read9_int_reg) < $signed(18'd261694)) ? 1'b1 : 1'b0);

assign icmp_ln86_31_fu_344_p2 = (($signed(p_read1_int_reg) < $signed(18'd316)) ? 1'b1 : 1'b0);

assign icmp_ln86_32_fu_350_p2 = (($signed(p_read2_int_reg) < $signed(18'd960)) ? 1'b1 : 1'b0);

assign icmp_ln86_33_fu_356_p2 = (($signed(p_read1_int_reg) < $signed(18'd261340)) ? 1'b1 : 1'b0);

assign icmp_ln86_34_fu_362_p2 = (($signed(p_read12_int_reg) < $signed(18'd926)) ? 1'b1 : 1'b0);

assign icmp_ln86_35_fu_368_p2 = (($signed(p_read2_int_reg) < $signed(18'd264)) ? 1'b1 : 1'b0);

assign icmp_ln86_36_fu_374_p2 = (($signed(p_read12_int_reg) < $signed(18'd261417)) ? 1'b1 : 1'b0);

assign icmp_ln86_37_fu_380_p2 = (($signed(p_read8_int_reg) < $signed(18'd2152)) ? 1'b1 : 1'b0);

assign icmp_ln86_38_fu_386_p2 = (($signed(p_read7_int_reg) < $signed(18'd1551)) ? 1'b1 : 1'b0);

assign icmp_ln86_39_fu_392_p2 = (($signed(p_read5_int_reg) < $signed(18'd2068)) ? 1'b1 : 1'b0);

assign icmp_ln86_40_fu_398_p2 = (($signed(p_read6_int_reg) < $signed(18'd4434)) ? 1'b1 : 1'b0);

assign icmp_ln86_41_fu_404_p2 = (($signed(p_read11_int_reg) < $signed(18'd734)) ? 1'b1 : 1'b0);

assign icmp_ln86_42_fu_410_p2 = (($signed(p_read7_int_reg) < $signed(18'd261590)) ? 1'b1 : 1'b0);

assign icmp_ln86_43_fu_416_p2 = (($signed(p_read2_int_reg) < $signed(18'd260144)) ? 1'b1 : 1'b0);

assign icmp_ln86_44_fu_422_p2 = (($signed(p_read1_int_reg) < $signed(18'd261985)) ? 1'b1 : 1'b0);

assign icmp_ln86_45_fu_428_p2 = (($signed(p_read10_int_reg) < $signed(18'd1135)) ? 1'b1 : 1'b0);

assign icmp_ln86_46_fu_434_p2 = (($signed(p_read4_int_reg) < $signed(18'd261968)) ? 1'b1 : 1'b0);

assign icmp_ln86_47_fu_440_p2 = (($signed(p_read3_int_reg) < $signed(18'd261659)) ? 1'b1 : 1'b0);

assign icmp_ln86_48_fu_446_p2 = (($signed(p_read2_int_reg) < $signed(18'd908)) ? 1'b1 : 1'b0);

assign icmp_ln86_49_fu_452_p2 = (($signed(p_read8_int_reg) < $signed(18'd1293)) ? 1'b1 : 1'b0);

assign icmp_ln86_50_fu_458_p2 = (($signed(p_read2_int_reg) < $signed(18'd1030)) ? 1'b1 : 1'b0);

assign icmp_ln86_51_fu_464_p2 = (($signed(p_read10_int_reg) < $signed(18'd43)) ? 1'b1 : 1'b0);

assign icmp_ln86_52_fu_470_p2 = (($signed(p_read9_int_reg) < $signed(18'd261560)) ? 1'b1 : 1'b0);

assign icmp_ln86_53_fu_476_p2 = (($signed(p_read7_int_reg) < $signed(18'd555)) ? 1'b1 : 1'b0);

assign icmp_ln86_54_fu_482_p2 = (($signed(p_read5_int_reg) < $signed(18'd3769)) ? 1'b1 : 1'b0);

assign icmp_ln86_55_fu_488_p2 = (($signed(p_read5_int_reg) < $signed(18'd3441)) ? 1'b1 : 1'b0);

assign icmp_ln86_56_fu_494_p2 = (($signed(p_read3_int_reg) < $signed(18'd715)) ? 1'b1 : 1'b0);

assign icmp_ln86_57_fu_500_p2 = (($signed(p_read11_int_reg) < $signed(18'd3088)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_326_p2 = (($signed(p_read4_int_reg) < $signed(18'd1003)) ? 1'b1 : 1'b0);

assign or_ln117_29_fu_646_p2 = (and_ln102_40_reg_1518 | and_ln102_33_reg_1512);

assign or_ln117_30_fu_658_p2 = (or_ln117_29_fu_646_p2 | and_ln102_42_fu_627_p2);

assign or_ln117_31_fu_676_p2 = (and_ln102_40_reg_1518 | and_ln102_29_reg_1499);

assign or_ln117_32_fu_742_p2 = (or_ln117_31_reg_1557 | and_ln102_43_fu_723_p2);

assign or_ln117_33_fu_696_p2 = (or_ln117_31_fu_676_p2 | and_ln102_34_fu_613_p2);

assign or_ln117_34_fu_754_p2 = (or_ln117_33_reg_1567 | and_ln102_44_fu_732_p2);

assign or_ln117_35_fu_702_p2 = (and_ln102_reg_1486 | and_ln102_40_reg_1518);

assign or_ln117_36_fu_778_p2 = (or_ln117_35_reg_1573 | and_ln102_45_fu_737_p2);

assign or_ln117_37_fu_790_p2 = (or_ln117_35_reg_1573 | and_ln102_35_fu_715_p2);

assign or_ln117_38_fu_868_p2 = (or_ln117_37_reg_1596 | and_ln102_46_fu_849_p2);

assign or_ln117_39_fu_811_p2 = (or_ln117_35_reg_1573 | and_ln102_30_reg_1539);

assign or_ln117_40_fu_880_p2 = (or_ln117_39_reg_1606 | and_ln102_47_fu_854_p2);

assign or_ln117_41_fu_892_p2 = (or_ln117_39_reg_1606 | and_ln102_36_reg_1590);

assign or_ln117_42_fu_904_p2 = (or_ln117_41_fu_892_p2 | and_ln102_48_fu_863_p2);

assign or_ln117_43_fu_706_p2 = (icmp_ln86_reg_1314_pp0_iter1_reg | and_ln102_40_reg_1518);

assign or_ln117_44_fu_974_p2 = (or_ln117_43_reg_1581_pp0_iter4_reg | and_ln102_49_fu_955_p2);

assign or_ln117_45_fu_937_p2 = (or_ln117_43_reg_1581_pp0_iter3_reg | and_ln102_37_fu_839_p2);

assign or_ln117_46_fu_986_p2 = (or_ln117_45_reg_1635 | and_ln102_50_fu_964_p2);

assign or_ln117_47_fu_998_p2 = (or_ln117_43_reg_1581_pp0_iter4_reg | and_ln102_31_reg_1613);

assign or_ln117_48_fu_1010_p2 = (or_ln117_47_fu_998_p2 | and_ln102_51_fu_969_p2);

assign or_ln117_49_fu_1024_p2 = (or_ln117_47_fu_998_p2 | and_ln102_38_fu_947_p2);

assign or_ln117_50_fu_1084_p2 = (or_ln117_49_reg_1647 | and_ln102_52_fu_1065_p2);

assign or_ln117_51_fu_1046_p2 = (or_ln117_43_reg_1581_pp0_iter4_reg | and_ln102_28_reg_1492_pp0_iter4_reg);

assign or_ln117_52_fu_1096_p2 = (or_ln117_51_reg_1657 | and_ln102_53_fu_1070_p2);

assign or_ln117_53_fu_1108_p2 = (or_ln117_51_reg_1657 | and_ln102_39_reg_1641);

assign or_ln117_54_fu_1120_p2 = (or_ln117_53_fu_1108_p2 | and_ln102_54_fu_1079_p2);

assign or_ln117_55_fu_1134_p2 = (or_ln117_51_reg_1657 | and_ln102_32_reg_1505_pp0_iter5_reg);

assign or_ln117_56_fu_1158_p2 = (or_ln117_55_reg_1665 | and_ln102_55_fu_1154_p2);

assign or_ln117_57_fu_1163_p2 = (or_ln117_55_reg_1665 | and_ln104_13_reg_1528_pp0_iter6_reg);

assign or_ln117_fu_632_p2 = (and_ln102_41_fu_618_p2 | and_ln102_40_reg_1518);

assign select_ln117_28_fu_664_p3 = ((or_ln117_29_fu_646_p2[0:0] == 1'b1) ? select_ln117_fu_650_p3 : 2'd3);

assign select_ln117_29_fu_680_p3 = ((or_ln117_30_fu_658_p2[0:0] == 1'b1) ? zext_ln117_4_fu_672_p1 : 3'd4);

assign select_ln117_30_fu_688_p3 = ((or_ln117_31_fu_676_p2[0:0] == 1'b1) ? select_ln117_29_fu_680_p3 : 3'd5);

assign select_ln117_31_fu_747_p3 = ((or_ln117_32_fu_742_p2[0:0] == 1'b1) ? select_ln117_30_reg_1562 : 3'd6);

assign select_ln117_32_fu_759_p3 = ((or_ln117_33_reg_1567[0:0] == 1'b1) ? select_ln117_31_fu_747_p3 : 3'd7);

assign select_ln117_33_fu_770_p3 = ((or_ln117_34_fu_754_p2[0:0] == 1'b1) ? zext_ln117_5_fu_766_p1 : 4'd8);

assign select_ln117_34_fu_783_p3 = ((or_ln117_35_reg_1573[0:0] == 1'b1) ? select_ln117_33_fu_770_p3 : 4'd9);

assign select_ln117_35_fu_795_p3 = ((or_ln117_36_fu_778_p2[0:0] == 1'b1) ? select_ln117_34_fu_783_p3 : 4'd10);

assign select_ln117_36_fu_803_p3 = ((or_ln117_37_fu_790_p2[0:0] == 1'b1) ? select_ln117_35_fu_795_p3 : 4'd11);

assign select_ln117_37_fu_873_p3 = ((or_ln117_38_fu_868_p2[0:0] == 1'b1) ? select_ln117_36_reg_1601 : 4'd12);

assign select_ln117_38_fu_885_p3 = ((or_ln117_39_reg_1606[0:0] == 1'b1) ? select_ln117_37_fu_873_p3 : 4'd13);

assign select_ln117_39_fu_896_p3 = ((or_ln117_40_fu_880_p2[0:0] == 1'b1) ? select_ln117_38_fu_885_p3 : 4'd14);

assign select_ln117_40_fu_910_p3 = ((or_ln117_41_fu_892_p2[0:0] == 1'b1) ? select_ln117_39_fu_896_p3 : 4'd15);

assign select_ln117_41_fu_922_p3 = ((or_ln117_42_fu_904_p2[0:0] == 1'b1) ? zext_ln117_6_fu_918_p1 : 5'd16);

assign select_ln117_42_fu_930_p3 = ((or_ln117_43_reg_1581_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_41_fu_922_p3 : 5'd17);

assign select_ln117_43_fu_979_p3 = ((or_ln117_44_fu_974_p2[0:0] == 1'b1) ? select_ln117_42_reg_1630 : 5'd18);

assign select_ln117_44_fu_991_p3 = ((or_ln117_45_reg_1635[0:0] == 1'b1) ? select_ln117_43_fu_979_p3 : 5'd19);

assign select_ln117_45_fu_1002_p3 = ((or_ln117_46_fu_986_p2[0:0] == 1'b1) ? select_ln117_44_fu_991_p3 : 5'd20);

assign select_ln117_46_fu_1016_p3 = ((or_ln117_47_fu_998_p2[0:0] == 1'b1) ? select_ln117_45_fu_1002_p3 : 5'd21);

assign select_ln117_47_fu_1030_p3 = ((or_ln117_48_fu_1010_p2[0:0] == 1'b1) ? select_ln117_46_fu_1016_p3 : 5'd22);

assign select_ln117_48_fu_1038_p3 = ((or_ln117_49_fu_1024_p2[0:0] == 1'b1) ? select_ln117_47_fu_1030_p3 : 5'd23);

assign select_ln117_49_fu_1089_p3 = ((or_ln117_50_fu_1084_p2[0:0] == 1'b1) ? select_ln117_48_reg_1652 : 5'd24);

assign select_ln117_50_fu_1101_p3 = ((or_ln117_51_reg_1657[0:0] == 1'b1) ? select_ln117_49_fu_1089_p3 : 5'd25);

assign select_ln117_51_fu_1112_p3 = ((or_ln117_52_fu_1096_p2[0:0] == 1'b1) ? select_ln117_50_fu_1101_p3 : 5'd26);

assign select_ln117_52_fu_1126_p3 = ((or_ln117_53_fu_1108_p2[0:0] == 1'b1) ? select_ln117_51_fu_1112_p3 : 5'd27);

assign select_ln117_53_fu_1138_p3 = ((or_ln117_54_fu_1120_p2[0:0] == 1'b1) ? select_ln117_52_fu_1126_p3 : 5'd28);

assign select_ln117_54_fu_1146_p3 = ((or_ln117_55_fu_1134_p2[0:0] == 1'b1) ? select_ln117_53_fu_1138_p3 : 5'd29);

assign select_ln117_fu_650_p3 = ((or_ln117_fu_632_p2[0:0] == 1'b1) ? zext_ln117_fu_642_p1 : 2'd2);

assign tmp_fu_1174_p63 = 'bx;

assign tmp_fu_1174_p64 = ((or_ln117_56_fu_1158_p2[0:0] == 1'b1) ? select_ln117_54_reg_1671 : 5'd30);

assign xor_ln104_15_fu_572_p2 = (icmp_ln86_29_reg_1321_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_16_fu_520_p2 = (icmp_ln86_30_reg_1327 ^ 1'd1);

assign xor_ln104_17_fu_582_p2 = (icmp_ln86_31_reg_1333_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_18_fu_597_p2 = (icmp_ln86_32_reg_1339_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_19_fu_819_p2 = (icmp_ln86_33_reg_1345_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_20_fu_540_p2 = (icmp_ln86_34_reg_1351 ^ 1'd1);

assign xor_ln104_21_fu_608_p2 = (icmp_ln86_35_reg_1357_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_22_fu_710_p2 = (icmp_ln86_36_reg_1363_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_23_fu_829_p2 = (icmp_ln86_37_reg_1369_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_24_fu_834_p2 = (icmp_ln86_38_reg_1375_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_25_fu_942_p2 = (icmp_ln86_39_reg_1381_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_26_fu_1050_p2 = (icmp_ln86_40_reg_1387_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_27_fu_1055_p2 = (icmp_ln86_41_reg_1393_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_28_fu_561_p2 = (icmp_ln86_42_reg_1399 ^ 1'd1);

assign xor_ln104_fu_506_p2 = (icmp_ln86_fu_326_p2 ^ 1'd1);

assign xor_ln117_fu_637_p2 = (1'd1 ^ and_ln102_40_reg_1518);

assign zext_ln117_4_fu_672_p1 = select_ln117_28_fu_664_p3;

assign zext_ln117_5_fu_766_p1 = select_ln117_32_fu_759_p3;

assign zext_ln117_6_fu_918_p1 = select_ln117_40_fu_910_p3;

assign zext_ln117_fu_642_p1 = xor_ln117_fu_637_p2;

endmodule //conifer_jettag_accelerator_decision_function_1
