 Starting Stratus DPOpt (Linux)
  Time: May 06, 2021. 05:25:56
  Host: ws32
  User: m109061641
  Args: --dofile /usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl --locallogfile /dev/null -x bdw_server_start

               Stratus DpOpt
               =============
              Version: 2019.1.01 

  Copyright (c) 2014-2019 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 37711
#   client pid = 31125
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "Gaussian_Blur_Not_1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Not_1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Not_1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Not_1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Not_1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Not_1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Xor_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Xor_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Xor_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Xor_1Ux1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Xor_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Xor_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Xor_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Xor_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Xor_1Ux1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Xor_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Or_1Ux1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Or_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Or_1Ux1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Or_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Muxb_1_2_2_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Muxb_1_2_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Muxb_1_2_2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Muxb_1_2_2_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Muxb_1_2_2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Muxb_1_2_2_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Muxb_1_2_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Muxb_1_2_2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Muxb_1_2_2_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Muxb_1_2_2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_gen_busy_r_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_gen_busy_r_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_gen_busy_r_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_gen_busy_r_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_gen_busy_r_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_gen_busy_r_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_gen_busy_r_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_gen_busy_r_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_gen_busy_r_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_gen_busy_r_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx9S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx9S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx9S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx9S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx9S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx9S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx9S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx9S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx9S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx9S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx10S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx10S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx10S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx10S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx10S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx10S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx10S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx10S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx10S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx10S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx11S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx11S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx11S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx11S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx11S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx11S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx11S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx11S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx11S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx11S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx3S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx3S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx3S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx3S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx3S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx3S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx3S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx3S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx3S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx3S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx2S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx2S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx2S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx2S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx2S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx2S_32S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx2S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx2S_32S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx2S_32S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx2S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx9U_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx9U_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx9U_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx9U_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx9U_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx9U_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx9U_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx9U_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx9U_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx9U_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Mux_11_2_1_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Mux_11_2_1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Mux_11_2_1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Mux_11_2_1_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Mux_11_2_1_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Mux_11_2_1_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Mux_11_2_1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Mux_11_2_1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Mux_11_2_1_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Mux_11_2_1_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Minus_11U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Minus_11U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Minus_11U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Minus_11U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Minus_11U_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Minus_11U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Minus_11U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Minus_11U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Minus_11U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Minus_11U_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Div_11Ux2U_11U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Div_11Ux2U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Div_11Ux2U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Div_11Ux2U_11U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Div_11Ux2U_11U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Div_11Ux2U_11U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Div_11Ux2U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Div_11Ux2U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Div_11Ux2U_11U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Div_11Ux2U_11U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Abs_11S_11U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Abs_11S_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Abs_11S_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Abs_11S_11U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Abs_11S_11U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Abs_11S_11U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Abs_11S_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Abs_11S_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Abs_11S_11U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Abs_11S_11U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx10S_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx10S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx10S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx10S_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx10S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx10S_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx10S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx10S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx10S_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx10S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx9S_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx9S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx9S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx9S_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx9S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx9S_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx9S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx9S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx9S_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx9S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx9S_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx9S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx9S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx9S_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx9S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx9S_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx9S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx9S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx9S_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx9S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Ux9U_9U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Ux9U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Ux9U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Ux9U_9U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Ux9U_9U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Ux9U_9U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Ux9U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Ux9U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Ux9U_9U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Ux9U_9U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_10Sx8U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_10Sx8U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_10Sx8U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_10Sx8U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_10Sx8U_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_10Sx8U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_10Sx8U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_10Sx8U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_10Sx8U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_10Sx8U_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_9Sx8U_9S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_9Sx8U_9S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_9Sx8U_9S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_9Sx8U_9S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_9Sx8U_9S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_9Sx8U_9S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_9Sx8U_9S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_9Sx8U_9S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_9Sx8U_9S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_9Sx8U_9S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx2U_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx2U_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx2U_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx2U_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx2U_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx2U_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx2U_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx2U_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx2U_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx2U_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux2U_9U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux2U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux2U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux2U_9U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux2U_9U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux2U_9U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux2U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux2U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux2U_9U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux2U_9U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_3Sx2U_4S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_3Sx2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_3Sx2U_4S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_3Sx2U_4S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_3Sx2U_4S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_3Sx2U_4S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_3Sx2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_3Sx2U_4S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_3Sx2U_4S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_3Sx2U_4S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_2Ux2U_3U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_2Ux2U_3U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_2Ux2U_3U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_2Ux2U_3U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_2Ux2U_3U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_2Ux2U_3U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_2Ux2U_3U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_2Ux2U_3U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_2Ux2U_3U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_2Ux2U_3U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_4Sx2U_5S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_4Sx2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_4Sx2U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_4Sx2U_5S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_4Sx2U_5S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_4Sx2U_5S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_4Sx2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_4Sx2U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_4Sx2U_5S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_4Sx2U_5S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_3Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_3Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_3Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_3Ux2U_4U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_3Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_3Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_3Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_3Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_3Ux2U_4U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_3Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Ux11U_11U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Ux11U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Ux11U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Ux11U_11U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Ux11U_11U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Ux11U_11U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Ux11U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Ux11U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Ux11U_11U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Ux11U_11U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx10U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx10U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx10U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx10U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx10U_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx10U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx10U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx10U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx10U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx10U_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_And_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_And_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_And_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_And_1Ux1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_And_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_And_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_And_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_And_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_And_1Ux1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_And_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_NotEQ_32Sx1S_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_NotEQ_32Sx1S_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_NotEQ_32Sx1S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_NotEQ_32Sx1S_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_NotEQ_32Sx1S_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_NotEQ_32Sx1S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_NotEQ_32Sx9S_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_NotEQ_32Sx9S_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_NotEQ_32Sx9S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_NotEQ_32Sx9S_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_NotEQ_32Sx9S_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_NotEQ_32Sx9S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Mux_2_2_0_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Mux_2_2_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Mux_2_2_0_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Mux_2_2_0_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Mux_2_2_0_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Mux_2_2_0_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Mux_2_2_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Mux_2_2_0_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Mux_2_2_0_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Mux_2_2_0_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Minus_2U_2S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Minus_2U_2S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Minus_2U_2S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Minus_2U_2S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Minus_2U_2S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Minus_2U_2S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Minus_2U_2S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Minus_2U_2S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Minus_2U_2S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Minus_2U_2S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mod_32Ux2U_2U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mod_32Ux2U_2U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mod_32Ux2U_2U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mod_32Ux2U_2U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mod_32Ux2U_2U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mod_32Ux2U_2U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mod_32Ux2U_2U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mod_32Ux2U_2U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mod_32Ux2U_2U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mod_32Ux2U_2U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Abs_32S_32U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Abs_32S_32U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Abs_32S_32U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Abs_32S_32U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Abs_32S_32U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Abs_32S_32U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Abs_32S_32U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Abs_32S_32U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Abs_32S_32U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Abs_32S_32U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx10S_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx10S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx10S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx10S_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx10S_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx10S_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx10S_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx10S_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx10S_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx10S_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx10U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx10U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx10U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx10U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx10U_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx10U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx10U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx10U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx10U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx10U_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx9U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx9U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx9U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx9U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx9U_11S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx9U_11S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx9U_11S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx9U_11S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx9U_11S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx9U_11S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Ux9U_10U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Ux9U_10U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Ux9U_10U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Ux9U_10U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Ux9U_10U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Ux9U_10U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Ux9U_10U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Ux9U_10U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Ux9U_10U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Ux9U_10U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Ux10U_10U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Ux10U_10U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Ux10U_10U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Ux10U_10U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Ux10U_10U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Ux10U_10U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Ux10U_10U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Ux10U_10U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Ux10U_10U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Ux10U_10U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_9Ux2U_10U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_9Ux2U_10U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_9Ux2U_10U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_9Ux2U_10U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_9Ux2U_10U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_9Ux2U_10U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_9Ux2U_10U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_9Ux2U_10U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_9Ux2U_10U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_9Ux2U_10U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx3S_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx3S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx3S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx3S_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx3S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx3S_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx3S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx3S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx3S_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx3S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux3S_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux3S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux3S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux3S_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux3S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux3S_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux3S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux3S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux3S_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux3S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux2S_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux2S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux2S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux2S_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux2S_10S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux2S_10S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux2S_10S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux2S_10S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux2S_10S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux2S_10S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_LessThan_4Sx3S_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_LessThan_4Sx3S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_LessThan_4Sx3S_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_LessThan_4Sx3S_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_LessThan_4Sx3S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_LessThan_4Sx3S_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_LessThan_4Sx3S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_LessThan_4Sx3S_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_LessThan_4Sx3S_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_LessThan_4Sx3S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_5Sx2U_5S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_5Sx2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_5Sx2U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_5Sx2U_5S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_5Sx2U_5S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_5Sx2U_5S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_5Sx2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_5Sx2U_5S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_5Sx2U_5S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_5Sx2U_5S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_2Sx2U_4S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_2Sx2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_2Sx2U_4S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_2Sx2U_4S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_2Sx2U_4S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_2Sx2U_4S_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_2Sx2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_2Sx2U_4S_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_2Sx2U_4S_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_2Sx2U_4S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_4Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_4Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_4Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_4Ux2U_4U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_4Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_4Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_4Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_4Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_4Ux2U_4U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_4Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_2Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_2Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_2Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_2Ux2U_4U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_2Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_2Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_2Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_2Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_2Ux2U_4U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_2Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Not_1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Not_1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Not_1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Not_1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Not_1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Not_1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Not_1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Not_1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Not_1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Not_1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Xor_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Xor_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Xor_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Xor_1Ux1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Xor_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Xor_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Xor_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Xor_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Xor_1Ux1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Xor_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Or_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Or_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Or_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Or_1Ux1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Or_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Or_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Or_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Or_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Or_1Ux1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Or_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Muxb_1_2_2_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Muxb_1_2_2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Muxb_1_2_2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Muxb_1_2_2_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Muxb_1_2_2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Muxb_1_2_2_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Muxb_1_2_2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Muxb_1_2_2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Muxb_1_2_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Muxb_1_2_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Muxb_1_2_2_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Muxb_1_2_2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_gen_busy_r_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_gen_busy_r_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_gen_busy_r_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_gen_busy_r_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_gen_busy_r_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_gen_busy_r_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_gen_busy_r_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_gen_busy_r_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_gen_busy_r_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_gen_busy_r_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx9S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx9S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx9S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx9S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx9S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx9S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx9S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx9S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx9S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx9S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx9S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx9S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx10S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx10S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx10S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx10S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx10S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx10S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx10S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx10S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx10S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx10S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx10S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx10S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx11S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx11S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx11S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx11S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx11S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx11S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx11S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx11S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx11S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx11S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx11S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx11S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx3S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx3S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx3S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx3S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx3S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx3S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx3S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx3S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx3S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx3S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx3S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx3S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx2S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx2S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx2S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx2S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx2S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_32Sx2S_32S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_32Sx2S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_32Sx2S_32S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_32Sx2S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_32Sx2S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_32Sx2S_32S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_32Sx2S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx9U_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx9U_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx9U_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx9U_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx9U_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx9U_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx9U_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx9U_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx9U_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx9U_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Mux_11_2_1_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Mux_11_2_1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Mux_11_2_1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Mux_11_2_1_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Mux_11_2_1_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Mux_11_2_1_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Mux_11_2_1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Mux_11_2_1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_11_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_11_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Mux_11_2_1_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Mux_11_2_1_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Minus_11U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Minus_11U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Minus_11U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Minus_11U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Minus_11U_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Minus_11U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Minus_11U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Minus_11U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_11U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_11U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Minus_11U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Minus_11U_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Div_11Ux2U_11U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Div_11Ux2U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Div_11Ux2U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Div_11Ux2U_11U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Div_11Ux2U_11U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Div_11Ux2U_11U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Div_11Ux2U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Div_11Ux2U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Div_11Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Div_11Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Div_11Ux2U_11U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Div_11Ux2U_11U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Abs_11S_11U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Abs_11S_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Abs_11S_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Abs_11S_11U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Abs_11S_11U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Abs_11S_11U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Abs_11S_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Abs_11S_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_11S_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_11S_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Abs_11S_11U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Abs_11S_11U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx10S_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx10S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx10S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx10S_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx10S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx10S_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx10S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx10S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx10S_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx10S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx9S_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx9S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx9S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx9S_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx9S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx9S_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx9S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx9S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx9S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx9S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx9S_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx9S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx9S_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx9S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx9S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx9S_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx9S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx9S_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx9S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx9S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx9S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx9S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx9S_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx9S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Ux9U_9U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Ux9U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Ux9U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Ux9U_9U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Ux9U_9U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Ux9U_9U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Ux9U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Ux9U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Ux9U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Ux9U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Ux9U_9U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Ux9U_9U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_10Sx8U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_10Sx8U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_10Sx8U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_10Sx8U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_10Sx8U_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_10Sx8U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_10Sx8U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_10Sx8U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_10Sx8U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_10Sx8U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_10Sx8U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_10Sx8U_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_9Sx8U_9S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_9Sx8U_9S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_9Sx8U_9S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_9Sx8U_9S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_9Sx8U_9S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_9Sx8U_9S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_9Sx8U_9S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_9Sx8U_9S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Sx8U_9S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Sx8U_9S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_9Sx8U_9S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_9Sx8U_9S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx2U_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx2U_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx2U_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx2U_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx2U_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx2U_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx2U_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx2U_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx2U_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx2U_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx2U_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx2U_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux2U_9U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux2U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux2U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux2U_9U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux2U_9U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux2U_9U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux2U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux2U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux2U_9U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux2U_9U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_3Sx2U_4S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_3Sx2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_3Sx2U_4S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_3Sx2U_4S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_3Sx2U_4S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_3Sx2U_4S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_3Sx2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_3Sx2U_4S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_3Sx2U_4S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_3Sx2U_4S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_2Ux2U_3U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_2Ux2U_3U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_2Ux2U_3U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_2Ux2U_3U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_2Ux2U_3U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_2Ux2U_3U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_2Ux2U_3U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_2Ux2U_3U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_2Ux2U_3U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_2Ux2U_3U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_4Sx2U_5S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_4Sx2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_4Sx2U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_4Sx2U_5S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_4Sx2U_5S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_4Sx2U_5S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_4Sx2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_4Sx2U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_4Sx2U_5S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_4Sx2U_5S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_3Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_3Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_3Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_3Ux2U_4U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_3Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_3Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_3Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_3Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_3Ux2U_4U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_3Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Ux11U_11U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Ux11U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Ux11U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Ux11U_11U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Ux11U_11U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Ux11U_11U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Ux11U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Ux11U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Ux11U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Ux11U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Ux11U_11U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Ux11U_11U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx10U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx10U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx10U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx10U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx10U_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx10U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx10U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx10U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx10U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx10U_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_And_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_And_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_And_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_And_1Ux1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_And_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_And_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_And_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_And_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_And_1Ux1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_And_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_NotEQ_32Sx1S_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_NotEQ_32Sx1S_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_NotEQ_32Sx1S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_NotEQ_32Sx1S_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx1S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx1S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_NotEQ_32Sx1S_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_NotEQ_32Sx1S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_NotEQ_32Sx9S_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_NotEQ_32Sx9S_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_NotEQ_32Sx9S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_NotEQ_32Sx9S_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_NotEQ_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_NotEQ_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_NotEQ_32Sx9S_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_NotEQ_32Sx9S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Mux_2_2_0_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Mux_2_2_0_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Mux_2_2_0_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Mux_2_2_0_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Mux_2_2_0_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_N_Mux_2_2_0_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_N_Mux_2_2_0_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_N_Mux_2_2_0_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_N_Mux_2_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_N_Mux_2_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_N_Mux_2_2_0_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_N_Mux_2_2_0_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Minus_2U_2S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Minus_2U_2S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Minus_2U_2S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Minus_2U_2S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Minus_2U_2S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Minus_2U_2S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Minus_2U_2S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Minus_2U_2S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Minus_2U_2S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Minus_2U_2S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Minus_2U_2S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Minus_2U_2S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mod_32Ux2U_2U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mod_32Ux2U_2U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mod_32Ux2U_2U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mod_32Ux2U_2U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mod_32Ux2U_2U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mod_32Ux2U_2U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mod_32Ux2U_2U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mod_32Ux2U_2U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mod_32Ux2U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mod_32Ux2U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mod_32Ux2U_2U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mod_32Ux2U_2U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Abs_32S_32U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Abs_32S_32U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Abs_32S_32U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Abs_32S_32U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Abs_32S_32U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Abs_32S_32U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Abs_32S_32U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Abs_32S_32U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Abs_32S_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Abs_32S_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Abs_32S_32U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Abs_32S_32U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx10S_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx10S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx10S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx10S_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx10S_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx10S_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx10S_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx10S_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx10S_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx10S_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx10S_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx10S_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx10U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx10U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx10U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx10U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx10U_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Sx10U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Sx10U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Sx10U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Sx10U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Sx10U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Sx10U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Sx10U_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx9U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx9U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx9U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx9U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx9U_11S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_11Sx9U_11S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_11Sx9U_11S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_11Sx9U_11S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_11Sx9U_11S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_11Sx9U_11S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_11Sx9U_11S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_11Sx9U_11S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Ux9U_10U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Ux9U_10U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Ux9U_10U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Ux9U_10U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Ux9U_10U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Ux9U_10U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Ux9U_10U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Ux9U_10U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux9U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux9U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Ux9U_10U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Ux9U_10U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Ux10U_10U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Ux10U_10U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Ux10U_10U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Ux10U_10U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Ux10U_10U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_10Ux10U_10U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_10Ux10U_10U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_10Ux10U_10U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_10Ux10U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_10Ux10U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_10Ux10U_10U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_10Ux10U_10U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_9Ux2U_10U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_9Ux2U_10U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_9Ux2U_10U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_9Ux2U_10U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_9Ux2U_10U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_9Ux2U_10U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_9Ux2U_10U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_9Ux2U_10U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_9Ux2U_10U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_9Ux2U_10U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_9Ux2U_10U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_9Ux2U_10U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx3S_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx3S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx3S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx3S_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx3S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_9Sx3S_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_9Sx3S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_9Sx3S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_9Sx3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_9Sx3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_9Sx3S_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_9Sx3S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux3S_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux3S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux3S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux3S_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux3S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux3S_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux3S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux3S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux3S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux3S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux3S_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux3S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux2S_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux2S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux2S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux2S_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux2S_10S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_8Ux2S_10S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_8Ux2S_10S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_8Ux2S_10S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_8Ux2S_10S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_8Ux2S_10S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_8Ux2S_10S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_8Ux2S_10S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_LessThan_4Sx3S_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_LessThan_4Sx3S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_LessThan_4Sx3S_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_LessThan_4Sx3S_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_LessThan_4Sx3S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_LessThan_4Sx3S_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_LessThan_4Sx3S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_LessThan_4Sx3S_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_LessThan_4Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_LessThan_4Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_LessThan_4Sx3S_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_LessThan_4Sx3S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_5Sx2U_5S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_5Sx2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_5Sx2U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_5Sx2U_5S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_5Sx2U_5S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_5Sx2U_5S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_5Sx2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_5Sx2U_5S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_5Sx2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_5Sx2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_5Sx2U_5S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_5Sx2U_5S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_2Sx2U_4S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_2Sx2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_2Sx2U_4S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_2Sx2U_4S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_2Sx2U_4S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_2Sx2U_4S_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_2Sx2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_2Sx2U_4S_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_2Sx2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_2Sx2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_2Sx2U_4S_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_2Sx2U_4S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_4Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_4Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_4Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_4Ux2U_4U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_4Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Add_4Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Add_4Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Add_4Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Add_4Ux2U_4U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Add_4Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_2Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_2Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_2Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_2Ux2U_4U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_2Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Mul_2Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Mul_2Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Mul_2Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Mul_2Ux2U_4U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Mul_2Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Equal_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Equal_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Equal_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Equal_1Ux1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Equal_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Equal_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Equal_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Equal_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Equal_1Ux1U_1U_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Equal_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Equal_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Equal_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Equal_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Equal_1Ux1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Equal_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_Equal_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_Equal_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_Equal_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_Equal_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_Equal_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_Equal_1Ux1U_1U_1 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_Equal_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_4096U_12_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4096U_12_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_4096U_12_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_4096U_12_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4096U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4096U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4096U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4096U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4096U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4096U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_4096U_12_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_4096U_12_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_4096U_12_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4096U_12_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_4096U_12_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_4096U_12_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4096U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4096U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4096U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4096U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4096U_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4096U_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_4096U_12_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_4096U_12_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_1024U_10_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_1024U_10_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_1024U_10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_1024U_10_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_1024U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_1024U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_1024U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_1024U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_1024U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_1024U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_1024U_10_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_1024U_10_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_1024U_10_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_1024U_10_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_1024U_10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_1024U_10_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_1024U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_1024U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_1024U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_1024U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_1024U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_1024U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_1024U_10_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_1024U_10_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_512U_9_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_512U_9_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_512U_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_512U_9_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_512U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_512U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_512U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_512U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_512U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_512U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_512U_9_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_512U_9_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_512U_9_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_512U_9_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_512U_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_512U_9_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_512U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_512U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_512U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_512U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_512U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_512U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_512U_9_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_512U_9_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_16U_8_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_16U_8_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_16U_8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_16U_8_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_16U_8_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_16U_8_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_16U_8_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_16U_8_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_16U_8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_16U_8_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_16U_8_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_16U_8_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_8U_7_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_8U_7_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_8U_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_8U_7_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_8U_7_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_8U_7_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_8U_7_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_8U_7_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_8U_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_8U_7_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_8U_7_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_8U_7_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_4U_6_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4U_6_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_4U_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_4U_6_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_4U_6_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_4U_6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_4U_6_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4U_6_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_4U_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_4U_6_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_4U_6_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_4U_6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_2U_5_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_2U_5_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_2U_5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_2U_5_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_2U_5_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_2U_5_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "Gaussian_Blur_DECODE_2U_5_4" (CMDSHELL-8)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_2U_5_4.sdl(2,3): INFO: Running flattening on "Gaussian_Blur_DECODE_2U_5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "Gaussian_Blur_DECODE_2U_5_4" is now selected. (CMDSHELL-12)
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/Gaussian_Blur_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "Gaussian_Blur_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model Gaussian_Blur_DECODE_2U_5_4 for output to /home/m109/m109061641/EE6470/mid2/unroll/stratus/bdw_work/modules/Gaussian_Blur/BASIC/v_rtl/Gaussian_Blur_DECODE_2U_5_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.

