vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_registre_24bits_droite_0/sim/design_1_registre_24bits_droite_0.vhd" \
"../../../bd/design_1/ip/design_1_registre_24bits_gauche_0/sim/design_1_registre_24bits_gauche_0.vhd" \
"../../../bd/design_1/ip/design_1_registre_decalage_24bits_0/sim/design_1_registre_decalage_24bits_0.vhd" \
"../../../bd/design_1/ip/design_1_compteur_7bits_0/sim/design_1_compteur_7bits_0.vhd" \
"../../../bd/design_1/ip/design_1_MEF_decodeur_i2s_0/sim/design_1_MEF_decodeur_i2s_0.vhd" \
"../../../bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0_1/sim/design_1_mef_cod_i2s_vsb_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mux2_0_0_1/sim/design_1_mux2_0_0.vhd" \
"../../../bd/design_1/ip/design_1_reg_dec_24b_fd_0_0_1/sim/design_1_reg_dec_24b_fd_0_0.vhd" \
"../../../bd/design_1/ip/design_1_compteur_nbits_0_0_1/sim/design_1_compteur_nbits_0_0.vhd" \
"../../../bd/design_1/ip/design_1_M10_conversion_affichage_0/sim/design_1_M10_conversion_affichage_0.vhd" \
"../../../bd/design_1/ip/design_1_M7_parametre_3_0/sim/design_1_M7_parametre_3_0.vhd" \
"../../../bd/design_1/ip/design_1_Multiplexeur_choix_fonction_0/sim/design_1_Multiplexeur_choix_fonction_0.vhd" \
"../../../bd/design_1/ip/design_1_Multiplexeur_choix_parametre_0/sim/design_1_Multiplexeur_choix_parametre_0.vhd" \
"../../../bd/design_1/ip/design_1_M4_fonction3_0/sim/design_1_M4_fonction3_0.vhd" \
"../../../bd/design_1/ip/design_1_M2_fonction_distortion_dure1_0/sim/design_1_M2_fonction_distortion_dure1_0.vhd" \
"../../../bd/design_1/ip/design_1_M3_fonction_distorsion_dure2_0/sim/design_1_M3_fonction_distorsion_dure2_0.vhd" \
"../../../bd/design_1/ip/design_1_M5_parametre_1_0/sim/design_1_M5_parametre_1_0.vhd" \
"../../../bd/design_1/ip/design_1_M6_parametre_2_0/sim/design_1_M6_parametre_2_0.vhd" \
"../../../bd/design_1/ip/design_1_M8_commande_0/sim/design_1_M8_commande_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
