# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_7_p2.srcs/sources_1/ip/adder/sim/adder.vhd" \
"../../../../lab_7_p2.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd" \

# Do not sort compile order
nosort
