Jaume Abella , Javier Carretero , Pedro Chaparro , Xavier Vera , Antonio González, Low Vccmin fault-tolerant cache with highly predictable performance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669128]
Jaume Abella, Pedro Chaparro, Xavier Vera, Javier Carretero, and Antonio González. 2010. High-performance Low-Vcc in-order core. In International Symposium on High Performance Computer Architecture (HPCA’10). 1--11.
Vishal Ahuja , Dipak Ghosal , Matthew Farrens, Minimizing the Data Transfer Time Using Multicore End-System Aware Flow Bifurcation, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (ccgrid 2012), p.595-602, May 13-16, 2012[doi>10.1109/CCGrid.2012.54]
Alaa R. Alameldeen , Ilya Wagner , Zeshan Chishti , Wei Wu , Chris Wilkerson , Shih-Lien Lu, Energy-efficient cache design using variable-strength error-correcting codes, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000118]
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Archipelago: A polymorphic cache design for enabling robust near-threshold operation, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.539-550, February 12-16, 2011
Rizwan A. Ashraf, Ahmad Alzahrani, and Ronald F. DeMara. 2014. Extending modular redundancy to NTV: Costs and limits of resiliency at reduced supply voltage. In 2nd Workshop on Near-Threshold Computing (WNTC’14).
Anys Bacha , Radu Teodorescu, Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485948]
Anys Bacha , Radu Teodorescu, Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.54]
Abbas BanaiyanMofrad , Houman Homayoun , Nikil Dutt, FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038715]
Abbas BanaiyanMofrad, Houam Homayoun, Vasileios Kontorinis, Dean Tullsen, and Nikil Dutt. 2013. REMEDIATE: A scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs. In International Green Computing Conference (IGCC’13). 1--10.
Daniele Bortolotti , Andrea Bartolini , Christian Weis , Davide Rossi , Luca Benint, Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Benton H. Calhoun and Anantha Chandrakasan. 2006. A 256kb sub-threshold SRAM in 65nm CMOS. In IEEE International Solid-State Circuits Conference, 2006 (ISSCC’06). Digest of Technical Papers. IEEE, 2592--2601.
Nicholas P. Carter , Aditya Agrawal , Shekhar Borkar , Romain Cledat , Howard David , Dave Dunning , Joshua Fryman , Ivan Ganev , Roger A. Golliver , Rob Knauerhase , Richard Lethin , Benoit Meister , Asit K. Mishra , Wilfred R. Pinfold , Justin Teller , Josep Torrellas , Nicolas Vasilache , Ganesh Venkatesh , Jianping Xu, Runnemede: An architecture for Ubiquitous High-Performance Computing, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.198-209, February 23-27, 2013[doi>10.1109/HPCA.2013.6522319]
Sek Chai, David Zhang, Jingwen Leng, and Vijay Janapa Reddi. 2014. Lightweight detection and recovery mechanisms to extend algorithm resiliency in noisy computation. In 2nd Workshop on Near-threshold Computing (WNTC’14).
Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, E < MC2: less energy through multi-copy cache, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878956]
Ik Joon Chang , D. Mohapatra , K. Roy, A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications, IEEE Transactions on Circuits and Systems for Video Technology, v.21 n.2, p.101-112, February 2011[doi>10.1109/TCSVT.2011.2105550]
Leland Chang, David M. Fried, Jack Hergenrother, Jeffrey W. Sleight, Robert H. Dennard, Robert K. Montoye, Lidija Sekaric, Sharee J. McNab, Anna W. Topo, Charlotte D. Adams, Kathryn W. Guarini, and Wilfried Haensch. 2005. Stable SRAM cell design for the 32 nm node and beyond. In 2005 Symposium on VLSI Technology, 2005. Digest of Technical Papers. IEEE, 128--129.
Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Wei Wu , Shih-Lien Lu, Improving cache lifetime reliability at ultra-low voltages, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669126]
Hyoun Kyu Cho , Scott Mahlke, Dynamic Acceleration of Multithreaded Program Critical Paths in Near-Threshold Systems, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture Workshops, p.63-67, December 01-05, 2012[doi>10.1109/MICROW.2012.18]
Young Geun Choi , Sungjoo Yoo , Sunggu Lee , Jung Ho Ahn, Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024940]
Ronald G. Dreslinkski , Bo Zhai , Trevor Mudge , David Blaauw , Dennis Sylvester, An Energy Efficient Parallel Architecture Using Near Threshold Operation, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.175-188, September 15-19, 2007[doi>10.1109/PACT.2007.14]
Ronald G. Dreslinski , Gregory K. Chen , Trevor Mudge , David Blaauw , Dennis Sylvester , Krisztian Flautner, Reconfigurable energy efficient near threshold cache architectures, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.459-470, November 08-12, 2008[doi>10.1109/MICRO.2008.4771813]
Ronald Dreslinski , David Fick , Bharan Giridhar , Gyouho Kim , Sangwon Seo , Matthew Fojtik , Sudhir Satpathy , Yoonmyung Lee , Daeyeon Kim , Nurrachman Liu , Michael Wieckowski , Gregory Chen , Dennis Sylvester , David Blaauw , Trevor Mudge, Centip3De: A 64-Core, 3D Stacked Near-Threshold System, IEEE Micro, v.33 n.2, p.8-16, March 2013[doi>10.1109/MM.2013.4]
Ronald G. Dreslinski, Michael Wieckowski, David Blaauw, Dennis Sylvester, and Trevor Mudge. 2010. Near-threshold computing: Reclaiming Moore’s law through energy efficient integrated circuits. Proceedings of the IEEE 98, 2 (2010), 253--266.
Henry Duwe, Xun Jian, and Rakesh Kumar. 2015. Correction prediction: Reducing error correction latency for on-chip memories. In International Symposium on High Performance Computer Architecture (HPCA’15). 463--475. DOI:http://dx.doi.org/10.1109/HPCA.2015.7056055
Alexandra Ferrerón , Darío Suárez-Gracia , Jesús Alastruey-Benedé , Teresa Monreal , Víctor Viñals, Block Disabling Characterization and Improvements in CMPs Operating at Ultra-low Voltages, Proceedings of the 2014 IEEE 26th International Symposium on Computer Architecture and High Performance Computing, p.238-245, October 22-24, 2014[doi>10.1109/SBAC-PAD.2014.12]
Hamid Reza Ghasemi , Stark C. Draper , Nam Sung Kim, Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.38-49, February 12-16, 2011
Ashish Goel, Sumeet Gupta, Aditya Bansal, Meng Hsueh Chiang, and Kaushik Roy. 2009. Double-gate MOSFETs with aymmetric drain underlap: A device-circuit co-design and optimization perspective for SRAM. In Device Research Conference. IEEE, 57--58.
Mark Gottscho , Abbas BanaiyanMofrad , Nikil Dutt , Alex Nicolau , Puneet Gupta, Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593184]
Sumeet Kumar Gupta, Arijit Raychowdhury, and Kaushik Roy. 2010. Digital computation in subthreshold region for ultralow-power operation: A device--circuit--architecture codesign perspective. Proceedings of the IEEE 98, 2 (2010), 160--190.
Mohammad-Hashem Haghbayan, Amir-Mohammad Rahmani, Awet Yemane Weldezion, Pasi Liljeberg, Juha Plosila, Axel Jantsch, and Hannu Tenhunen. 2014. Dark silicon aware power management for manycore systems under dynamic workloads. In International Conference on Computer Design (ICCD’14). 509--512.
Yinhe Han, Ying Wang, Huawei Li, and Xiaowei Li. 2013. Enabling near-threshold voltage (NTV) operation in Multi-VDD cache for power reduction. In International Symposium on Circuits and Systems (ISCAS’13). 337--340.
Farrukh Hijaz and Omer Khan. 2014. Rethinking last-level cache management for multicores operating at near-threshold voltages. In 2nd Workshop on Near-Threshold Computing (WNTC’14).
Farrukh Hijaz, Qingchuan Shi, and Omer Khan. 2013. A private level-1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages. In International Conference on Computer Design (ICCD’13). 85--92.
Ulya R. Karpuzcu, Ismail Akturk, and Nam Sung Kim. 2014. Accordion: Toward soft near-threshold voltage computing. In International Symposium on High Performance Computer Architecture. 72--83.
Ulya R. Karpuzcu , Krishna B. Kolluru , Nam Sung Kim , Josep Torrellas, VARIUS-NTV: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-11, June 25-28, 2012
Ulya R. Karpuzcu , Abhishek Sinkar , Nam Sung Kim , Josep Torrellas, EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.542-553, February 23-27, 2013[doi>10.1109/HPCA.2013.6522348]
Samira M. Khan , Alaa R. Alameldeen , Chris Wilkerson , Jaydeep Kulkarni , Daniel A. Jimenez, Improving multi-core performance using mixed-cell cache architecture, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.119-130, February 23-27, 2013[doi>10.1109/HPCA.2013.6522312]
Surhud Khare , Shailendra Jain, Prospects of Near-Threshold Voltage Design for Green Computing, Proceedings of the 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems, p.120-124, January 05-10, 2013[doi>10.1109/VLSID.2013.174]
Nam Sung Kim , Stark C. Draper , Shi-Ting Zhou , Sumeet Katariya , Hamid Reza Ghasemi , Taejoon Park, Analyzing the impact of joint optimization of cell size, redundancy, and ECC on low-voltage SRAM array total area, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.12, p.2333-2337, December 2012[doi>10.1109/TVLSI.2011.2173220]
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Evgeni Krimer , Robert Pawlowski , Mattan Erez , Patrick Chiang, Synctium: a Near-Threshold Stream Processor for Energy-Constrained Parallel Applications, IEEE Computer Architecture Letters, v.9 n.1, p.21-24, January 2010[doi>10.1109/L-CA.2010.5]
Jaydeep P. Kulkarni, Keejong Kim, and Kaushik Roy. 2007. A 160 mV robust schmitt trigger based subthreshold SRAM. IEEE Journal of Solid-State Circuits 42, 10 (2007), 2303--2313.
Rajesh Kumar and Glenn Hinton. 2009. A family of 45nm IA processors. In IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers. 58--59.
Nikolas Ladas, Yiannakis Sazeides, and Veerle Desmet. 2010. Performance-effective operation below Vcc-min. In International Symposium on Performance Analysis of Systems & Software (ISPASS’’10). 223--234.
Jongeun Lee , Aviral Shrivastava, A compiler optimization to reduce soft errors in register files, ACM SIGPLAN Notices, v.44 n.7, July 2009[doi>10.1145/1543136.1542459]
Tayyeb Mahmood , Soontae Kim, Realizing near-true voltage scaling in variation-sensitive l1 caches via fault buffers, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038714]
Bojan Maric , Jaume Abella , Mateo Valero, ADAM: an efficient data management mechanism for hybrid high and ultra-low voltage operation caches, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206840]
Bojan Maric , Jaume Abella , Mateo Valero, APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488837]
Bojan Maric , Jaume Abella , Mateo Valero, Efficient cache architectures for reliable hybrid voltage operation using EDC codes, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Timothy N. Miller , Xiang Pan , Renji Thomas , Naser Sedaghati , Radu Teodorescu, Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168942]
Timothy N. Miller , Renji Thomas , James Dinan , Bruce Adcock , Radu Teodorescu, Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.351-362, December 04-08, 2010[doi>10.1109/MICRO.2010.28]
Timothy N. Miller , Renji Thomas , Xiang Pan , Radu Teodorescu, VRSync: characterizing and eliminating synchronization-induced voltage emergencies in many-core processors, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Timothy Miller , Renji Thomas , Radu Teodorescu, Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units, IEEE Computer Architecture Letters, v.11 n.2, p.45-48, July 2012[doi>10.1109/L-CA.2011.36]
Sparsh Mittal. 2014a. Power Management Techniques for Data Centers: A Survey. Technical Report ORNL/TM-2014/381. Oak Ridge National Laboratory, USA.
Sparsh Mittal. 2014b. A survey of architectural techniques for improving cache power efficiency. Elsevier Sustainable Computing: Informatics and Systems 4, 1 (2014), 33--43.
Sparsh Mittal. 2014c. A survey of techniques for improving energy efficiency in embedded computing systems. International Journal of Computer Aided Engineering and Technology 6, 4 (2014), 440--459.
Sparsh Mittal and Jeffrey Vetter. 2015a. A survey of techniques for modeling and improving reliability of computing systems. IEEE Transactions on Parallel and Distributed Systems (TPDS) (2015). DOI:10.1109/TPDS.2015.2426179
Sparsh Mittal , Jeffrey S. Vetter, A Survey of Methods for Analyzing and Improving GPU Energy Efficiency, ACM Computing Surveys (CSUR), v.47 n.2, p.1-23, January 2015[doi>10.1145/2636342]
NRDC. 2013. America’s Data Centers Consuming and Wasting Growing Amounts of Energy. Retrieved from http://www.nrdc.org/energy/data-center-efficiency-assessment.asp.
Oracle. 2014. Oracle Cranks Up The Cores To 32 With Sparc M7 Chip. Retrieved from http://www.enterprisetech.com/2014/08/13/oracle-cranks-cores-32-sparc-m7-chip/.
Chandrakant Patel and Parthasarathy Ranganathan. 2006. Enterprise power and cooling. ASPLOS Tutorial (2006).
Ganesh C. Patil , S. Qureshi, Asymmetric Drain Underlap Schottky Barrier SOI MOSFET for Low-Power High Performance Nanoscale CMOS Circuits, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.43-48, July 04-06, 2011[doi>10.1109/ISVLSI.2011.52]
Nathaniel Pinckney , Korey Sewell , Ronald G. Dreslinski , David Fick , Trevor Mudge , Dennis Sylvester , David Blaauw, Assessing the performance limits of parallelized near-threshold computing, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228571]
Yu Pu , Xin Zhang , Jim Huang , Atsushi Muramatsu , Masahiro Nomura , Koji Hirairi , Hidehiro Takata , Taro Sakurabayashi , Shinji Miyano , Makoto Takamiya , Takayasu Sakurai, Misleading energy and performance claims in sub/near threshold digital systems, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
David Roberts , Nam Sung Kim , Trevor Mudge, On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology, Microprocessors & Microsystems, v.32 n.5-6, p.244-253, August, 2008[doi>10.1016/j.micpro.2008.03.012]
Sangwon Seo , Ronald G. Dreslinski , Mark Woh , Yongjun Park , Chaitali Charkrabari , Scott Mahlke , David Blaauw , Trevor Mudge, Process variation in near-threshold wide SIMD architectures, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228536]
Cristina Silvano , Gianluca Palermo , Sotirios Xydis , Ioannis Stamelakos, Voltage island management in near threshold manycore architectures to mitigate dark silicon, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Top500. 2014. Top500 List - November 2014. Retrieved from http://www.top500.org/list/2014/11/.
Jeffrey Vetter and Sparsh Mittal. 2015. Opportunities for nonvolatile memory systems in extreme-scale high performance computing. Computing in Science and Engineering 17, 2 (2015), 73--82.
Hao Wang , Abhishek A. Sinkar , Nam Sung Kim, Improving platform energy: chip area trade-off in near-threshold computing environment, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Gulay Yalcin, Emrah Islek, Oyku Tozlu, Pedro Reviriego, Adrian Cristal, Osman S. Unsal, and Oguz Ergin. 2014a. Exploiting a fast and simple ECC for scaling supply voltage in level-1 caches. In International On-Line Testing Symposium (IOLTS’14). 1--6.
Gulay Yalcin, Azam Seyedi, Osman S. Unsal, and Adrian Cristal. 2014b. Flexicache: Highly reliable and low power cache under supply voltage scaling. In High Performance Computing. Springer, 173--190.
Meilin Zhang, Vladimir Stojanovic, and Paul Ampadu. 2012. Reliable ultra-low-voltage cache design for many-core systems. IEEE Transactions on Circuits and Systems II: Express Briefs 59, 12 (2012), 858--862.
