Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Jun 10 16:01:04 2023
| Host         : jk running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file echo_server_mem_test_wrapper_control_sets_placed.rpt
| Design       : echo_server_mem_test_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1012 |
|    Minimum number of control sets                        |   976 |
|    Addition due to synthesis replication                 |    36 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2956 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1012 |
| >= 0 to < 4        |   130 |
| >= 4 to < 6        |   238 |
| >= 6 to < 8        |    95 |
| >= 8 to < 10       |    83 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |    41 |
| >= 14 to < 16      |    17 |
| >= 16              |   378 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9236 |         2402 |
| No           | No                    | Yes                    |             316 |           96 |
| No           | Yes                   | No                     |            2526 |         1030 |
| Yes          | No                    | No                     |            5716 |         1479 |
| Yes          | No                    | Yes                    |              97 |           27 |
| Yes          | Yes                   | No                     |            6049 |         1699 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                       Clock Signal                                                      |                                                                                                                                           Enable Signal                                                                                                                                           |                                                                                                                    Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                             |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                          | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                      |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                             |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                 | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                            |                1 |              1 |         1.00 |
| ~echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                     | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                           |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                  |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/rst                                                                                                                                                               |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                      |                1 |              1 |         1.00 |
| ~echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                     |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                             |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/R                                                                                                                                                                         |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                             |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                     |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                          | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                          |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                             |                1 |              1 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                   |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                1 |              2 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | echo_server_mem_test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                     | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                               |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                           | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                              | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                                                       | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Update_Idle                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                   |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                        | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[0]_1[0]                                                                                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                      | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                       | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                      | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                       | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                               | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                                                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                     | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                      | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                  | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                          |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                     | echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                           | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                                 | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                            |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE17A_1                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/RX_DONE_D1_I                                                                                                                                                      |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                | echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out2                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                            |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                               |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out3                                                                         | echo_server_mem_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out3                                                                         | echo_server_mem_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                                               | echo_server_mem_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                          |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                           |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                 |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                     |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                 |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                        |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                         |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/s_axi_aresetn_0[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              4 |         1.33 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                         |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                  |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                  |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                |                1 |              4 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                     |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                  | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                3 |              5 |         1.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                  |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                           |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                        |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                     |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                              | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                        |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                      |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                      |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                     |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                           |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1024]_0[0]                                                                                                                                                                                             | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                           |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                     |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                        |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out3                                                                         | echo_server_mem_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                                                                                      | echo_server_mem_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |         1.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                              | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                     | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |              5 |         1.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                         |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                     |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                  | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                4 |              5 |         1.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                           |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/scndry_out                                                                                                                                                                         |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                           |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                            |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out3                                                                         | echo_server_mem_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                                              | echo_server_mem_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                       |                4 |              5 |         1.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out2                                                                         |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              5 |         1.25 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                       | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              5 |         1.25 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                   |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                   |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              5 |         1.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                      | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/zero_i_reg[0]                                                                                                                                                                            | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              5 |         1.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                     |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                     | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                   |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                     |                1 |              5 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                     |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                          | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                   |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                 |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                              |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                        | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                      |                4 |              6 |         1.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                 |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                   |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | echo_server_mem_test_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                 |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_0[0]  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                    | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                              |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                             |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                   |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                               |                4 |              6 |         1.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write[4]_i_1_n_0                                                                          | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                           |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                 |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                      |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                   |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                   |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | echo_server_mem_test_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                              |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                       | echo_server_mem_test_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1_n_0                                                                                | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                      |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                              |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                            |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                 |                4 |              6 |         1.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                   |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                          |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                       |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                              |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1024]_0[0]                                                                                                                                                                                             | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                           |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                            |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                           |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                                         |                1 |              6 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                       |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |              6 |         1.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                           |                3 |              6 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                2 |              6 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                 |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                          | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |         1.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                 |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/SR[0]                                                                                                                                                                   |                6 |              7 |         1.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              7 |         1.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              7 |         1.40 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                   |                6 |              7 |         1.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                        | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                           |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                            |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                  | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                       |                1 |              7 |         7.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                          | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                4 |              7 |         1.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                               |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              7 |         1.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              7 |         2.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              7 |         1.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                 |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |         1.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                                            | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                           |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                 |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              7 |         2.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |         1.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                     |                4 |              7 |         1.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              7 |         2.33 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                          |                2 |              7 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                     |                3 |              7 |         2.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |              8 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |                4 |              8 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                          |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                        | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
| ~echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                       | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                            |                                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                   |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                        |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                      |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                             |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | echo_server_mem_test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |              8 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                           | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                                | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                   |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                           | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                     | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                3 |              8 |         2.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                                       |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                 |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                         |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                4 |              9 |         2.25 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                               | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                  |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |                4 |              9 |         2.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                  |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                                                                                             | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                            |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                                       |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                                       |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                 |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              9 |         1.80 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              9 |         1.80 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                     | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |              9 |         2.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                4 |              9 |         2.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                              | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg  |                4 |              9 |         2.25 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                  |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                             |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                    |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |              9 |         2.25 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              9 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                        |                2 |             10 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                            |                4 |             10 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                3 |             10 |         3.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                           |                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                            |                5 |             10 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0__0                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aresetn_0                                                                                                                                                                         |                3 |             10 |         3.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                2 |             10 |         5.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                4 |             10 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                        | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                4 |             10 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                        |                2 |             10 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                3 |             10 |         3.33 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                   |                3 |             10 |         3.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                               |                3 |             10 |         3.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             10 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |             10 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                   |                2 |             10 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                   |                5 |             11 |         2.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid_0[0]                                                                                                                                                                                                                  | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                2 |             11 |         5.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                               |                5 |             11 |         2.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                4 |             11 |         2.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out2                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                 |                3 |             11 |         3.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                3 |             11 |         3.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                           | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                               |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                        |               12 |             12 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                        |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                          |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                                    | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             12 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                   |                5 |             12 |         2.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE12A_0[0]                                                                                                                                                                                                | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                5 |             12 |         2.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_1                                                                                                                                                   |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                   |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out2                                                                         | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                            |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                              |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                          |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                           | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                        |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/gdvld.data_valid_std_reg                                                                                                                                                                                             | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state3a_1                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                   |                3 |             12 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                |                4 |             12 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                2 |             13 |         6.50 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                           | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                 | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                            |                4 |             13 |         3.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                              |                5 |             13 |         2.60 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out2                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                            |                3 |             13 |         4.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                3 |             13 |         4.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                4 |             13 |         3.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                6 |             13 |         2.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             13 |         2.60 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SR[0]                                                                                                                                                         |                4 |             13 |         3.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                                | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                2 |             13 |         6.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             14 |         2.80 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                        |                3 |             14 |         4.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |         2.80 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |             14 |         4.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                            | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             14 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                4 |             14 |         3.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                   |                6 |             14 |         2.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                2 |             14 |         7.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                 | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                            |                3 |             14 |         4.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out2                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                   |                4 |             15 |         3.75 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                   |               10 |             15 |         1.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             15 |         3.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                8 |             15 |         1.88 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             15 |         2.14 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                            |                9 |             16 |         1.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                               | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                            |                8 |             16 |         2.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                9 |             16 |         1.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                   |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                |                6 |             16 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              |                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                         |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                2 |             16 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                   |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                  | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                               | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                          |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                  | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                              | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1[0]                                                                                                                                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                5 |             17 |         3.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                              |                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                3 |             18 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                3 |             18 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                   |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                   |                3 |             18 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                 |                4 |             19 |         4.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                            | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                6 |             19 |         3.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                5 |             19 |         3.80 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                           | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                4 |             21 |         5.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                7 |             21 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                   |                7 |             21 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                              | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                        |               14 |             23 |         1.64 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                      |                4 |             23 |         5.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                             | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                5 |             23 |         4.60 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                   |               10 |             23 |         2.30 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                   |               13 |             24 |         1.85 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             24 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                        | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Update_Idle                                                                                                               | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                   |                8 |             24 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             24 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             24 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             24 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                        |                6 |             24 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             24 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         |                                                                                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         |                                                                                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                7 |             24 |         3.43 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             24 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                9 |             24 |         2.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                       |               16 |             25 |         1.56 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                   |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                      |               14 |             25 |         1.79 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                        |                4 |             26 |         6.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                        |                5 |             26 |         5.20 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                        |                5 |             26 |         5.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |             27 |         5.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                      |                9 |             27 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                4 |             28 |         7.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                  | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                 |                5 |             28 |         5.60 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                6 |             28 |         4.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                            | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |                7 |             28 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                    | echo_server_mem_test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                              |                7 |             29 |         4.14 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                6 |             29 |         4.83 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                           |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             29 |         4.14 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                 |                7 |             29 |         4.14 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                9 |             30 |         3.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |               14 |             30 |         2.14 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                                              |                                                                                                                                                                                                                                                        |               10 |             30 |         3.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                  |                7 |             30 |         4.29 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                 |                9 |             30 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                 |                9 |             31 |         3.44 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |               18 |             31 |         1.72 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                   |               11 |             32 |         2.91 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | echo_server_mem_test_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                               |               32 |             32 |         1.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                              | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |               10 |             32 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                             | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                5 |             32 |         6.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/inverter_module_0/inst/m_axis_data[31]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state0a_3[0]                                                                                                                                                              |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |               11 |             32 |         2.91 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                     | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             32 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                   | echo_server_mem_test_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                5 |             32 |         6.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                                    | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                |                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                               |               13 |             32 |         2.46 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                6 |             32 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                |                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                                    |                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                          | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Read_Req                                                                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |               13 |             32 |         2.46 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                           | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                             |                7 |             32 |         4.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                                       | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                                                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                     | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                   |               13 |             32 |         2.46 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                   |               12 |             32 |         2.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                      |               10 |             32 |         3.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                               | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_rdce_i_d1                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |               15 |             32 |         2.13 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               11 |             33 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              |                                                                                                                                                                                                                                                        |                7 |             34 |         4.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                    |               11 |             34 |         3.09 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               12 |             34 |         2.83 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                            | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                              |               10 |             35 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             35 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                        |                7 |             36 |         5.14 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                        |               11 |             36 |         3.27 |
|  echo_server_mem_test_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                           |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             36 |         5.14 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                  |                9 |             36 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             36 |         3.27 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                                                        |                                                                                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             36 |         5.14 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]                                                                           |                                                                                                                                                                                                                                                        |               11 |             37 |         3.36 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                7 |             37 |         5.29 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                5 |             37 |         7.40 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                   |               17 |             37 |         2.18 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                           | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               10 |             37 |         3.70 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               11 |             37 |         3.36 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             37 |         7.40 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                9 |             37 |         4.11 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                8 |             37 |         4.62 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                7 |             39 |         5.57 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                        |                5 |             39 |         7.80 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             39 |         4.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                9 |             39 |         4.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                9 |             39 |         4.33 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                6 |             39 |         6.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             39 |         6.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             40 |         6.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             40 |         6.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                7 |             40 |         5.71 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                   |                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                7 |             40 |         5.71 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             41 |         6.83 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                 | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               12 |             41 |         3.42 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                     | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               13 |             41 |         3.15 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                             | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             41 |         3.15 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                6 |             41 |         6.83 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             41 |         6.83 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                6 |             41 |         6.83 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             41 |         4.56 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                7 |             42 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                8 |             42 |         5.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                7 |             42 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             42 |         4.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                8 |             42 |         5.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                  | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                7 |             43 |         6.14 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               11 |             44 |         4.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             44 |         3.67 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  | echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               15 |             47 |         3.13 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                              | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               11 |             47 |         4.27 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                           | echo_server_mem_test_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                8 |             47 |         5.88 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |               18 |             47 |         2.61 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               12 |             48 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                   |               14 |             48 |         3.43 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                8 |             48 |         6.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               11 |             48 |         4.36 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             48 |         4.36 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                   |               17 |             48 |         2.82 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                   |               17 |             48 |         2.82 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               14 |             49 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               14 |             49 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               14 |             49 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               13 |             49 |         3.77 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               15 |             49 |         3.27 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               13 |             49 |         3.77 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               13 |             49 |         3.77 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                8 |             49 |         6.12 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                8 |             49 |         6.12 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               10 |             49 |         4.90 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             49 |         4.90 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               15 |             49 |         3.27 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               14 |             49 |         3.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             50 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             50 |         5.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                   |               13 |             58 |         4.46 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               28 |             63 |         2.25 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             64 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                                                       |                                                                                                                                                                                                                                                        |                8 |             64 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                                        |               16 |             64 |         4.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               18 |             65 |         3.61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               26 |             65 |         2.50 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               18 |             66 |         3.67 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                                        |                9 |             72 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               22 |             73 |         3.32 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                              |                                                                                                                                                                                                                                                        |               11 |             75 |         6.82 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |             81 |         5.79 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               15 |             81 |         5.40 |
|  echo_server_mem_test_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                  |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               24 |             82 |         3.42 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |               19 |             86 |         4.53 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             87 |         5.44 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             87 |         5.44 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               17 |             87 |         5.12 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                                                                                        |               11 |             88 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                                        |               11 |             88 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |               30 |             95 |         3.17 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               28 |            103 |         3.68 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               26 |            103 |         3.96 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |               49 |            110 |         2.24 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                        |               14 |            112 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                        |               14 |            112 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                        |               14 |            112 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                        |               14 |            112 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en            |                                                                                                                                                                                                                                                        |               33 |            128 |         3.88 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               16 |            128 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               27 |            129 |         4.78 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               29 |            129 |         4.45 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               25 |            138 |         5.52 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               26 |            138 |         5.31 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               26 |            141 |         5.42 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                   |               56 |            143 |         2.55 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                                        |               37 |            144 |         3.89 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               39 |            144 |         3.69 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               41 |            145 |         3.54 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               26 |            145 |         5.58 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               40 |            145 |         3.62 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               29 |            145 |         5.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               41 |            151 |         3.68 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               28 |            154 |         5.50 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               27 |            154 |         5.70 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |               23 |            184 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |               23 |            184 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               24 |            192 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |               24 |            192 |         8.00 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |               25 |            196 |         7.84 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |               25 |            200 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |               25 |            200 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                        |               25 |            200 |         8.00 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                  | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |               82 |            221 |         2.70 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   | echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                    |              106 |            268 |         2.53 |
|  echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |              888 |           3955 |         4.45 |
|  echo_server_mem_test_i/clk_wiz_1/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |             1452 |           5793 |         3.99 |
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


