|project
CLOCK_50 => CLOCK_50.IN2
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
VGA_HS <= vga_controller:comb_18.port5
VGA_VS <= vga_controller:comb_18.port4
VGA_R[0] <= vga_colour:comb_17.port1
VGA_R[1] <= vga_colour:comb_17.port1
VGA_R[2] <= vga_colour:comb_17.port1
VGA_R[3] <= vga_colour:comb_17.port1
VGA_G[0] <= vga_colour:comb_17.port0
VGA_G[1] <= vga_colour:comb_17.port0
VGA_G[2] <= vga_colour:comb_17.port0
VGA_G[3] <= vga_colour:comb_17.port0
VGA_B[0] <= vga_colour:comb_17.port2
VGA_B[1] <= vga_colour:comb_17.port2
VGA_B[2] <= vga_colour:comb_17.port2
VGA_B[3] <= vga_colour:comb_17.port2
PS2_CLK => PS2_CLK.IN1
PS2_DAT => PS2_DAT.IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => resetn.IN7
LEDR[0] <= player1[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= player1[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= player1[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= player1[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= player1[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDG[0] <= player2[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= player2[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= player2[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= player2[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= player2[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>


|project|keyboard:comb_14
clk => clk.IN1
kclk => kclk.IN1
kdata => kdata.IN1
no <= no~reg0.DB_MAX_OUTPUT_PORT_TYPE
yes <= yes~reg0.DB_MAX_OUTPUT_PORT_TYPE
up1 <= up1~reg0.DB_MAX_OUTPUT_PORT_TYPE
down1 <= down1~reg0.DB_MAX_OUTPUT_PORT_TYPE
left1 <= left1~reg0.DB_MAX_OUTPUT_PORT_TYPE
right1 <= right1~reg0.DB_MAX_OUTPUT_PORT_TYPE
fire1 <= fire1~reg0.DB_MAX_OUTPUT_PORT_TYPE
up2 <= up2~reg0.DB_MAX_OUTPUT_PORT_TYPE
down2 <= down2~reg0.DB_MAX_OUTPUT_PORT_TYPE
left2 <= left2~reg0.DB_MAX_OUTPUT_PORT_TYPE
right2 <= right2~reg0.DB_MAX_OUTPUT_PORT_TYPE
fire2 <= fire2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|keyboard:comb_14|debouncer:debounce
clk => Iv1.CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt1[2].CLK
clk => cnt1[3].CLK
clk => cnt1[4].CLK
clk => O1~reg0.CLK
clk => Iv0.CLK
clk => cnt0[0].CLK
clk => cnt0[1].CLK
clk => cnt0[2].CLK
clk => cnt0[3].CLK
clk => cnt0[4].CLK
clk => O0~reg0.CLK
I0 => always0.IN1
I0 => O0.DATAB
I0 => Iv0.DATAIN
I1 => always0.IN1
I1 => O1.DATAB
I1 => Iv1.DATAIN
O0 <= O0~reg0.DB_MAX_OUTPUT_PORT_TYPE
O1 <= O1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|frequency_divider_by2:comb_15
clk => out_clk~reg0.CLK
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|vga_colour:comb_17
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] => vga_b.DATAB
colour[1] => vga_b.DATAB
colour[2] => vga_b.DATAB
colour[3] => vga_b.DATAB
colour[4] => vga_g.DATAB
colour[5] => vga_g.DATAB
colour[6] => vga_g.DATAB
colour[7] => vga_g.DATAB
colour[8] => vga_r.DATAB
colour[9] => vga_r.DATAB
colour[10] => vga_r.DATAB
colour[11] => vga_r.DATAB
colour_enable => vga_b.OUTPUTSELECT
colour_enable => vga_b.OUTPUTSELECT
colour_enable => vga_b.OUTPUTSELECT
colour_enable => vga_b.OUTPUTSELECT
colour_enable => vga_r.OUTPUTSELECT
colour_enable => vga_r.OUTPUTSELECT
colour_enable => vga_r.OUTPUTSELECT
colour_enable => vga_r.OUTPUTSELECT
colour_enable => vga_g.OUTPUTSELECT
colour_enable => vga_g.OUTPUTSELECT
colour_enable => vga_g.OUTPUTSELECT
colour_enable => vga_g.OUTPUTSELECT
clk => vga_g[0]~reg0.CLK
clk => vga_g[1]~reg0.CLK
clk => vga_g[2]~reg0.CLK
clk => vga_g[3]~reg0.CLK
clk => vga_r[0]~reg0.CLK
clk => vga_r[1]~reg0.CLK
clk => vga_r[2]~reg0.CLK
clk => vga_r[3]~reg0.CLK
clk => vga_b[0]~reg0.CLK
clk => vga_b[1]~reg0.CLK
clk => vga_b[2]~reg0.CLK
clk => vga_b[3]~reg0.CLK
resetn => vga_b.OUTPUTSELECT
resetn => vga_b.OUTPUTSELECT
resetn => vga_b.OUTPUTSELECT
resetn => vga_b.OUTPUTSELECT
resetn => vga_r.OUTPUTSELECT
resetn => vga_r.OUTPUTSELECT
resetn => vga_r.OUTPUTSELECT
resetn => vga_r.OUTPUTSELECT
resetn => vga_g.OUTPUTSELECT
resetn => vga_g.OUTPUTSELECT
resetn => vga_g.OUTPUTSELECT
resetn => vga_g.OUTPUTSELECT


|project|vga_controller:comb_18
clk25 => vcs[0]~reg0.CLK
clk25 => vcs[1]~reg0.CLK
clk25 => vcs[2]~reg0.CLK
clk25 => vcs[3]~reg0.CLK
clk25 => vcs[4]~reg0.CLK
clk25 => vcs[5]~reg0.CLK
clk25 => vcs[6]~reg0.CLK
clk25 => vcs[7]~reg0.CLK
clk25 => vcs[8]~reg0.CLK
clk25 => vcs[9]~reg0.CLK
clk25 => hcs[0]~reg0.CLK
clk25 => hcs[1]~reg0.CLK
clk25 => hcs[2]~reg0.CLK
clk25 => hcs[3]~reg0.CLK
clk25 => hcs[4]~reg0.CLK
clk25 => hcs[5]~reg0.CLK
clk25 => hcs[6]~reg0.CLK
clk25 => hcs[7]~reg0.CLK
clk25 => hcs[8]~reg0.CLK
clk25 => hcs[9]~reg0.CLK
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => hcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
reset => vcs.OUTPUTSELECT
hcs[0] <= hcs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[1] <= hcs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[2] <= hcs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[3] <= hcs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[4] <= hcs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[5] <= hcs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[6] <= hcs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[7] <= hcs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[8] <= hcs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcs[9] <= hcs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[0] <= vcs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[1] <= vcs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[2] <= vcs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[3] <= vcs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[4] <= vcs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[5] <= vcs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[6] <= vcs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[7] <= vcs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[8] <= vcs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcs[9] <= vcs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync.DB_MAX_OUTPUT_PORT_TYPE
disp_ena <= disp_ena.DB_MAX_OUTPUT_PORT_TYPE
n_blank <= <VCC>
n_sync <= <GND>


|project|controller:comb_29
clk25 => clk25.IN10
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => up_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => left_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => explosion_addr.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => explosion_flag.OUTPUTSELECT
resetn => player_screen.OUTPUTSELECT
resetn => player_screen.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenup_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => greenleft_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => green_explosion_addr.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => first_screen_out.OUTPUTSELECT
resetn => explosion_flag.OUTPUTSELECT
resetn => player_screen.OUTPUTSELECT
resetn => player_screen.OUTPUTSELECT
resetn => red_score[0].ENA
resetn => red_score[1].ENA
resetn => des_bullet1~reg0.ENA
resetn => explosion_cnt[0].ENA
resetn => explosion_cnt[1].ENA
resetn => explosion_cnt[2].ENA
resetn => explosion_cnt[3].ENA
resetn => explosion_cnt[4].ENA
resetn => explosion_cnt[5].ENA
resetn => explosion_cnt[6].ENA
resetn => explosion_cnt[7].ENA
resetn => explosion_cnt[8].ENA
resetn => explosion_cnt[9].ENA
resetn => explosion_cnt[10].ENA
resetn => explosion_cnt[11].ENA
resetn => explosion_cnt[12].ENA
resetn => explosion_cnt[13].ENA
resetn => explosion_cnt[14].ENA
resetn => explosion_cnt[15].ENA
resetn => explosion_cnt[16].ENA
resetn => explosion_cnt[17].ENA
resetn => explosion_cnt[18].ENA
resetn => explosion_cnt[19].ENA
resetn => explosion_cnt[20].ENA
resetn => green_score[0].ENA
resetn => green_score[1].ENA
resetn => des_bullet2~reg0.ENA
resetn => green_explosion_cnt[0].ENA
resetn => green_explosion_cnt[1].ENA
resetn => green_explosion_cnt[2].ENA
resetn => green_explosion_cnt[3].ENA
resetn => green_explosion_cnt[4].ENA
resetn => green_explosion_cnt[5].ENA
resetn => green_explosion_cnt[6].ENA
resetn => green_explosion_cnt[7].ENA
resetn => green_explosion_cnt[8].ENA
resetn => green_explosion_cnt[9].ENA
resetn => green_explosion_cnt[10].ENA
resetn => green_explosion_cnt[11].ENA
resetn => green_explosion_cnt[12].ENA
resetn => green_explosion_cnt[13].ENA
resetn => green_explosion_cnt[14].ENA
resetn => green_explosion_cnt[15].ENA
resetn => green_explosion_cnt[16].ENA
resetn => green_explosion_cnt[17].ENA
resetn => green_explosion_cnt[18].ENA
resetn => green_explosion_cnt[19].ENA
resetn => green_explosion_cnt[20].ENA
bullet_y1[0] => LessThan15.IN9
bullet_y1[0] => LessThan16.IN20
bullet_y1[0] => LessThan25.IN9
bullet_y1[0] => LessThan26.IN9
bullet_y1[0] => Add22.IN18
bullet_y1[1] => LessThan15.IN8
bullet_y1[1] => LessThan16.IN19
bullet_y1[1] => LessThan25.IN8
bullet_y1[1] => Add18.IN16
bullet_y1[1] => Add22.IN17
bullet_y1[2] => LessThan15.IN7
bullet_y1[2] => LessThan16.IN18
bullet_y1[2] => LessThan25.IN7
bullet_y1[2] => Add18.IN15
bullet_y1[2] => Add22.IN16
bullet_y1[3] => LessThan15.IN6
bullet_y1[3] => LessThan16.IN17
bullet_y1[3] => LessThan25.IN6
bullet_y1[3] => Add18.IN14
bullet_y1[3] => Add22.IN15
bullet_y1[4] => LessThan15.IN5
bullet_y1[4] => LessThan16.IN16
bullet_y1[4] => LessThan25.IN5
bullet_y1[4] => Add18.IN13
bullet_y1[4] => Add22.IN14
bullet_y1[5] => LessThan15.IN4
bullet_y1[5] => LessThan16.IN15
bullet_y1[5] => LessThan25.IN4
bullet_y1[5] => Add18.IN12
bullet_y1[5] => Add22.IN13
bullet_y1[6] => LessThan15.IN3
bullet_y1[6] => LessThan16.IN14
bullet_y1[6] => LessThan25.IN3
bullet_y1[6] => Add18.IN11
bullet_y1[6] => Add22.IN12
bullet_y1[7] => LessThan15.IN2
bullet_y1[7] => LessThan16.IN13
bullet_y1[7] => LessThan25.IN2
bullet_y1[7] => Add18.IN10
bullet_y1[7] => Add22.IN11
bullet_y1[8] => LessThan15.IN1
bullet_y1[8] => LessThan16.IN12
bullet_y1[8] => LessThan25.IN1
bullet_y1[8] => Add18.IN9
bullet_y1[8] => Add22.IN10
bullet_x1[0] => LessThan17.IN10
bullet_x1[0] => LessThan18.IN20
bullet_x1[0] => LessThan27.IN10
bullet_x1[0] => Add19.IN20
bullet_x1[0] => LessThan30.IN10
bullet_x1[1] => LessThan17.IN9
bullet_x1[1] => LessThan18.IN19
bullet_x1[1] => LessThan27.IN9
bullet_x1[1] => Add19.IN19
bullet_x1[1] => Add23.IN18
bullet_x1[2] => LessThan17.IN8
bullet_x1[2] => LessThan18.IN18
bullet_x1[2] => LessThan27.IN8
bullet_x1[2] => Add19.IN18
bullet_x1[2] => Add23.IN17
bullet_x1[3] => LessThan17.IN7
bullet_x1[3] => LessThan18.IN17
bullet_x1[3] => LessThan27.IN7
bullet_x1[3] => Add19.IN17
bullet_x1[3] => Add23.IN16
bullet_x1[4] => LessThan17.IN6
bullet_x1[4] => LessThan18.IN16
bullet_x1[4] => LessThan27.IN6
bullet_x1[4] => Add19.IN16
bullet_x1[4] => Add23.IN15
bullet_x1[5] => LessThan17.IN5
bullet_x1[5] => LessThan18.IN15
bullet_x1[5] => LessThan27.IN5
bullet_x1[5] => Add19.IN15
bullet_x1[5] => Add23.IN14
bullet_x1[6] => LessThan17.IN4
bullet_x1[6] => LessThan18.IN14
bullet_x1[6] => LessThan27.IN4
bullet_x1[6] => Add19.IN14
bullet_x1[6] => Add23.IN13
bullet_x1[7] => LessThan17.IN3
bullet_x1[7] => LessThan18.IN13
bullet_x1[7] => LessThan27.IN3
bullet_x1[7] => Add19.IN13
bullet_x1[7] => Add23.IN12
bullet_x1[8] => LessThan17.IN2
bullet_x1[8] => LessThan18.IN12
bullet_x1[8] => LessThan27.IN2
bullet_x1[8] => Add19.IN12
bullet_x1[8] => Add23.IN11
bullet_x1[9] => LessThan17.IN1
bullet_x1[9] => LessThan18.IN11
bullet_x1[9] => LessThan27.IN1
bullet_x1[9] => Add19.IN11
bullet_x1[9] => Add23.IN10
bullet_x2[0] => LessThan2.IN10
bullet_x2[0] => LessThan3.IN20
bullet_x2[0] => LessThan33.IN10
bullet_x2[0] => Add27.IN20
bullet_x2[0] => LessThan36.IN10
bullet_x2[1] => LessThan2.IN9
bullet_x2[1] => LessThan3.IN19
bullet_x2[1] => LessThan33.IN9
bullet_x2[1] => Add27.IN19
bullet_x2[1] => Add31.IN18
bullet_x2[2] => LessThan2.IN8
bullet_x2[2] => LessThan3.IN18
bullet_x2[2] => LessThan33.IN8
bullet_x2[2] => Add27.IN18
bullet_x2[2] => Add31.IN17
bullet_x2[3] => LessThan2.IN7
bullet_x2[3] => LessThan3.IN17
bullet_x2[3] => LessThan33.IN7
bullet_x2[3] => Add27.IN17
bullet_x2[3] => Add31.IN16
bullet_x2[4] => LessThan2.IN6
bullet_x2[4] => LessThan3.IN16
bullet_x2[4] => LessThan33.IN6
bullet_x2[4] => Add27.IN16
bullet_x2[4] => Add31.IN15
bullet_x2[5] => LessThan2.IN5
bullet_x2[5] => LessThan3.IN15
bullet_x2[5] => LessThan33.IN5
bullet_x2[5] => Add27.IN15
bullet_x2[5] => Add31.IN14
bullet_x2[6] => LessThan2.IN4
bullet_x2[6] => LessThan3.IN14
bullet_x2[6] => LessThan33.IN4
bullet_x2[6] => Add27.IN14
bullet_x2[6] => Add31.IN13
bullet_x2[7] => LessThan2.IN3
bullet_x2[7] => LessThan3.IN13
bullet_x2[7] => LessThan33.IN3
bullet_x2[7] => Add27.IN13
bullet_x2[7] => Add31.IN12
bullet_x2[8] => LessThan2.IN2
bullet_x2[8] => LessThan3.IN12
bullet_x2[8] => LessThan33.IN2
bullet_x2[8] => Add27.IN12
bullet_x2[8] => Add31.IN11
bullet_x2[9] => LessThan2.IN1
bullet_x2[9] => LessThan3.IN11
bullet_x2[9] => LessThan33.IN1
bullet_x2[9] => Add27.IN11
bullet_x2[9] => Add31.IN10
bullet_y2[0] => LessThan0.IN9
bullet_y2[0] => LessThan1.IN20
bullet_y2[0] => LessThan31.IN9
bullet_y2[0] => LessThan32.IN9
bullet_y2[0] => Add30.IN18
bullet_y2[1] => LessThan0.IN8
bullet_y2[1] => LessThan1.IN19
bullet_y2[1] => LessThan31.IN8
bullet_y2[1] => Add26.IN16
bullet_y2[1] => Add30.IN17
bullet_y2[2] => LessThan0.IN7
bullet_y2[2] => LessThan1.IN18
bullet_y2[2] => LessThan31.IN7
bullet_y2[2] => Add26.IN15
bullet_y2[2] => Add30.IN16
bullet_y2[3] => LessThan0.IN6
bullet_y2[3] => LessThan1.IN17
bullet_y2[3] => LessThan31.IN6
bullet_y2[3] => Add26.IN14
bullet_y2[3] => Add30.IN15
bullet_y2[4] => LessThan0.IN5
bullet_y2[4] => LessThan1.IN16
bullet_y2[4] => LessThan31.IN5
bullet_y2[4] => Add26.IN13
bullet_y2[4] => Add30.IN14
bullet_y2[5] => LessThan0.IN4
bullet_y2[5] => LessThan1.IN15
bullet_y2[5] => LessThan31.IN4
bullet_y2[5] => Add26.IN12
bullet_y2[5] => Add30.IN13
bullet_y2[6] => LessThan0.IN3
bullet_y2[6] => LessThan1.IN14
bullet_y2[6] => LessThan31.IN3
bullet_y2[6] => Add26.IN11
bullet_y2[6] => Add30.IN12
bullet_y2[7] => LessThan0.IN2
bullet_y2[7] => LessThan1.IN13
bullet_y2[7] => LessThan31.IN2
bullet_y2[7] => Add26.IN10
bullet_y2[7] => Add30.IN11
bullet_y2[8] => LessThan0.IN1
bullet_y2[8] => LessThan1.IN12
bullet_y2[8] => LessThan31.IN1
bullet_y2[8] => Add26.IN9
bullet_y2[8] => Add30.IN10
x_tank1[0] => LessThan2.IN20
x_tank1[0] => LessThan6.IN10
x_tank1[0] => Add1.IN20
x_tank1[0] => Equal2.IN9
x_tank1[0] => LessThan11.IN11
x_tank1[1] => LessThan2.IN19
x_tank1[1] => LessThan6.IN9
x_tank1[1] => Add1.IN19
x_tank1[1] => Equal2.IN8
x_tank1[1] => LessThan11.IN10
x_tank1[2] => LessThan2.IN18
x_tank1[2] => LessThan6.IN8
x_tank1[2] => Add1.IN18
x_tank1[2] => Equal2.IN7
x_tank1[2] => LessThan11.IN9
x_tank1[3] => LessThan2.IN17
x_tank1[3] => LessThan6.IN7
x_tank1[3] => Add1.IN17
x_tank1[3] => Equal2.IN6
x_tank1[3] => LessThan11.IN8
x_tank1[4] => LessThan2.IN16
x_tank1[4] => LessThan6.IN6
x_tank1[4] => Add1.IN16
x_tank1[4] => Equal2.IN5
x_tank1[4] => LessThan11.IN7
x_tank1[5] => LessThan2.IN15
x_tank1[5] => LessThan6.IN5
x_tank1[5] => Add1.IN15
x_tank1[5] => Equal2.IN4
x_tank1[5] => LessThan11.IN6
x_tank1[6] => LessThan2.IN14
x_tank1[6] => LessThan6.IN4
x_tank1[6] => Add1.IN14
x_tank1[6] => Equal2.IN3
x_tank1[6] => LessThan11.IN5
x_tank1[7] => LessThan2.IN13
x_tank1[7] => LessThan6.IN3
x_tank1[7] => Add1.IN13
x_tank1[7] => Equal2.IN2
x_tank1[7] => LessThan11.IN4
x_tank1[8] => LessThan2.IN12
x_tank1[8] => LessThan6.IN2
x_tank1[8] => Add1.IN12
x_tank1[8] => Equal2.IN1
x_tank1[8] => LessThan11.IN3
x_tank1[9] => LessThan2.IN11
x_tank1[9] => LessThan6.IN1
x_tank1[9] => Add1.IN11
x_tank1[9] => Equal2.IN0
x_tank1[9] => LessThan11.IN2
x_tank2[0] => LessThan17.IN20
x_tank2[0] => LessThan21.IN10
x_tank2[0] => Add10.IN20
x_tank2[0] => Equal9.IN9
x_tank2[1] => LessThan17.IN19
x_tank2[1] => LessThan21.IN9
x_tank2[1] => Add10.IN19
x_tank2[1] => Equal9.IN8
x_tank2[2] => LessThan17.IN18
x_tank2[2] => LessThan21.IN8
x_tank2[2] => Add10.IN18
x_tank2[2] => Equal9.IN7
x_tank2[3] => LessThan17.IN17
x_tank2[3] => LessThan21.IN7
x_tank2[3] => Add10.IN17
x_tank2[3] => Equal9.IN6
x_tank2[4] => LessThan17.IN16
x_tank2[4] => LessThan21.IN6
x_tank2[4] => Add10.IN16
x_tank2[4] => Equal9.IN5
x_tank2[5] => LessThan17.IN15
x_tank2[5] => LessThan21.IN5
x_tank2[5] => Add10.IN15
x_tank2[5] => Equal9.IN4
x_tank2[6] => LessThan17.IN14
x_tank2[6] => LessThan21.IN4
x_tank2[6] => Add10.IN14
x_tank2[6] => Equal9.IN3
x_tank2[7] => LessThan17.IN13
x_tank2[7] => LessThan21.IN3
x_tank2[7] => Add10.IN13
x_tank2[7] => Equal9.IN2
x_tank2[8] => LessThan17.IN12
x_tank2[8] => LessThan21.IN2
x_tank2[8] => Add10.IN12
x_tank2[8] => Equal9.IN1
x_tank2[9] => LessThan17.IN11
x_tank2[9] => LessThan21.IN1
x_tank2[9] => Add10.IN11
x_tank2[9] => Equal9.IN0
y_tank2[0] => LessThan15.IN18
y_tank2[0] => LessThan19.IN9
y_tank2[0] => Add9.IN18
y_tank2[0] => Equal8.IN8
y_tank2[1] => LessThan15.IN17
y_tank2[1] => LessThan19.IN8
y_tank2[1] => Add9.IN17
y_tank2[1] => Equal8.IN7
y_tank2[2] => LessThan15.IN16
y_tank2[2] => LessThan19.IN7
y_tank2[2] => Add9.IN16
y_tank2[2] => Equal8.IN6
y_tank2[3] => LessThan15.IN15
y_tank2[3] => LessThan19.IN6
y_tank2[3] => Add9.IN15
y_tank2[3] => Equal8.IN5
y_tank2[4] => LessThan15.IN14
y_tank2[4] => LessThan19.IN5
y_tank2[4] => Add9.IN14
y_tank2[4] => Equal8.IN4
y_tank2[5] => LessThan15.IN13
y_tank2[5] => LessThan19.IN4
y_tank2[5] => Add9.IN13
y_tank2[5] => Equal8.IN3
y_tank2[6] => LessThan15.IN12
y_tank2[6] => LessThan19.IN3
y_tank2[6] => Add9.IN12
y_tank2[6] => Equal8.IN2
y_tank2[7] => LessThan15.IN11
y_tank2[7] => LessThan19.IN2
y_tank2[7] => Add9.IN11
y_tank2[7] => Equal8.IN1
y_tank2[8] => LessThan15.IN10
y_tank2[8] => LessThan19.IN1
y_tank2[8] => Add9.IN10
y_tank2[8] => Equal8.IN0
y_tank1[0] => LessThan0.IN18
y_tank1[0] => LessThan4.IN9
y_tank1[0] => Add0.IN18
y_tank1[0] => Equal1.IN8
y_tank1[0] => LessThan13.IN20
y_tank1[1] => LessThan0.IN17
y_tank1[1] => LessThan4.IN8
y_tank1[1] => Add0.IN17
y_tank1[1] => Equal1.IN7
y_tank1[1] => LessThan13.IN19
y_tank1[2] => LessThan0.IN16
y_tank1[2] => LessThan4.IN7
y_tank1[2] => Add0.IN16
y_tank1[2] => Equal1.IN6
y_tank1[2] => LessThan13.IN18
y_tank1[3] => LessThan0.IN15
y_tank1[3] => LessThan4.IN6
y_tank1[3] => Add0.IN15
y_tank1[3] => Equal1.IN5
y_tank1[3] => LessThan13.IN17
y_tank1[4] => LessThan0.IN14
y_tank1[4] => LessThan4.IN5
y_tank1[4] => Add0.IN14
y_tank1[4] => Equal1.IN4
y_tank1[4] => LessThan13.IN16
y_tank1[5] => LessThan0.IN13
y_tank1[5] => LessThan4.IN4
y_tank1[5] => Add0.IN13
y_tank1[5] => Equal1.IN3
y_tank1[5] => LessThan13.IN15
y_tank1[6] => LessThan0.IN12
y_tank1[6] => LessThan4.IN3
y_tank1[6] => Add0.IN12
y_tank1[6] => Equal1.IN2
y_tank1[6] => LessThan13.IN14
y_tank1[7] => LessThan0.IN11
y_tank1[7] => LessThan4.IN2
y_tank1[7] => Add0.IN11
y_tank1[7] => Equal1.IN1
y_tank1[7] => LessThan13.IN13
y_tank1[8] => LessThan0.IN10
y_tank1[8] => LessThan4.IN1
y_tank1[8] => Add0.IN10
y_tank1[8] => Equal1.IN0
y_tank1[8] => LessThan13.IN12
x[0] => LessThan6.IN20
x[0] => LessThan7.IN20
x[0] => Equal2.IN19
x[0] => LessThan13.IN11
x[0] => LessThan14.IN20
x[0] => LessThan21.IN20
x[0] => LessThan22.IN20
x[0] => Equal9.IN19
x[0] => LessThan27.IN20
x[0] => LessThan28.IN20
x[0] => LessThan30.IN20
x[0] => LessThan33.IN20
x[0] => LessThan34.IN20
x[0] => LessThan36.IN20
x[1] => LessThan6.IN19
x[1] => LessThan7.IN19
x[1] => Equal2.IN18
x[1] => LessThan13.IN10
x[1] => LessThan14.IN19
x[1] => LessThan21.IN19
x[1] => LessThan22.IN19
x[1] => Equal9.IN18
x[1] => LessThan27.IN19
x[1] => LessThan28.IN19
x[1] => LessThan30.IN19
x[1] => LessThan33.IN19
x[1] => LessThan34.IN19
x[1] => LessThan36.IN19
x[2] => LessThan6.IN18
x[2] => LessThan7.IN18
x[2] => Equal2.IN17
x[2] => LessThan13.IN9
x[2] => LessThan14.IN18
x[2] => LessThan21.IN18
x[2] => LessThan22.IN18
x[2] => Equal9.IN17
x[2] => LessThan27.IN18
x[2] => LessThan28.IN18
x[2] => LessThan30.IN18
x[2] => LessThan33.IN18
x[2] => LessThan34.IN18
x[2] => LessThan36.IN18
x[3] => LessThan6.IN17
x[3] => LessThan7.IN17
x[3] => Equal2.IN16
x[3] => LessThan13.IN8
x[3] => LessThan14.IN17
x[3] => LessThan21.IN17
x[3] => LessThan22.IN17
x[3] => Equal9.IN16
x[3] => LessThan27.IN17
x[3] => LessThan28.IN17
x[3] => LessThan30.IN17
x[3] => LessThan33.IN17
x[3] => LessThan34.IN17
x[3] => LessThan36.IN17
x[4] => LessThan6.IN16
x[4] => LessThan7.IN16
x[4] => Equal2.IN15
x[4] => LessThan13.IN7
x[4] => LessThan14.IN16
x[4] => LessThan21.IN16
x[4] => LessThan22.IN16
x[4] => Equal9.IN15
x[4] => LessThan27.IN16
x[4] => LessThan28.IN16
x[4] => LessThan30.IN16
x[4] => LessThan33.IN16
x[4] => LessThan34.IN16
x[4] => LessThan36.IN16
x[5] => LessThan6.IN15
x[5] => LessThan7.IN15
x[5] => Equal2.IN14
x[5] => LessThan13.IN6
x[5] => LessThan14.IN15
x[5] => LessThan21.IN15
x[5] => LessThan22.IN15
x[5] => Equal9.IN14
x[5] => LessThan27.IN15
x[5] => LessThan28.IN15
x[5] => LessThan30.IN15
x[5] => LessThan33.IN15
x[5] => LessThan34.IN15
x[5] => LessThan36.IN15
x[6] => LessThan6.IN14
x[6] => LessThan7.IN14
x[6] => Equal2.IN13
x[6] => LessThan13.IN5
x[6] => LessThan14.IN14
x[6] => LessThan21.IN14
x[6] => LessThan22.IN14
x[6] => Equal9.IN13
x[6] => LessThan27.IN14
x[6] => LessThan28.IN14
x[6] => LessThan30.IN14
x[6] => LessThan33.IN14
x[6] => LessThan34.IN14
x[6] => LessThan36.IN14
x[7] => LessThan6.IN13
x[7] => LessThan7.IN13
x[7] => Equal2.IN12
x[7] => LessThan13.IN4
x[7] => LessThan14.IN13
x[7] => LessThan21.IN13
x[7] => LessThan22.IN13
x[7] => Equal9.IN12
x[7] => LessThan27.IN13
x[7] => LessThan28.IN13
x[7] => LessThan30.IN13
x[7] => LessThan33.IN13
x[7] => LessThan34.IN13
x[7] => LessThan36.IN13
x[8] => LessThan6.IN12
x[8] => LessThan7.IN12
x[8] => Equal2.IN11
x[8] => LessThan13.IN3
x[8] => LessThan14.IN12
x[8] => LessThan21.IN12
x[8] => LessThan22.IN12
x[8] => Equal9.IN11
x[8] => LessThan27.IN12
x[8] => LessThan28.IN12
x[8] => LessThan30.IN12
x[8] => LessThan33.IN12
x[8] => LessThan34.IN12
x[8] => LessThan36.IN12
x[9] => LessThan6.IN11
x[9] => LessThan7.IN11
x[9] => Equal2.IN10
x[9] => LessThan13.IN2
x[9] => LessThan14.IN11
x[9] => LessThan21.IN11
x[9] => LessThan22.IN11
x[9] => Equal9.IN10
x[9] => LessThan27.IN11
x[9] => LessThan28.IN11
x[9] => LessThan30.IN11
x[9] => LessThan33.IN11
x[9] => LessThan34.IN11
x[9] => LessThan36.IN11
y[0] => LessThan4.IN18
y[0] => LessThan5.IN20
y[0] => Equal1.IN17
y[0] => LessThan11.IN20
y[0] => LessThan12.IN20
y[0] => LessThan19.IN18
y[0] => LessThan20.IN20
y[0] => Equal8.IN17
y[0] => LessThan25.IN18
y[0] => LessThan26.IN18
y[0] => LessThan29.IN18
y[0] => LessThan31.IN18
y[0] => LessThan32.IN18
y[0] => LessThan35.IN18
y[1] => LessThan4.IN17
y[1] => LessThan5.IN19
y[1] => Equal1.IN16
y[1] => LessThan11.IN19
y[1] => LessThan12.IN19
y[1] => LessThan19.IN17
y[1] => LessThan20.IN19
y[1] => Equal8.IN16
y[1] => LessThan25.IN17
y[1] => LessThan26.IN17
y[1] => LessThan29.IN17
y[1] => LessThan31.IN17
y[1] => LessThan32.IN17
y[1] => LessThan35.IN17
y[2] => LessThan4.IN16
y[2] => LessThan5.IN18
y[2] => Equal1.IN15
y[2] => LessThan11.IN18
y[2] => LessThan12.IN18
y[2] => LessThan19.IN16
y[2] => LessThan20.IN18
y[2] => Equal8.IN15
y[2] => LessThan25.IN16
y[2] => LessThan26.IN16
y[2] => LessThan29.IN16
y[2] => LessThan31.IN16
y[2] => LessThan32.IN16
y[2] => LessThan35.IN16
y[3] => LessThan4.IN15
y[3] => LessThan5.IN17
y[3] => Equal1.IN14
y[3] => LessThan11.IN17
y[3] => LessThan12.IN17
y[3] => LessThan19.IN15
y[3] => LessThan20.IN17
y[3] => Equal8.IN14
y[3] => LessThan25.IN15
y[3] => LessThan26.IN15
y[3] => LessThan29.IN15
y[3] => LessThan31.IN15
y[3] => LessThan32.IN15
y[3] => LessThan35.IN15
y[4] => LessThan4.IN14
y[4] => LessThan5.IN16
y[4] => Equal1.IN13
y[4] => LessThan11.IN16
y[4] => LessThan12.IN16
y[4] => LessThan19.IN14
y[4] => LessThan20.IN16
y[4] => Equal8.IN13
y[4] => LessThan25.IN14
y[4] => LessThan26.IN14
y[4] => LessThan29.IN14
y[4] => LessThan31.IN14
y[4] => LessThan32.IN14
y[4] => LessThan35.IN14
y[5] => LessThan4.IN13
y[5] => LessThan5.IN15
y[5] => Equal1.IN12
y[5] => LessThan11.IN15
y[5] => LessThan12.IN15
y[5] => LessThan19.IN13
y[5] => LessThan20.IN15
y[5] => Equal8.IN12
y[5] => LessThan25.IN13
y[5] => LessThan26.IN13
y[5] => LessThan29.IN13
y[5] => LessThan31.IN13
y[5] => LessThan32.IN13
y[5] => LessThan35.IN13
y[6] => LessThan4.IN12
y[6] => LessThan5.IN14
y[6] => Equal1.IN11
y[6] => LessThan11.IN14
y[6] => LessThan12.IN14
y[6] => LessThan19.IN12
y[6] => LessThan20.IN14
y[6] => Equal8.IN11
y[6] => LessThan25.IN12
y[6] => LessThan26.IN12
y[6] => LessThan29.IN12
y[6] => LessThan31.IN12
y[6] => LessThan32.IN12
y[6] => LessThan35.IN12
y[7] => LessThan4.IN11
y[7] => LessThan5.IN13
y[7] => Equal1.IN10
y[7] => LessThan11.IN13
y[7] => LessThan12.IN13
y[7] => LessThan19.IN11
y[7] => LessThan20.IN13
y[7] => Equal8.IN10
y[7] => LessThan25.IN11
y[7] => LessThan26.IN11
y[7] => LessThan29.IN11
y[7] => LessThan31.IN11
y[7] => LessThan32.IN11
y[7] => LessThan35.IN11
y[8] => LessThan4.IN10
y[8] => LessThan5.IN12
y[8] => Equal1.IN9
y[8] => LessThan11.IN12
y[8] => LessThan12.IN12
y[8] => LessThan19.IN10
y[8] => LessThan20.IN12
y[8] => Equal8.IN9
y[8] => LessThan25.IN10
y[8] => LessThan26.IN10
y[8] => LessThan29.IN10
y[8] => LessThan31.IN10
y[8] => LessThan32.IN10
y[8] => LessThan35.IN10
player_screen[0] <= player_screen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_screen[1] <= player_screen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_plyrScrn <= <GND>
direction1[0] => Equal3.IN3
direction1[0] => Equal4.IN3
direction1[0] => Equal5.IN3
direction1[0] => Equal6.IN3
direction1[1] => Equal3.IN2
direction1[1] => Equal4.IN2
direction1[1] => Equal5.IN2
direction1[1] => Equal6.IN2
direction2[0] => Equal10.IN3
direction2[0] => Equal11.IN3
direction2[0] => Equal12.IN3
direction2[0] => Equal13.IN3
direction2[1] => Equal10.IN2
direction2[1] => Equal11.IN2
direction2[1] => Equal12.IN2
direction2[1] => Equal13.IN2
first_screen_out[0] <= first_screen_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[1] <= first_screen_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[2] <= first_screen_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[3] <= first_screen_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[4] <= first_screen_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[5] <= first_screen_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[6] <= first_screen_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[7] <= first_screen_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[8] <= first_screen_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[9] <= first_screen_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[10] <= first_screen_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_screen_out[11] <= first_screen_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction_bullet1[0] => Equal14.IN3
direction_bullet1[0] => Equal15.IN3
direction_bullet1[0] => Equal16.IN3
direction_bullet1[0] => Equal17.IN3
direction_bullet1[1] => Equal14.IN2
direction_bullet1[1] => Equal15.IN2
direction_bullet1[1] => Equal16.IN2
direction_bullet1[1] => Equal17.IN2
direction_bullet2[0] => Equal18.IN3
direction_bullet2[0] => Equal19.IN3
direction_bullet2[0] => Equal20.IN3
direction_bullet2[0] => Equal21.IN3
direction_bullet2[1] => Equal18.IN2
direction_bullet2[1] => Equal19.IN2
direction_bullet2[1] => Equal20.IN2
direction_bullet2[1] => Equal21.IN2
red_explosion_ack => LessThan9.IN2
green_explosion_ack => LessThan24.IN2
explosion_flag <= explosion_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_bullet_act => bullet_up_addr.OUTPUTSELECT
red_bullet_act => bullet_up_addr.OUTPUTSELECT
red_bullet_act => bullet_up_addr.OUTPUTSELECT
red_bullet_act => bullet_up_addr.OUTPUTSELECT
red_bullet_act => bullet_up_addr.OUTPUTSELECT
red_bullet_act => bullet_up_addr.OUTPUTSELECT
red_bullet_act => bullet_up_addr.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => first_screen_out.OUTPUTSELECT
red_bullet_act => bullet_left_addr.OUTPUTSELECT
red_bullet_act => bullet_left_addr.OUTPUTSELECT
red_bullet_act => bullet_left_addr.OUTPUTSELECT
red_bullet_act => bullet_left_addr.OUTPUTSELECT
red_bullet_act => bullet_left_addr.OUTPUTSELECT
red_bullet_act => bullet_left_addr.OUTPUTSELECT
red_bullet_act => bullet_left_addr.OUTPUTSELECT
green_bullet_act => greenbullet_down_addr.OUTPUTSELECT
green_bullet_act => greenbullet_down_addr.OUTPUTSELECT
green_bullet_act => greenbullet_down_addr.OUTPUTSELECT
green_bullet_act => greenbullet_down_addr.OUTPUTSELECT
green_bullet_act => greenbullet_down_addr.OUTPUTSELECT
green_bullet_act => greenbullet_down_addr.OUTPUTSELECT
green_bullet_act => greenbullet_down_addr.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => first_screen_out.OUTPUTSELECT
green_bullet_act => bullet_right_addr.OUTPUTSELECT
green_bullet_act => bullet_right_addr.OUTPUTSELECT
green_bullet_act => bullet_right_addr.OUTPUTSELECT
green_bullet_act => bullet_right_addr.OUTPUTSELECT
green_bullet_act => bullet_right_addr.OUTPUTSELECT
green_bullet_act => bullet_right_addr.OUTPUTSELECT
green_bullet_act => bullet_right_addr.OUTPUTSELECT
des_bullet1 <= des_bullet1~reg0.DB_MAX_OUTPUT_PORT_TYPE
des_bullet2 <= des_bullet2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|controller:comb_29|reduptank:comb_2658
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|reduptank:comb_2658|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pq61:auto_generated.address_a[0]
address_a[1] => altsyncram_pq61:auto_generated.address_a[1]
address_a[2] => altsyncram_pq61:auto_generated.address_a[2]
address_a[3] => altsyncram_pq61:auto_generated.address_a[3]
address_a[4] => altsyncram_pq61:auto_generated.address_a[4]
address_a[5] => altsyncram_pq61:auto_generated.address_a[5]
address_a[6] => altsyncram_pq61:auto_generated.address_a[6]
address_a[7] => altsyncram_pq61:auto_generated.address_a[7]
address_a[8] => altsyncram_pq61:auto_generated.address_a[8]
address_a[9] => altsyncram_pq61:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pq61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pq61:auto_generated.q_a[0]
q_a[1] <= altsyncram_pq61:auto_generated.q_a[1]
q_a[2] <= altsyncram_pq61:auto_generated.q_a[2]
q_a[3] <= altsyncram_pq61:auto_generated.q_a[3]
q_a[4] <= altsyncram_pq61:auto_generated.q_a[4]
q_a[5] <= altsyncram_pq61:auto_generated.q_a[5]
q_a[6] <= altsyncram_pq61:auto_generated.q_a[6]
q_a[7] <= altsyncram_pq61:auto_generated.q_a[7]
q_a[8] <= altsyncram_pq61:auto_generated.q_a[8]
q_a[9] <= altsyncram_pq61:auto_generated.q_a[9]
q_a[10] <= altsyncram_pq61:auto_generated.q_a[10]
q_a[11] <= altsyncram_pq61:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|reduptank:comb_2658|altsyncram:altsyncram_component|altsyncram_pq61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|redtankleft:comb_2659
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|redtankleft:comb_2659|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v071:auto_generated.address_a[0]
address_a[1] => altsyncram_v071:auto_generated.address_a[1]
address_a[2] => altsyncram_v071:auto_generated.address_a[2]
address_a[3] => altsyncram_v071:auto_generated.address_a[3]
address_a[4] => altsyncram_v071:auto_generated.address_a[4]
address_a[5] => altsyncram_v071:auto_generated.address_a[5]
address_a[6] => altsyncram_v071:auto_generated.address_a[6]
address_a[7] => altsyncram_v071:auto_generated.address_a[7]
address_a[8] => altsyncram_v071:auto_generated.address_a[8]
address_a[9] => altsyncram_v071:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v071:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v071:auto_generated.q_a[0]
q_a[1] <= altsyncram_v071:auto_generated.q_a[1]
q_a[2] <= altsyncram_v071:auto_generated.q_a[2]
q_a[3] <= altsyncram_v071:auto_generated.q_a[3]
q_a[4] <= altsyncram_v071:auto_generated.q_a[4]
q_a[5] <= altsyncram_v071:auto_generated.q_a[5]
q_a[6] <= altsyncram_v071:auto_generated.q_a[6]
q_a[7] <= altsyncram_v071:auto_generated.q_a[7]
q_a[8] <= altsyncram_v071:auto_generated.q_a[8]
q_a[9] <= altsyncram_v071:auto_generated.q_a[9]
q_a[10] <= altsyncram_v071:auto_generated.q_a[10]
q_a[11] <= altsyncram_v071:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|redtankleft:comb_2659|altsyncram:altsyncram_component|altsyncram_v071:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|explosion:e1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|explosion:e1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hq61:auto_generated.address_a[0]
address_a[1] => altsyncram_hq61:auto_generated.address_a[1]
address_a[2] => altsyncram_hq61:auto_generated.address_a[2]
address_a[3] => altsyncram_hq61:auto_generated.address_a[3]
address_a[4] => altsyncram_hq61:auto_generated.address_a[4]
address_a[5] => altsyncram_hq61:auto_generated.address_a[5]
address_a[6] => altsyncram_hq61:auto_generated.address_a[6]
address_a[7] => altsyncram_hq61:auto_generated.address_a[7]
address_a[8] => altsyncram_hq61:auto_generated.address_a[8]
address_a[9] => altsyncram_hq61:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hq61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hq61:auto_generated.q_a[0]
q_a[1] <= altsyncram_hq61:auto_generated.q_a[1]
q_a[2] <= altsyncram_hq61:auto_generated.q_a[2]
q_a[3] <= altsyncram_hq61:auto_generated.q_a[3]
q_a[4] <= altsyncram_hq61:auto_generated.q_a[4]
q_a[5] <= altsyncram_hq61:auto_generated.q_a[5]
q_a[6] <= altsyncram_hq61:auto_generated.q_a[6]
q_a[7] <= altsyncram_hq61:auto_generated.q_a[7]
q_a[8] <= altsyncram_hq61:auto_generated.q_a[8]
q_a[9] <= altsyncram_hq61:auto_generated.q_a[9]
q_a[10] <= altsyncram_hq61:auto_generated.q_a[10]
q_a[11] <= altsyncram_hq61:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|explosion:e1|altsyncram:altsyncram_component|altsyncram_hq61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|explosion:e2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|explosion:e2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hq61:auto_generated.address_a[0]
address_a[1] => altsyncram_hq61:auto_generated.address_a[1]
address_a[2] => altsyncram_hq61:auto_generated.address_a[2]
address_a[3] => altsyncram_hq61:auto_generated.address_a[3]
address_a[4] => altsyncram_hq61:auto_generated.address_a[4]
address_a[5] => altsyncram_hq61:auto_generated.address_a[5]
address_a[6] => altsyncram_hq61:auto_generated.address_a[6]
address_a[7] => altsyncram_hq61:auto_generated.address_a[7]
address_a[8] => altsyncram_hq61:auto_generated.address_a[8]
address_a[9] => altsyncram_hq61:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hq61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hq61:auto_generated.q_a[0]
q_a[1] <= altsyncram_hq61:auto_generated.q_a[1]
q_a[2] <= altsyncram_hq61:auto_generated.q_a[2]
q_a[3] <= altsyncram_hq61:auto_generated.q_a[3]
q_a[4] <= altsyncram_hq61:auto_generated.q_a[4]
q_a[5] <= altsyncram_hq61:auto_generated.q_a[5]
q_a[6] <= altsyncram_hq61:auto_generated.q_a[6]
q_a[7] <= altsyncram_hq61:auto_generated.q_a[7]
q_a[8] <= altsyncram_hq61:auto_generated.q_a[8]
q_a[9] <= altsyncram_hq61:auto_generated.q_a[9]
q_a[10] <= altsyncram_hq61:auto_generated.q_a[10]
q_a[11] <= altsyncram_hq61:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|explosion:e2|altsyncram:altsyncram_component|altsyncram_hq61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|greentankup:comb_2660
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|greentankup:comb_2660|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bs61:auto_generated.address_a[0]
address_a[1] => altsyncram_bs61:auto_generated.address_a[1]
address_a[2] => altsyncram_bs61:auto_generated.address_a[2]
address_a[3] => altsyncram_bs61:auto_generated.address_a[3]
address_a[4] => altsyncram_bs61:auto_generated.address_a[4]
address_a[5] => altsyncram_bs61:auto_generated.address_a[5]
address_a[6] => altsyncram_bs61:auto_generated.address_a[6]
address_a[7] => altsyncram_bs61:auto_generated.address_a[7]
address_a[8] => altsyncram_bs61:auto_generated.address_a[8]
address_a[9] => altsyncram_bs61:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bs61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bs61:auto_generated.q_a[0]
q_a[1] <= altsyncram_bs61:auto_generated.q_a[1]
q_a[2] <= altsyncram_bs61:auto_generated.q_a[2]
q_a[3] <= altsyncram_bs61:auto_generated.q_a[3]
q_a[4] <= altsyncram_bs61:auto_generated.q_a[4]
q_a[5] <= altsyncram_bs61:auto_generated.q_a[5]
q_a[6] <= altsyncram_bs61:auto_generated.q_a[6]
q_a[7] <= altsyncram_bs61:auto_generated.q_a[7]
q_a[8] <= altsyncram_bs61:auto_generated.q_a[8]
q_a[9] <= altsyncram_bs61:auto_generated.q_a[9]
q_a[10] <= altsyncram_bs61:auto_generated.q_a[10]
q_a[11] <= altsyncram_bs61:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|greentankup:comb_2660|altsyncram:altsyncram_component|altsyncram_bs61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|greentankleft:comb_2661
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|greentankleft:comb_2661|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h271:auto_generated.address_a[0]
address_a[1] => altsyncram_h271:auto_generated.address_a[1]
address_a[2] => altsyncram_h271:auto_generated.address_a[2]
address_a[3] => altsyncram_h271:auto_generated.address_a[3]
address_a[4] => altsyncram_h271:auto_generated.address_a[4]
address_a[5] => altsyncram_h271:auto_generated.address_a[5]
address_a[6] => altsyncram_h271:auto_generated.address_a[6]
address_a[7] => altsyncram_h271:auto_generated.address_a[7]
address_a[8] => altsyncram_h271:auto_generated.address_a[8]
address_a[9] => altsyncram_h271:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h271:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h271:auto_generated.q_a[0]
q_a[1] <= altsyncram_h271:auto_generated.q_a[1]
q_a[2] <= altsyncram_h271:auto_generated.q_a[2]
q_a[3] <= altsyncram_h271:auto_generated.q_a[3]
q_a[4] <= altsyncram_h271:auto_generated.q_a[4]
q_a[5] <= altsyncram_h271:auto_generated.q_a[5]
q_a[6] <= altsyncram_h271:auto_generated.q_a[6]
q_a[7] <= altsyncram_h271:auto_generated.q_a[7]
q_a[8] <= altsyncram_h271:auto_generated.q_a[8]
q_a[9] <= altsyncram_h271:auto_generated.q_a[9]
q_a[10] <= altsyncram_h271:auto_generated.q_a[10]
q_a[11] <= altsyncram_h271:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|greentankleft:comb_2661|altsyncram:altsyncram_component|altsyncram_h271:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|bulletup:b1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|bulletup:b1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kq61:auto_generated.address_a[0]
address_a[1] => altsyncram_kq61:auto_generated.address_a[1]
address_a[2] => altsyncram_kq61:auto_generated.address_a[2]
address_a[3] => altsyncram_kq61:auto_generated.address_a[3]
address_a[4] => altsyncram_kq61:auto_generated.address_a[4]
address_a[5] => altsyncram_kq61:auto_generated.address_a[5]
address_a[6] => altsyncram_kq61:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kq61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kq61:auto_generated.q_a[0]
q_a[1] <= altsyncram_kq61:auto_generated.q_a[1]
q_a[2] <= altsyncram_kq61:auto_generated.q_a[2]
q_a[3] <= altsyncram_kq61:auto_generated.q_a[3]
q_a[4] <= altsyncram_kq61:auto_generated.q_a[4]
q_a[5] <= altsyncram_kq61:auto_generated.q_a[5]
q_a[6] <= altsyncram_kq61:auto_generated.q_a[6]
q_a[7] <= altsyncram_kq61:auto_generated.q_a[7]
q_a[8] <= altsyncram_kq61:auto_generated.q_a[8]
q_a[9] <= altsyncram_kq61:auto_generated.q_a[9]
q_a[10] <= altsyncram_kq61:auto_generated.q_a[10]
q_a[11] <= altsyncram_kq61:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|bulletup:b1|altsyncram:altsyncram_component|altsyncram_kq61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|bulletleft:b3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|bulletleft:b3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9171:auto_generated.address_a[0]
address_a[1] => altsyncram_9171:auto_generated.address_a[1]
address_a[2] => altsyncram_9171:auto_generated.address_a[2]
address_a[3] => altsyncram_9171:auto_generated.address_a[3]
address_a[4] => altsyncram_9171:auto_generated.address_a[4]
address_a[5] => altsyncram_9171:auto_generated.address_a[5]
address_a[6] => altsyncram_9171:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9171:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9171:auto_generated.q_a[0]
q_a[1] <= altsyncram_9171:auto_generated.q_a[1]
q_a[2] <= altsyncram_9171:auto_generated.q_a[2]
q_a[3] <= altsyncram_9171:auto_generated.q_a[3]
q_a[4] <= altsyncram_9171:auto_generated.q_a[4]
q_a[5] <= altsyncram_9171:auto_generated.q_a[5]
q_a[6] <= altsyncram_9171:auto_generated.q_a[6]
q_a[7] <= altsyncram_9171:auto_generated.q_a[7]
q_a[8] <= altsyncram_9171:auto_generated.q_a[8]
q_a[9] <= altsyncram_9171:auto_generated.q_a[9]
q_a[10] <= altsyncram_9171:auto_generated.q_a[10]
q_a[11] <= altsyncram_9171:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|bulletleft:b3|altsyncram:altsyncram_component|altsyncram_9171:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|bulletup:b2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|bulletup:b2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kq61:auto_generated.address_a[0]
address_a[1] => altsyncram_kq61:auto_generated.address_a[1]
address_a[2] => altsyncram_kq61:auto_generated.address_a[2]
address_a[3] => altsyncram_kq61:auto_generated.address_a[3]
address_a[4] => altsyncram_kq61:auto_generated.address_a[4]
address_a[5] => altsyncram_kq61:auto_generated.address_a[5]
address_a[6] => altsyncram_kq61:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kq61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kq61:auto_generated.q_a[0]
q_a[1] <= altsyncram_kq61:auto_generated.q_a[1]
q_a[2] <= altsyncram_kq61:auto_generated.q_a[2]
q_a[3] <= altsyncram_kq61:auto_generated.q_a[3]
q_a[4] <= altsyncram_kq61:auto_generated.q_a[4]
q_a[5] <= altsyncram_kq61:auto_generated.q_a[5]
q_a[6] <= altsyncram_kq61:auto_generated.q_a[6]
q_a[7] <= altsyncram_kq61:auto_generated.q_a[7]
q_a[8] <= altsyncram_kq61:auto_generated.q_a[8]
q_a[9] <= altsyncram_kq61:auto_generated.q_a[9]
q_a[10] <= altsyncram_kq61:auto_generated.q_a[10]
q_a[11] <= altsyncram_kq61:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|bulletup:b2|altsyncram:altsyncram_component|altsyncram_kq61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|controller:comb_29|bulletleft:b4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|project|controller:comb_29|bulletleft:b4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9171:auto_generated.address_a[0]
address_a[1] => altsyncram_9171:auto_generated.address_a[1]
address_a[2] => altsyncram_9171:auto_generated.address_a[2]
address_a[3] => altsyncram_9171:auto_generated.address_a[3]
address_a[4] => altsyncram_9171:auto_generated.address_a[4]
address_a[5] => altsyncram_9171:auto_generated.address_a[5]
address_a[6] => altsyncram_9171:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9171:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9171:auto_generated.q_a[0]
q_a[1] <= altsyncram_9171:auto_generated.q_a[1]
q_a[2] <= altsyncram_9171:auto_generated.q_a[2]
q_a[3] <= altsyncram_9171:auto_generated.q_a[3]
q_a[4] <= altsyncram_9171:auto_generated.q_a[4]
q_a[5] <= altsyncram_9171:auto_generated.q_a[5]
q_a[6] <= altsyncram_9171:auto_generated.q_a[6]
q_a[7] <= altsyncram_9171:auto_generated.q_a[7]
q_a[8] <= altsyncram_9171:auto_generated.q_a[8]
q_a[9] <= altsyncram_9171:auto_generated.q_a[9]
q_a[10] <= altsyncram_9171:auto_generated.q_a[10]
q_a[11] <= altsyncram_9171:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|controller:comb_29|bulletleft:b4|altsyncram:altsyncram_component|altsyncram_9171:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|project|tank:tank1
clk25 => red_stop.CLK
clk25 => red_explosion_ack~reg0.CLK
clk25 => x_tank[0]~reg0.CLK
clk25 => x_tank[1]~reg0.CLK
clk25 => x_tank[2]~reg0.CLK
clk25 => x_tank[3]~reg0.CLK
clk25 => x_tank[4]~reg0.CLK
clk25 => x_tank[5]~reg0.CLK
clk25 => x_tank[6]~reg0.CLK
clk25 => x_tank[7]~reg0.CLK
clk25 => x_tank[8]~reg0.CLK
clk25 => x_tank[9]~reg0.CLK
clk25 => y_tank[0]~reg0.CLK
clk25 => y_tank[1]~reg0.CLK
clk25 => y_tank[2]~reg0.CLK
clk25 => y_tank[3]~reg0.CLK
clk25 => y_tank[4]~reg0.CLK
clk25 => y_tank[5]~reg0.CLK
clk25 => y_tank[6]~reg0.CLK
clk25 => y_tank[7]~reg0.CLK
clk25 => y_tank[8]~reg0.CLK
clk25 => direction[0]~reg0.CLK
clk25 => direction[1]~reg0.CLK
clk25 => flag.CLK
clk25 => flag_count[0].CLK
clk25 => flag_count[1].CLK
clk25 => flag_count[2].CLK
clk25 => flag_count[3].CLK
clk25 => flag_count[4].CLK
clk25 => flag_count[5].CLK
clk25 => flag_count[6].CLK
clk25 => flag_count[7].CLK
clk25 => flag_count[8].CLK
clk25 => flag_count[9].CLK
clk25 => flag_count[10].CLK
clk25 => flag_count[11].CLK
clk25 => flag_count[12].CLK
clk25 => flag_count[13].CLK
clk25 => flag_count[14].CLK
clk25 => flag_count[15].CLK
clk25 => flag_count[16].CLK
clk25 => flag_count[17].CLK
clk25 => flag_count[18].CLK
clk25 => flag_count[19].CLK
clk25 => flag_count[20].CLK
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => red_explosion_ack~reg0.ENA
reset => red_stop.ENA
xpos[0] => x_tank.DATAB
xpos[0] => x_tank.DATAB
xpos[1] => x_tank.DATAB
xpos[1] => x_tank.DATAB
xpos[2] => x_tank.DATAB
xpos[2] => x_tank.DATAB
xpos[3] => x_tank.DATAB
xpos[3] => x_tank.DATAB
xpos[4] => x_tank.DATAB
xpos[4] => x_tank.DATAB
xpos[5] => x_tank.DATAB
xpos[5] => x_tank.DATAB
xpos[6] => x_tank.DATAB
xpos[6] => x_tank.DATAB
xpos[7] => x_tank.DATAB
xpos[7] => x_tank.DATAB
xpos[8] => x_tank.DATAB
xpos[8] => x_tank.DATAB
xpos[9] => x_tank.DATAB
xpos[9] => x_tank.DATAB
ypos[0] => y_tank.DATAB
ypos[0] => y_tank.DATAB
ypos[1] => y_tank.DATAB
ypos[1] => y_tank.DATAB
ypos[2] => y_tank.DATAB
ypos[2] => y_tank.DATAB
ypos[3] => y_tank.DATAB
ypos[3] => y_tank.DATAB
ypos[4] => y_tank.DATAB
ypos[4] => y_tank.DATAB
ypos[5] => y_tank.DATAB
ypos[5] => y_tank.DATAB
ypos[6] => y_tank.DATAB
ypos[6] => y_tank.DATAB
ypos[7] => y_tank.DATAB
ypos[7] => y_tank.DATAB
ypos[8] => y_tank.DATAB
ypos[8] => y_tank.DATAB
player[0] => Equal1.IN9
player[0] => Equal2.IN9
player[0] => Equal3.IN9
player[0] => Equal4.IN9
player[1] => Equal1.IN8
player[1] => Equal2.IN8
player[1] => Equal3.IN8
player[1] => Equal4.IN8
player[2] => Equal1.IN7
player[2] => Equal2.IN7
player[2] => Equal3.IN7
player[2] => Equal4.IN7
player[3] => Equal1.IN6
player[3] => Equal2.IN6
player[3] => Equal3.IN6
player[3] => Equal4.IN6
player[4] => Equal1.IN5
player[4] => Equal2.IN5
player[4] => Equal3.IN5
player[4] => Equal4.IN5
x_tank[0] <= x_tank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[1] <= x_tank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[2] <= x_tank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[3] <= x_tank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[4] <= x_tank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[5] <= x_tank[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[6] <= x_tank[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[7] <= x_tank[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[8] <= x_tank[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[9] <= x_tank[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[0] <= y_tank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[1] <= y_tank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[2] <= y_tank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[3] <= y_tank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[4] <= y_tank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[5] <= y_tank[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[6] <= y_tank[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[7] <= y_tank[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[8] <= y_tank[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
explosion_flag => LessThan0.IN2
red_explosion_ack <= red_explosion_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|tank:tank2
clk25 => red_stop.CLK
clk25 => red_explosion_ack~reg0.CLK
clk25 => x_tank[0]~reg0.CLK
clk25 => x_tank[1]~reg0.CLK
clk25 => x_tank[2]~reg0.CLK
clk25 => x_tank[3]~reg0.CLK
clk25 => x_tank[4]~reg0.CLK
clk25 => x_tank[5]~reg0.CLK
clk25 => x_tank[6]~reg0.CLK
clk25 => x_tank[7]~reg0.CLK
clk25 => x_tank[8]~reg0.CLK
clk25 => x_tank[9]~reg0.CLK
clk25 => y_tank[0]~reg0.CLK
clk25 => y_tank[1]~reg0.CLK
clk25 => y_tank[2]~reg0.CLK
clk25 => y_tank[3]~reg0.CLK
clk25 => y_tank[4]~reg0.CLK
clk25 => y_tank[5]~reg0.CLK
clk25 => y_tank[6]~reg0.CLK
clk25 => y_tank[7]~reg0.CLK
clk25 => y_tank[8]~reg0.CLK
clk25 => direction[0]~reg0.CLK
clk25 => direction[1]~reg0.CLK
clk25 => flag.CLK
clk25 => flag_count[0].CLK
clk25 => flag_count[1].CLK
clk25 => flag_count[2].CLK
clk25 => flag_count[3].CLK
clk25 => flag_count[4].CLK
clk25 => flag_count[5].CLK
clk25 => flag_count[6].CLK
clk25 => flag_count[7].CLK
clk25 => flag_count[8].CLK
clk25 => flag_count[9].CLK
clk25 => flag_count[10].CLK
clk25 => flag_count[11].CLK
clk25 => flag_count[12].CLK
clk25 => flag_count[13].CLK
clk25 => flag_count[14].CLK
clk25 => flag_count[15].CLK
clk25 => flag_count[16].CLK
clk25 => flag_count[17].CLK
clk25 => flag_count[18].CLK
clk25 => flag_count[19].CLK
clk25 => flag_count[20].CLK
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag_count.OUTPUTSELECT
reset => flag.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => direction.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => y_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => x_tank.OUTPUTSELECT
reset => red_explosion_ack~reg0.ENA
reset => red_stop.ENA
xpos[0] => x_tank.DATAB
xpos[0] => x_tank.DATAB
xpos[1] => x_tank.DATAB
xpos[1] => x_tank.DATAB
xpos[2] => x_tank.DATAB
xpos[2] => x_tank.DATAB
xpos[3] => x_tank.DATAB
xpos[3] => x_tank.DATAB
xpos[4] => x_tank.DATAB
xpos[4] => x_tank.DATAB
xpos[5] => x_tank.DATAB
xpos[5] => x_tank.DATAB
xpos[6] => x_tank.DATAB
xpos[6] => x_tank.DATAB
xpos[7] => x_tank.DATAB
xpos[7] => x_tank.DATAB
xpos[8] => x_tank.DATAB
xpos[8] => x_tank.DATAB
xpos[9] => x_tank.DATAB
xpos[9] => x_tank.DATAB
ypos[0] => y_tank.DATAB
ypos[0] => y_tank.DATAB
ypos[1] => y_tank.DATAB
ypos[1] => y_tank.DATAB
ypos[2] => y_tank.DATAB
ypos[2] => y_tank.DATAB
ypos[3] => y_tank.DATAB
ypos[3] => y_tank.DATAB
ypos[4] => y_tank.DATAB
ypos[4] => y_tank.DATAB
ypos[5] => y_tank.DATAB
ypos[5] => y_tank.DATAB
ypos[6] => y_tank.DATAB
ypos[6] => y_tank.DATAB
ypos[7] => y_tank.DATAB
ypos[7] => y_tank.DATAB
ypos[8] => y_tank.DATAB
ypos[8] => y_tank.DATAB
player[0] => Equal1.IN9
player[0] => Equal2.IN9
player[0] => Equal3.IN9
player[0] => Equal4.IN9
player[1] => Equal1.IN8
player[1] => Equal2.IN8
player[1] => Equal3.IN8
player[1] => Equal4.IN8
player[2] => Equal1.IN7
player[2] => Equal2.IN7
player[2] => Equal3.IN7
player[2] => Equal4.IN7
player[3] => Equal1.IN6
player[3] => Equal2.IN6
player[3] => Equal3.IN6
player[3] => Equal4.IN6
player[4] => Equal1.IN5
player[4] => Equal2.IN5
player[4] => Equal3.IN5
player[4] => Equal4.IN5
x_tank[0] <= x_tank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[1] <= x_tank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[2] <= x_tank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[3] <= x_tank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[4] <= x_tank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[5] <= x_tank[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[6] <= x_tank[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[7] <= x_tank[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[8] <= x_tank[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[9] <= x_tank[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[0] <= y_tank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[1] <= y_tank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[2] <= y_tank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[3] <= y_tank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[4] <= y_tank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[5] <= y_tank[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[6] <= y_tank[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[7] <= y_tank[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_tank[8] <= y_tank[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[0] <= direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction[1] <= direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
explosion_flag => LessThan0.IN2
red_explosion_ack <= red_explosion_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|bullet:bullet1
clk25 => bullet_y[0]~reg0.CLK
clk25 => bullet_y[1]~reg0.CLK
clk25 => bullet_y[2]~reg0.CLK
clk25 => bullet_y[3]~reg0.CLK
clk25 => bullet_y[4]~reg0.CLK
clk25 => bullet_y[5]~reg0.CLK
clk25 => bullet_y[6]~reg0.CLK
clk25 => bullet_y[7]~reg0.CLK
clk25 => bullet_y[8]~reg0.CLK
clk25 => bullet_x[0]~reg0.CLK
clk25 => bullet_x[1]~reg0.CLK
clk25 => bullet_x[2]~reg0.CLK
clk25 => bullet_x[3]~reg0.CLK
clk25 => bullet_x[4]~reg0.CLK
clk25 => bullet_x[5]~reg0.CLK
clk25 => bullet_x[6]~reg0.CLK
clk25 => bullet_x[7]~reg0.CLK
clk25 => bullet_x[8]~reg0.CLK
clk25 => bullet_x[9]~reg0.CLK
clk25 => bullet_act~reg0.CLK
clk25 => bullet_flag.CLK
clk25 => bullet_count[0].CLK
clk25 => bullet_count[1].CLK
clk25 => bullet_count[2].CLK
clk25 => bullet_count[3].CLK
clk25 => bullet_count[4].CLK
clk25 => bullet_count[5].CLK
clk25 => bullet_count[6].CLK
clk25 => bullet_count[7].CLK
clk25 => bullet_count[8].CLK
clk25 => bullet_count[9].CLK
clk25 => bullet_count[10].CLK
clk25 => bullet_count[11].CLK
clk25 => bullet_count[12].CLK
clk25 => bullet_count[13].CLK
clk25 => bullet_count[14].CLK
clk25 => bullet_count[15].CLK
clk25 => bullet_count[16].CLK
clk25 => bullet_count[17].CLK
clk25 => bullet_count[18].CLK
clk25 => bullet_count[19].CLK
clk25 => bullet_count[20].CLK
clk25 => direction_bullet[0]~reg0.CLK
clk25 => direction_bullet[1]~reg0.CLK
resetn => bullet_act.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => direction_bullet.OUTPUTSELECT
resetn => direction_bullet.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_flag.OUTPUTSELECT
player[0] => ~NO_FANOUT~
player[1] => ~NO_FANOUT~
player[2] => ~NO_FANOUT~
player[3] => ~NO_FANOUT~
player[4] => always0.IN1
player[4] => bullet_act.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
direction[0] => Equal0.IN3
direction[0] => Equal1.IN3
direction[0] => Equal2.IN3
direction[0] => Equal3.IN3
direction[1] => Equal0.IN2
direction[1] => Equal1.IN2
direction[1] => Equal2.IN2
direction[1] => Equal3.IN2
direction_bullet[0] <= direction_bullet[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction_bullet[1] <= direction_bullet[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[0] <= bullet_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[1] <= bullet_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[2] <= bullet_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[3] <= bullet_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[4] <= bullet_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[5] <= bullet_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[6] <= bullet_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[7] <= bullet_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[8] <= bullet_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[9] <= bullet_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[0] <= bullet_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[1] <= bullet_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[2] <= bullet_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[3] <= bullet_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[4] <= bullet_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[5] <= bullet_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[6] <= bullet_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[7] <= bullet_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[8] <= bullet_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[0] => Add1.IN20
x_tank[1] => Add1.IN19
x_tank[2] => Add1.IN18
x_tank[3] => Add1.IN17
x_tank[4] => Add1.IN16
x_tank[5] => Add1.IN15
x_tank[6] => Add1.IN14
x_tank[7] => Add1.IN13
x_tank[8] => Add1.IN12
x_tank[9] => Add1.IN11
y_tank[0] => Add2.IN18
y_tank[1] => Add2.IN17
y_tank[2] => Add2.IN16
y_tank[3] => Add2.IN15
y_tank[4] => Add2.IN14
y_tank[5] => Add2.IN13
y_tank[6] => Add2.IN12
y_tank[7] => Add2.IN11
y_tank[8] => Add2.IN10
explosion_flag => LessThan0.IN2
bullet_act <= bullet_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
des_bullet => bullet_act.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT


|project|bullet:bullet2
clk25 => bullet_y[0]~reg0.CLK
clk25 => bullet_y[1]~reg0.CLK
clk25 => bullet_y[2]~reg0.CLK
clk25 => bullet_y[3]~reg0.CLK
clk25 => bullet_y[4]~reg0.CLK
clk25 => bullet_y[5]~reg0.CLK
clk25 => bullet_y[6]~reg0.CLK
clk25 => bullet_y[7]~reg0.CLK
clk25 => bullet_y[8]~reg0.CLK
clk25 => bullet_x[0]~reg0.CLK
clk25 => bullet_x[1]~reg0.CLK
clk25 => bullet_x[2]~reg0.CLK
clk25 => bullet_x[3]~reg0.CLK
clk25 => bullet_x[4]~reg0.CLK
clk25 => bullet_x[5]~reg0.CLK
clk25 => bullet_x[6]~reg0.CLK
clk25 => bullet_x[7]~reg0.CLK
clk25 => bullet_x[8]~reg0.CLK
clk25 => bullet_x[9]~reg0.CLK
clk25 => bullet_act~reg0.CLK
clk25 => bullet_flag.CLK
clk25 => bullet_count[0].CLK
clk25 => bullet_count[1].CLK
clk25 => bullet_count[2].CLK
clk25 => bullet_count[3].CLK
clk25 => bullet_count[4].CLK
clk25 => bullet_count[5].CLK
clk25 => bullet_count[6].CLK
clk25 => bullet_count[7].CLK
clk25 => bullet_count[8].CLK
clk25 => bullet_count[9].CLK
clk25 => bullet_count[10].CLK
clk25 => bullet_count[11].CLK
clk25 => bullet_count[12].CLK
clk25 => bullet_count[13].CLK
clk25 => bullet_count[14].CLK
clk25 => bullet_count[15].CLK
clk25 => bullet_count[16].CLK
clk25 => bullet_count[17].CLK
clk25 => bullet_count[18].CLK
clk25 => bullet_count[19].CLK
clk25 => bullet_count[20].CLK
clk25 => direction_bullet[0]~reg0.CLK
clk25 => direction_bullet[1]~reg0.CLK
resetn => bullet_act.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_x.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => bullet_y.OUTPUTSELECT
resetn => direction_bullet.OUTPUTSELECT
resetn => direction_bullet.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_count.OUTPUTSELECT
resetn => bullet_flag.OUTPUTSELECT
player[0] => ~NO_FANOUT~
player[1] => ~NO_FANOUT~
player[2] => ~NO_FANOUT~
player[3] => ~NO_FANOUT~
player[4] => always0.IN1
player[4] => bullet_act.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_x.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
player[4] => bullet_y.OUTPUTSELECT
direction[0] => Equal0.IN3
direction[0] => Equal1.IN3
direction[0] => Equal2.IN3
direction[0] => Equal3.IN3
direction[1] => Equal0.IN2
direction[1] => Equal1.IN2
direction[1] => Equal2.IN2
direction[1] => Equal3.IN2
direction_bullet[0] <= direction_bullet[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
direction_bullet[1] <= direction_bullet[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[0] <= bullet_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[1] <= bullet_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[2] <= bullet_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[3] <= bullet_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[4] <= bullet_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[5] <= bullet_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[6] <= bullet_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[7] <= bullet_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[8] <= bullet_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_x[9] <= bullet_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[0] <= bullet_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[1] <= bullet_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[2] <= bullet_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[3] <= bullet_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[4] <= bullet_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[5] <= bullet_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[6] <= bullet_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[7] <= bullet_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bullet_y[8] <= bullet_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_tank[0] => Add1.IN20
x_tank[1] => Add1.IN19
x_tank[2] => Add1.IN18
x_tank[3] => Add1.IN17
x_tank[4] => Add1.IN16
x_tank[5] => Add1.IN15
x_tank[6] => Add1.IN14
x_tank[7] => Add1.IN13
x_tank[8] => Add1.IN12
x_tank[9] => Add1.IN11
y_tank[0] => Add2.IN18
y_tank[1] => Add2.IN17
y_tank[2] => Add2.IN16
y_tank[3] => Add2.IN15
y_tank[4] => Add2.IN14
y_tank[5] => Add2.IN13
y_tank[6] => Add2.IN12
y_tank[7] => Add2.IN11
y_tank[8] => Add2.IN10
explosion_flag => LessThan0.IN2
bullet_act <= bullet_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
des_bullet => bullet_act.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_x.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT
des_bullet => bullet_y.OUTPUTSELECT


