
health_care.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006460  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000858  08006610  08006610  00007610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e68  08006e68  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e68  08006e68  00007e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e70  08006e70  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e70  08006e70  00007e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e74  08006e74  00007e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006e78  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008060  2**0
                  CONTENTS
 10 .bss          00000318  20000060  20000060  00008060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000378  20000378  00008060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010fd1  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002680  00000000  00000000  00019061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe0  00000000  00000000  0001b6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c89  00000000  00000000  0001c6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000248b7  00000000  00000000  0001d351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000123fa  00000000  00000000  00041c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd40f  00000000  00000000  00054002  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00131411  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048c4  00000000  00000000  00131454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000049  00000000  00000000  00135d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080065f8 	.word	0x080065f8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	080065f8 	.word	0x080065f8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_uldivmod>:
 8000618:	b953      	cbnz	r3, 8000630 <__aeabi_uldivmod+0x18>
 800061a:	b94a      	cbnz	r2, 8000630 <__aeabi_uldivmod+0x18>
 800061c:	2900      	cmp	r1, #0
 800061e:	bf08      	it	eq
 8000620:	2800      	cmpeq	r0, #0
 8000622:	bf1c      	itt	ne
 8000624:	f04f 31ff 	movne.w	r1, #4294967295
 8000628:	f04f 30ff 	movne.w	r0, #4294967295
 800062c:	f000 b988 	b.w	8000940 <__aeabi_idiv0>
 8000630:	f1ad 0c08 	sub.w	ip, sp, #8
 8000634:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000638:	f000 f806 	bl	8000648 <__udivmoddi4>
 800063c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000640:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000644:	b004      	add	sp, #16
 8000646:	4770      	bx	lr

08000648 <__udivmoddi4>:
 8000648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800064c:	9d08      	ldr	r5, [sp, #32]
 800064e:	468e      	mov	lr, r1
 8000650:	4604      	mov	r4, r0
 8000652:	4688      	mov	r8, r1
 8000654:	2b00      	cmp	r3, #0
 8000656:	d14a      	bne.n	80006ee <__udivmoddi4+0xa6>
 8000658:	428a      	cmp	r2, r1
 800065a:	4617      	mov	r7, r2
 800065c:	d962      	bls.n	8000724 <__udivmoddi4+0xdc>
 800065e:	fab2 f682 	clz	r6, r2
 8000662:	b14e      	cbz	r6, 8000678 <__udivmoddi4+0x30>
 8000664:	f1c6 0320 	rsb	r3, r6, #32
 8000668:	fa01 f806 	lsl.w	r8, r1, r6
 800066c:	fa20 f303 	lsr.w	r3, r0, r3
 8000670:	40b7      	lsls	r7, r6
 8000672:	ea43 0808 	orr.w	r8, r3, r8
 8000676:	40b4      	lsls	r4, r6
 8000678:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800067c:	fa1f fc87 	uxth.w	ip, r7
 8000680:	fbb8 f1fe 	udiv	r1, r8, lr
 8000684:	0c23      	lsrs	r3, r4, #16
 8000686:	fb0e 8811 	mls	r8, lr, r1, r8
 800068a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800068e:	fb01 f20c 	mul.w	r2, r1, ip
 8000692:	429a      	cmp	r2, r3
 8000694:	d909      	bls.n	80006aa <__udivmoddi4+0x62>
 8000696:	18fb      	adds	r3, r7, r3
 8000698:	f101 30ff 	add.w	r0, r1, #4294967295
 800069c:	f080 80ea 	bcs.w	8000874 <__udivmoddi4+0x22c>
 80006a0:	429a      	cmp	r2, r3
 80006a2:	f240 80e7 	bls.w	8000874 <__udivmoddi4+0x22c>
 80006a6:	3902      	subs	r1, #2
 80006a8:	443b      	add	r3, r7
 80006aa:	1a9a      	subs	r2, r3, r2
 80006ac:	b2a3      	uxth	r3, r4
 80006ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80006b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80006be:	459c      	cmp	ip, r3
 80006c0:	d909      	bls.n	80006d6 <__udivmoddi4+0x8e>
 80006c2:	18fb      	adds	r3, r7, r3
 80006c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006c8:	f080 80d6 	bcs.w	8000878 <__udivmoddi4+0x230>
 80006cc:	459c      	cmp	ip, r3
 80006ce:	f240 80d3 	bls.w	8000878 <__udivmoddi4+0x230>
 80006d2:	443b      	add	r3, r7
 80006d4:	3802      	subs	r0, #2
 80006d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006da:	eba3 030c 	sub.w	r3, r3, ip
 80006de:	2100      	movs	r1, #0
 80006e0:	b11d      	cbz	r5, 80006ea <__udivmoddi4+0xa2>
 80006e2:	40f3      	lsrs	r3, r6
 80006e4:	2200      	movs	r2, #0
 80006e6:	e9c5 3200 	strd	r3, r2, [r5]
 80006ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ee:	428b      	cmp	r3, r1
 80006f0:	d905      	bls.n	80006fe <__udivmoddi4+0xb6>
 80006f2:	b10d      	cbz	r5, 80006f8 <__udivmoddi4+0xb0>
 80006f4:	e9c5 0100 	strd	r0, r1, [r5]
 80006f8:	2100      	movs	r1, #0
 80006fa:	4608      	mov	r0, r1
 80006fc:	e7f5      	b.n	80006ea <__udivmoddi4+0xa2>
 80006fe:	fab3 f183 	clz	r1, r3
 8000702:	2900      	cmp	r1, #0
 8000704:	d146      	bne.n	8000794 <__udivmoddi4+0x14c>
 8000706:	4573      	cmp	r3, lr
 8000708:	d302      	bcc.n	8000710 <__udivmoddi4+0xc8>
 800070a:	4282      	cmp	r2, r0
 800070c:	f200 8105 	bhi.w	800091a <__udivmoddi4+0x2d2>
 8000710:	1a84      	subs	r4, r0, r2
 8000712:	eb6e 0203 	sbc.w	r2, lr, r3
 8000716:	2001      	movs	r0, #1
 8000718:	4690      	mov	r8, r2
 800071a:	2d00      	cmp	r5, #0
 800071c:	d0e5      	beq.n	80006ea <__udivmoddi4+0xa2>
 800071e:	e9c5 4800 	strd	r4, r8, [r5]
 8000722:	e7e2      	b.n	80006ea <__udivmoddi4+0xa2>
 8000724:	2a00      	cmp	r2, #0
 8000726:	f000 8090 	beq.w	800084a <__udivmoddi4+0x202>
 800072a:	fab2 f682 	clz	r6, r2
 800072e:	2e00      	cmp	r6, #0
 8000730:	f040 80a4 	bne.w	800087c <__udivmoddi4+0x234>
 8000734:	1a8a      	subs	r2, r1, r2
 8000736:	0c03      	lsrs	r3, r0, #16
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	b280      	uxth	r0, r0
 800073e:	b2bc      	uxth	r4, r7
 8000740:	2101      	movs	r1, #1
 8000742:	fbb2 fcfe 	udiv	ip, r2, lr
 8000746:	fb0e 221c 	mls	r2, lr, ip, r2
 800074a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800074e:	fb04 f20c 	mul.w	r2, r4, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d907      	bls.n	8000766 <__udivmoddi4+0x11e>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f10c 38ff 	add.w	r8, ip, #4294967295
 800075c:	d202      	bcs.n	8000764 <__udivmoddi4+0x11c>
 800075e:	429a      	cmp	r2, r3
 8000760:	f200 80e0 	bhi.w	8000924 <__udivmoddi4+0x2dc>
 8000764:	46c4      	mov	ip, r8
 8000766:	1a9b      	subs	r3, r3, r2
 8000768:	fbb3 f2fe 	udiv	r2, r3, lr
 800076c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000770:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000774:	fb02 f404 	mul.w	r4, r2, r4
 8000778:	429c      	cmp	r4, r3
 800077a:	d907      	bls.n	800078c <__udivmoddi4+0x144>
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000782:	d202      	bcs.n	800078a <__udivmoddi4+0x142>
 8000784:	429c      	cmp	r4, r3
 8000786:	f200 80ca 	bhi.w	800091e <__udivmoddi4+0x2d6>
 800078a:	4602      	mov	r2, r0
 800078c:	1b1b      	subs	r3, r3, r4
 800078e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000792:	e7a5      	b.n	80006e0 <__udivmoddi4+0x98>
 8000794:	f1c1 0620 	rsb	r6, r1, #32
 8000798:	408b      	lsls	r3, r1
 800079a:	fa22 f706 	lsr.w	r7, r2, r6
 800079e:	431f      	orrs	r7, r3
 80007a0:	fa0e f401 	lsl.w	r4, lr, r1
 80007a4:	fa20 f306 	lsr.w	r3, r0, r6
 80007a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007b0:	4323      	orrs	r3, r4
 80007b2:	fa00 f801 	lsl.w	r8, r0, r1
 80007b6:	fa1f fc87 	uxth.w	ip, r7
 80007ba:	fbbe f0f9 	udiv	r0, lr, r9
 80007be:	0c1c      	lsrs	r4, r3, #16
 80007c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007cc:	45a6      	cmp	lr, r4
 80007ce:	fa02 f201 	lsl.w	r2, r2, r1
 80007d2:	d909      	bls.n	80007e8 <__udivmoddi4+0x1a0>
 80007d4:	193c      	adds	r4, r7, r4
 80007d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007da:	f080 809c 	bcs.w	8000916 <__udivmoddi4+0x2ce>
 80007de:	45a6      	cmp	lr, r4
 80007e0:	f240 8099 	bls.w	8000916 <__udivmoddi4+0x2ce>
 80007e4:	3802      	subs	r0, #2
 80007e6:	443c      	add	r4, r7
 80007e8:	eba4 040e 	sub.w	r4, r4, lr
 80007ec:	fa1f fe83 	uxth.w	lr, r3
 80007f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80007f4:	fb09 4413 	mls	r4, r9, r3, r4
 80007f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000800:	45a4      	cmp	ip, r4
 8000802:	d908      	bls.n	8000816 <__udivmoddi4+0x1ce>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f103 3eff 	add.w	lr, r3, #4294967295
 800080a:	f080 8082 	bcs.w	8000912 <__udivmoddi4+0x2ca>
 800080e:	45a4      	cmp	ip, r4
 8000810:	d97f      	bls.n	8000912 <__udivmoddi4+0x2ca>
 8000812:	3b02      	subs	r3, #2
 8000814:	443c      	add	r4, r7
 8000816:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800081a:	eba4 040c 	sub.w	r4, r4, ip
 800081e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000822:	4564      	cmp	r4, ip
 8000824:	4673      	mov	r3, lr
 8000826:	46e1      	mov	r9, ip
 8000828:	d362      	bcc.n	80008f0 <__udivmoddi4+0x2a8>
 800082a:	d05f      	beq.n	80008ec <__udivmoddi4+0x2a4>
 800082c:	b15d      	cbz	r5, 8000846 <__udivmoddi4+0x1fe>
 800082e:	ebb8 0203 	subs.w	r2, r8, r3
 8000832:	eb64 0409 	sbc.w	r4, r4, r9
 8000836:	fa04 f606 	lsl.w	r6, r4, r6
 800083a:	fa22 f301 	lsr.w	r3, r2, r1
 800083e:	431e      	orrs	r6, r3
 8000840:	40cc      	lsrs	r4, r1
 8000842:	e9c5 6400 	strd	r6, r4, [r5]
 8000846:	2100      	movs	r1, #0
 8000848:	e74f      	b.n	80006ea <__udivmoddi4+0xa2>
 800084a:	fbb1 fcf2 	udiv	ip, r1, r2
 800084e:	0c01      	lsrs	r1, r0, #16
 8000850:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000854:	b280      	uxth	r0, r0
 8000856:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800085a:	463b      	mov	r3, r7
 800085c:	4638      	mov	r0, r7
 800085e:	463c      	mov	r4, r7
 8000860:	46b8      	mov	r8, r7
 8000862:	46be      	mov	lr, r7
 8000864:	2620      	movs	r6, #32
 8000866:	fbb1 f1f7 	udiv	r1, r1, r7
 800086a:	eba2 0208 	sub.w	r2, r2, r8
 800086e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000872:	e766      	b.n	8000742 <__udivmoddi4+0xfa>
 8000874:	4601      	mov	r1, r0
 8000876:	e718      	b.n	80006aa <__udivmoddi4+0x62>
 8000878:	4610      	mov	r0, r2
 800087a:	e72c      	b.n	80006d6 <__udivmoddi4+0x8e>
 800087c:	f1c6 0220 	rsb	r2, r6, #32
 8000880:	fa2e f302 	lsr.w	r3, lr, r2
 8000884:	40b7      	lsls	r7, r6
 8000886:	40b1      	lsls	r1, r6
 8000888:	fa20 f202 	lsr.w	r2, r0, r2
 800088c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000890:	430a      	orrs	r2, r1
 8000892:	fbb3 f8fe 	udiv	r8, r3, lr
 8000896:	b2bc      	uxth	r4, r7
 8000898:	fb0e 3318 	mls	r3, lr, r8, r3
 800089c:	0c11      	lsrs	r1, r2, #16
 800089e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008a2:	fb08 f904 	mul.w	r9, r8, r4
 80008a6:	40b0      	lsls	r0, r6
 80008a8:	4589      	cmp	r9, r1
 80008aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008ae:	b280      	uxth	r0, r0
 80008b0:	d93e      	bls.n	8000930 <__udivmoddi4+0x2e8>
 80008b2:	1879      	adds	r1, r7, r1
 80008b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008b8:	d201      	bcs.n	80008be <__udivmoddi4+0x276>
 80008ba:	4589      	cmp	r9, r1
 80008bc:	d81f      	bhi.n	80008fe <__udivmoddi4+0x2b6>
 80008be:	eba1 0109 	sub.w	r1, r1, r9
 80008c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008c6:	fb09 f804 	mul.w	r8, r9, r4
 80008ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80008ce:	b292      	uxth	r2, r2
 80008d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008d4:	4542      	cmp	r2, r8
 80008d6:	d229      	bcs.n	800092c <__udivmoddi4+0x2e4>
 80008d8:	18ba      	adds	r2, r7, r2
 80008da:	f109 31ff 	add.w	r1, r9, #4294967295
 80008de:	d2c4      	bcs.n	800086a <__udivmoddi4+0x222>
 80008e0:	4542      	cmp	r2, r8
 80008e2:	d2c2      	bcs.n	800086a <__udivmoddi4+0x222>
 80008e4:	f1a9 0102 	sub.w	r1, r9, #2
 80008e8:	443a      	add	r2, r7
 80008ea:	e7be      	b.n	800086a <__udivmoddi4+0x222>
 80008ec:	45f0      	cmp	r8, lr
 80008ee:	d29d      	bcs.n	800082c <__udivmoddi4+0x1e4>
 80008f0:	ebbe 0302 	subs.w	r3, lr, r2
 80008f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008f8:	3801      	subs	r0, #1
 80008fa:	46e1      	mov	r9, ip
 80008fc:	e796      	b.n	800082c <__udivmoddi4+0x1e4>
 80008fe:	eba7 0909 	sub.w	r9, r7, r9
 8000902:	4449      	add	r1, r9
 8000904:	f1a8 0c02 	sub.w	ip, r8, #2
 8000908:	fbb1 f9fe 	udiv	r9, r1, lr
 800090c:	fb09 f804 	mul.w	r8, r9, r4
 8000910:	e7db      	b.n	80008ca <__udivmoddi4+0x282>
 8000912:	4673      	mov	r3, lr
 8000914:	e77f      	b.n	8000816 <__udivmoddi4+0x1ce>
 8000916:	4650      	mov	r0, sl
 8000918:	e766      	b.n	80007e8 <__udivmoddi4+0x1a0>
 800091a:	4608      	mov	r0, r1
 800091c:	e6fd      	b.n	800071a <__udivmoddi4+0xd2>
 800091e:	443b      	add	r3, r7
 8000920:	3a02      	subs	r2, #2
 8000922:	e733      	b.n	800078c <__udivmoddi4+0x144>
 8000924:	f1ac 0c02 	sub.w	ip, ip, #2
 8000928:	443b      	add	r3, r7
 800092a:	e71c      	b.n	8000766 <__udivmoddi4+0x11e>
 800092c:	4649      	mov	r1, r9
 800092e:	e79c      	b.n	800086a <__udivmoddi4+0x222>
 8000930:	eba1 0109 	sub.w	r1, r1, r9
 8000934:	46c4      	mov	ip, r8
 8000936:	fbb1 f9fe 	udiv	r9, r1, lr
 800093a:	fb09 f804 	mul.w	r8, r9, r4
 800093e:	e7c4      	b.n	80008ca <__udivmoddi4+0x282>

08000940 <__aeabi_idiv0>:
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <HX711_Init>:
int32_t hx711_offset = 0;

/**
 * @brief Initialize HX711
 */
void HX711_Init(void) {
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
    // Set SCK low
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 8000948:	2200      	movs	r2, #0
 800094a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800094e:	4804      	ldr	r0, [pc, #16]	@ (8000960 <HX711_Init+0x1c>)
 8000950:	f002 f8d6 	bl	8002b00 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000954:	2064      	movs	r0, #100	@ 0x64
 8000956:	f001 fd47 	bl	80023e8 <HAL_Delay>
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40020400 	.word	0x40020400

08000964 <HX711_IsReady>:

/**
 * @brief Check if HX711 is ready for reading
 */
uint8_t HX711_IsReady(void) {
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_RESET);
 8000968:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800096c:	4805      	ldr	r0, [pc, #20]	@ (8000984 <HX711_IsReady+0x20>)
 800096e:	f002 f8af 	bl	8002ad0 <HAL_GPIO_ReadPin>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	bf0c      	ite	eq
 8000978:	2301      	moveq	r3, #1
 800097a:	2300      	movne	r3, #0
 800097c:	b2db      	uxtb	r3, r3
}
 800097e:	4618      	mov	r0, r3
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40020400 	.word	0x40020400

08000988 <HX711_ReadRaw>:

/**
 * @brief Read raw data from HX711
 */
uint32_t HX711_ReadRaw(uint8_t channel) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
    uint32_t data = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
    uint8_t i;
    uint8_t pulses;
    
    // Wait for HX711 to be ready
    while (!HX711_IsReady()) {
 8000996:	e002      	b.n	800099e <HX711_ReadRaw+0x16>
        HAL_Delay(1);
 8000998:	2001      	movs	r0, #1
 800099a:	f001 fd25 	bl	80023e8 <HAL_Delay>
    while (!HX711_IsReady()) {
 800099e:	f7ff ffe1 	bl	8000964 <HX711_IsReady>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d0f7      	beq.n	8000998 <HX711_ReadRaw+0x10>
    }
    
    // Read 24 bits
    for (i = 0; i < 24; i++) {
 80009a8:	2300      	movs	r3, #0
 80009aa:	72fb      	strb	r3, [r7, #11]
 80009ac:	e023      	b.n	80009f6 <HX711_ReadRaw+0x6e>
        HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 80009ae:	2201      	movs	r2, #1
 80009b0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009b4:	4831      	ldr	r0, [pc, #196]	@ (8000a7c <HX711_ReadRaw+0xf4>)
 80009b6:	f002 f8a3 	bl	8002b00 <HAL_GPIO_WritePin>
        HAL_Delay_us(1);
 80009ba:	2001      	movs	r0, #1
 80009bc:	f000 f8c6 	bl	8000b4c <HAL_Delay_us>
        data <<= 1;
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	60fb      	str	r3, [r7, #12]
        if (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET) {
 80009c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009ca:	482c      	ldr	r0, [pc, #176]	@ (8000a7c <HX711_ReadRaw+0xf4>)
 80009cc:	f002 f880 	bl	8002ad0 <HAL_GPIO_ReadPin>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d103      	bne.n	80009de <HX711_ReadRaw+0x56>
            data |= 1;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	f043 0301 	orr.w	r3, r3, #1
 80009dc:	60fb      	str	r3, [r7, #12]
        }
        HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009e4:	4825      	ldr	r0, [pc, #148]	@ (8000a7c <HX711_ReadRaw+0xf4>)
 80009e6:	f002 f88b 	bl	8002b00 <HAL_GPIO_WritePin>
        HAL_Delay_us(1);
 80009ea:	2001      	movs	r0, #1
 80009ec:	f000 f8ae 	bl	8000b4c <HAL_Delay_us>
    for (i = 0; i < 24; i++) {
 80009f0:	7afb      	ldrb	r3, [r7, #11]
 80009f2:	3301      	adds	r3, #1
 80009f4:	72fb      	strb	r3, [r7, #11]
 80009f6:	7afb      	ldrb	r3, [r7, #11]
 80009f8:	2b17      	cmp	r3, #23
 80009fa:	d9d8      	bls.n	80009ae <HX711_ReadRaw+0x26>
    }
    
    // Set channel and gain for next reading
    switch (channel) {
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	2b03      	cmp	r3, #3
 8000a00:	d00c      	beq.n	8000a1c <HX711_ReadRaw+0x94>
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	dc0d      	bgt.n	8000a22 <HX711_ReadRaw+0x9a>
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d002      	beq.n	8000a10 <HX711_ReadRaw+0x88>
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d003      	beq.n	8000a16 <HX711_ReadRaw+0x8e>
 8000a0e:	e008      	b.n	8000a22 <HX711_ReadRaw+0x9a>
        case HX711_CHANNEL_A_GAIN_128:
            pulses = 1;
 8000a10:	2301      	movs	r3, #1
 8000a12:	72bb      	strb	r3, [r7, #10]
            break;
 8000a14:	e008      	b.n	8000a28 <HX711_ReadRaw+0xa0>
        case HX711_CHANNEL_B_GAIN_32:
            pulses = 2;
 8000a16:	2302      	movs	r3, #2
 8000a18:	72bb      	strb	r3, [r7, #10]
            break;
 8000a1a:	e005      	b.n	8000a28 <HX711_ReadRaw+0xa0>
        case HX711_CHANNEL_A_GAIN_64:
            pulses = 3;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	72bb      	strb	r3, [r7, #10]
            break;
 8000a20:	e002      	b.n	8000a28 <HX711_ReadRaw+0xa0>
        default:
            pulses = 1;
 8000a22:	2301      	movs	r3, #1
 8000a24:	72bb      	strb	r3, [r7, #10]
            break;
 8000a26:	bf00      	nop
    }
    
    for (i = 0; i < pulses; i++) {
 8000a28:	2300      	movs	r3, #0
 8000a2a:	72fb      	strb	r3, [r7, #11]
 8000a2c:	e014      	b.n	8000a58 <HX711_ReadRaw+0xd0>
        HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 8000a2e:	2201      	movs	r2, #1
 8000a30:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a34:	4811      	ldr	r0, [pc, #68]	@ (8000a7c <HX711_ReadRaw+0xf4>)
 8000a36:	f002 f863 	bl	8002b00 <HAL_GPIO_WritePin>
        HAL_Delay_us(1);
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	f000 f886 	bl	8000b4c <HAL_Delay_us>
        HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 8000a40:	2200      	movs	r2, #0
 8000a42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a46:	480d      	ldr	r0, [pc, #52]	@ (8000a7c <HX711_ReadRaw+0xf4>)
 8000a48:	f002 f85a 	bl	8002b00 <HAL_GPIO_WritePin>
        HAL_Delay_us(1);
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f000 f87d 	bl	8000b4c <HAL_Delay_us>
    for (i = 0; i < pulses; i++) {
 8000a52:	7afb      	ldrb	r3, [r7, #11]
 8000a54:	3301      	adds	r3, #1
 8000a56:	72fb      	strb	r3, [r7, #11]
 8000a58:	7afa      	ldrb	r2, [r7, #11]
 8000a5a:	7abb      	ldrb	r3, [r7, #10]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d3e6      	bcc.n	8000a2e <HX711_ReadRaw+0xa6>
    }
    
    // Convert to signed 24-bit value
    if (data & 0x800000) {
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d003      	beq.n	8000a72 <HX711_ReadRaw+0xea>
        data |= 0xFF000000;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8000a70:	60fb      	str	r3, [r7, #12]
    }
    
    return data;
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3710      	adds	r7, #16
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40020400 	.word	0x40020400

08000a80 <HX711_ReadValue>:

/**
 * @brief Read value with offset compensation
 */
int32_t HX711_ReadValue(uint8_t channel) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	71fb      	strb	r3, [r7, #7]
    return (int32_t)HX711_ReadRaw(channel) - hx711_offset;
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff ff7b 	bl	8000988 <HX711_ReadRaw>
 8000a92:	4603      	mov	r3, r0
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b03      	ldr	r3, [pc, #12]	@ (8000aa4 <HX711_ReadValue+0x24>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	1ad3      	subs	r3, r2, r3
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	2000007c 	.word	0x2000007c

08000aa8 <HX711_ReadWeight>:

/**
 * @brief Read weight in grams
 */
float HX711_ReadWeight(void) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
    int32_t value = HX711_ReadValue(HX711_CHANNEL_A_GAIN_128);
 8000aae:	2001      	movs	r0, #1
 8000ab0:	f7ff ffe6 	bl	8000a80 <HX711_ReadValue>
 8000ab4:	6078      	str	r0, [r7, #4]
    return (float)value / hx711_scale;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	ee07 3a90 	vmov	s15, r3
 8000abc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <HX711_ReadWeight+0x30>)
 8000ac2:	edd3 7a00 	vldr	s15, [r3]
 8000ac6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000aca:	eef0 7a66 	vmov.f32	s15, s13
}
 8000ace:	eeb0 0a67 	vmov.f32	s0, s15
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20000000 	.word	0x20000000

08000adc <HX711_SetScale>:

/**
 * @brief Set scale factor
 */
void HX711_SetScale(float scale) {
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	ed87 0a01 	vstr	s0, [r7, #4]
    hx711_scale = scale;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	@ (8000af8 <HX711_SetScale+0x1c>)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6013      	str	r3, [r2, #0]
}
 8000aec:	bf00      	nop
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	20000000 	.word	0x20000000

08000afc <HX711_Tare>:

/**
 * @brief Tare the scale (set current reading as zero)
 */
void HX711_Tare(void) {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
    uint32_t sum = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	607b      	str	r3, [r7, #4]
    uint8_t i;
    
    // Take average of multiple readings
    for (i = 0; i < HX711_TARE_SAMPLES; i++) {
 8000b06:	2300      	movs	r3, #0
 8000b08:	70fb      	strb	r3, [r7, #3]
 8000b0a:	e00c      	b.n	8000b26 <HX711_Tare+0x2a>
        sum += HX711_ReadRaw(HX711_CHANNEL_A_GAIN_128);
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	f7ff ff3b 	bl	8000988 <HX711_ReadRaw>
 8000b12:	4602      	mov	r2, r0
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4413      	add	r3, r2
 8000b18:	607b      	str	r3, [r7, #4]
        HAL_Delay(HX711_STABLE_DELAY_MS);
 8000b1a:	2032      	movs	r0, #50	@ 0x32
 8000b1c:	f001 fc64 	bl	80023e8 <HAL_Delay>
    for (i = 0; i < HX711_TARE_SAMPLES; i++) {
 8000b20:	78fb      	ldrb	r3, [r7, #3]
 8000b22:	3301      	adds	r3, #1
 8000b24:	70fb      	strb	r3, [r7, #3]
 8000b26:	78fb      	ldrb	r3, [r7, #3]
 8000b28:	2b09      	cmp	r3, #9
 8000b2a:	d9ef      	bls.n	8000b0c <HX711_Tare+0x10>
    }
    
    hx711_offset = sum / HX711_TARE_SAMPLES;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a05      	ldr	r2, [pc, #20]	@ (8000b44 <HX711_Tare+0x48>)
 8000b30:	fba2 2303 	umull	r2, r3, r2, r3
 8000b34:	08db      	lsrs	r3, r3, #3
 8000b36:	461a      	mov	r2, r3
 8000b38:	4b03      	ldr	r3, [pc, #12]	@ (8000b48 <HX711_Tare+0x4c>)
 8000b3a:	601a      	str	r2, [r3, #0]
}
 8000b3c:	bf00      	nop
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	cccccccd 	.word	0xcccccccd
 8000b48:	2000007c 	.word	0x2000007c

08000b4c <HAL_Delay_us>:

/**
 * @brief Microsecond delay function
 * @note This is a simple implementation, for more precise timing use DWT or TIM
 */
void HAL_Delay_us(uint32_t us) {
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000b54:	4b0d      	ldr	r3, [pc, #52]	@ (8000b8c <HAL_Delay_us+0x40>)
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	60fb      	str	r3, [r7, #12]
    uint32_t cycles = us * (SystemCoreClock / 1000000);
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b90 <HAL_Delay_us+0x44>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000b94 <HAL_Delay_us+0x48>)
 8000b60:	fba2 2303 	umull	r2, r3, r2, r3
 8000b64:	0c9a      	lsrs	r2, r3, #18
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	fb02 f303 	mul.w	r3, r2, r3
 8000b6c:	60bb      	str	r3, [r7, #8]
    
    while ((DWT->CYCCNT - start) < cycles) {
 8000b6e:	bf00      	nop
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <HAL_Delay_us+0x40>)
 8000b72:	685a      	ldr	r2, [r3, #4]
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	1ad3      	subs	r3, r2, r3
 8000b78:	68ba      	ldr	r2, [r7, #8]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	d8f8      	bhi.n	8000b70 <HAL_Delay_us+0x24>
        // Wait
    }
}
 8000b7e:	bf00      	nop
 8000b80:	bf00      	nop
 8000b82:	3714      	adds	r7, #20
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	e0001000 	.word	0xe0001000
 8000b90:	20000004 	.word	0x20000004
 8000b94:	431bde83 	.word	0x431bde83

08000b98 <HX711_Enhanced_IsReady>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint8_t HX711_Enhanced_IsReady(void) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
    for (int retry = 0; retry < 3; retry++) {
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	e00c      	b.n	8000bbe <HX711_Enhanced_IsReady+0x26>
        if (HX711_IsReady()) {
 8000ba4:	f7ff fede 	bl	8000964 <HX711_IsReady>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <HX711_Enhanced_IsReady+0x1a>
            return 1;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e009      	b.n	8000bc6 <HX711_Enhanced_IsReady+0x2e>
        }
        HAL_Delay(10);
 8000bb2:	200a      	movs	r0, #10
 8000bb4:	f001 fc18 	bl	80023e8 <HAL_Delay>
    for (int retry = 0; retry < 3; retry++) {
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	ddef      	ble.n	8000ba4 <HX711_Enhanced_IsReady+0xc>
    }
    return 0;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <Debug_Printf>:
}
#else
/**
 * @brief Empty debug function when debug is disabled
 */
void Debug_Printf(const char* format, ...) {
 8000bce:	b40f      	push	{r0, r1, r2, r3}
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
    (void)format;  // Suppress unused parameter warning
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <System_Init>:
#endif

/**
 * @brief Initialize all modules
 */
void System_Init(void) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b0f0      	sub	sp, #448	@ 0x1c0
 8000be4:	af02      	add	r7, sp, #8
    Debug_Printf("Healthcare RFID System Starting...\r\n");
 8000be6:	4868      	ldr	r0, [pc, #416]	@ (8000d88 <System_Init+0x1a8>)
 8000be8:	f7ff fff1 	bl	8000bce <Debug_Printf>
    
    // Initialize RC522 RFID module
    RC522_Init();
 8000bec:	f000 fe96 	bl	800191c <RC522_Init>
    Debug_Printf("RC522 RFID initialized\r\n");
 8000bf0:	4866      	ldr	r0, [pc, #408]	@ (8000d8c <System_Init+0x1ac>)
 8000bf2:	f7ff ffec 	bl	8000bce <Debug_Printf>
    
    // Initialize HX711 weight sensor
    HX711_Init();
 8000bf6:	f7ff fea5 	bl	8000944 <HX711_Init>
    Debug_Printf("HX711 weight sensor initialized\r\n");
 8000bfa:	4865      	ldr	r0, [pc, #404]	@ (8000d90 <System_Init+0x1b0>)
 8000bfc:	f7ff ffe7 	bl	8000bce <Debug_Printf>
    
    // Initialize Simple Protocol
    SimpleProtocol_Init();
 8000c00:	f001 f988 	bl	8001f14 <SimpleProtocol_Init>
    Debug_Printf("Simple Protocol initialized\r\n");
 8000c04:	4863      	ldr	r0, [pc, #396]	@ (8000d94 <System_Init+0x1b4>)
 8000c06:	f7ff ffe2 	bl	8000bce <Debug_Printf>
    
    // Enable DWT for microsecond delays (used by HX711)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000c0a:	4b63      	ldr	r3, [pc, #396]	@ (8000d98 <System_Init+0x1b8>)
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	4a62      	ldr	r2, [pc, #392]	@ (8000d98 <System_Init+0x1b8>)
 8000c10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c14:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000c16:	4b61      	ldr	r3, [pc, #388]	@ (8000d9c <System_Init+0x1bc>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a60      	ldr	r2, [pc, #384]	@ (8000d9c <System_Init+0x1bc>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6013      	str	r3, [r2, #0]
    
    // Wait for system stabilization
    Debug_Printf("System stabilizing...\r\n");
 8000c22:	485f      	ldr	r0, [pc, #380]	@ (8000da0 <System_Init+0x1c0>)
 8000c24:	f7ff ffd3 	bl	8000bce <Debug_Printf>
    HAL_Delay(SYSTEM_INIT_DELAY_MS);
 8000c28:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000c2c:	f001 fbdc 	bl	80023e8 <HAL_Delay>
    
    // Tare the scale
    Debug_Printf("Taring scale...\r\n");
 8000c30:	485c      	ldr	r0, [pc, #368]	@ (8000da4 <System_Init+0x1c4>)
 8000c32:	f7ff ffcc 	bl	8000bce <Debug_Printf>
    HX711_Tare();
 8000c36:	f7ff ff61 	bl	8000afc <HX711_Tare>
    
    // Debug: Check tare result
    char tare_result[100];
    snprintf(tare_result, sizeof(tare_result), "Tare completed. Offset: %ld\r\n", hx711_offset);
 8000c3a:	4b5b      	ldr	r3, [pc, #364]	@ (8000da8 <System_Init+0x1c8>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f507 70a6 	add.w	r0, r7, #332	@ 0x14c
 8000c42:	4a5a      	ldr	r2, [pc, #360]	@ (8000dac <System_Init+0x1cc>)
 8000c44:	2164      	movs	r1, #100	@ 0x64
 8000c46:	f005 f813 	bl	8005c70 <sniprintf>
    Debug_Printf(tare_result);
 8000c4a:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ffbd 	bl	8000bce <Debug_Printf>
    
    // Set scale factor (this should be calibrated for your specific load cell)
    HX711_SetScale(HX711_DEFAULT_SCALE);
 8000c54:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 8000db0 <System_Init+0x1d0>
 8000c58:	f7ff ff40 	bl	8000adc <HX711_SetScale>
    Debug_Printf("Scale factor set to %.1f\r\n", HX711_DEFAULT_SCALE);
 8000c5c:	f04f 0200 	mov.w	r2, #0
 8000c60:	4b54      	ldr	r3, [pc, #336]	@ (8000db4 <System_Init+0x1d4>)
 8000c62:	4855      	ldr	r0, [pc, #340]	@ (8000db8 <System_Init+0x1d8>)
 8000c64:	f7ff ffb3 	bl	8000bce <Debug_Printf>
    
    // CRITICAL: Test float printing capability
    float test_value = 123.45f;
 8000c68:	4b54      	ldr	r3, [pc, #336]	@ (8000dbc <System_Init+0x1dc>)
 8000c6a:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
    char float_test[80];
    snprintf(float_test, sizeof(float_test), "Float test 123.45: %.2f\r\n", test_value);
 8000c6e:	f8d7 01b4 	ldr.w	r0, [r7, #436]	@ 0x1b4
 8000c72:	f7ff fc79 	bl	8000568 <__aeabi_f2d>
 8000c76:	4602      	mov	r2, r0
 8000c78:	460b      	mov	r3, r1
 8000c7a:	f107 00fc 	add.w	r0, r7, #252	@ 0xfc
 8000c7e:	e9cd 2300 	strd	r2, r3, [sp]
 8000c82:	4a4f      	ldr	r2, [pc, #316]	@ (8000dc0 <System_Init+0x1e0>)
 8000c84:	2150      	movs	r1, #80	@ 0x50
 8000c86:	f004 fff3 	bl	8005c70 <sniprintf>
    Debug_Printf(float_test);
 8000c8a:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff ff9d 	bl	8000bce <Debug_Printf>
    
    // Debug: Verify scale was set correctly
    char scale_verify[100];
    snprintf(scale_verify, sizeof(scale_verify), "Verified scale: %.3f\r\n", hx711_scale);
 8000c94:	4b4b      	ldr	r3, [pc, #300]	@ (8000dc4 <System_Init+0x1e4>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fc65 	bl	8000568 <__aeabi_f2d>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8000ca6:	e9cd 2300 	strd	r2, r3, [sp]
 8000caa:	4a47      	ldr	r2, [pc, #284]	@ (8000dc8 <System_Init+0x1e8>)
 8000cac:	2164      	movs	r1, #100	@ 0x64
 8000cae:	f004 ffdf 	bl	8005c70 <sniprintf>
    Debug_Printf(scale_verify);
 8000cb2:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff ff89 	bl	8000bce <Debug_Printf>
    
    // Force fix if scale is still invalid
    if (hx711_scale == 0.0f || hx711_scale != hx711_scale) {
 8000cbc:	4b41      	ldr	r3, [pc, #260]	@ (8000dc4 <System_Init+0x1e4>)
 8000cbe:	edd3 7a00 	vldr	s15, [r3]
 8000cc2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cca:	d00a      	beq.n	8000ce2 <System_Init+0x102>
 8000ccc:	4b3d      	ldr	r3, [pc, #244]	@ (8000dc4 <System_Init+0x1e4>)
 8000cce:	ed93 7a00 	vldr	s14, [r3]
 8000cd2:	4b3c      	ldr	r3, [pc, #240]	@ (8000dc4 <System_Init+0x1e4>)
 8000cd4:	edd3 7a00 	vldr	s15, [r3]
 8000cd8:	eeb4 7a67 	vcmp.f32	s14, s15
 8000cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce0:	d018      	beq.n	8000d14 <System_Init+0x134>
        Debug_Printf("ERROR: Scale still invalid after set! Force fixing...\r\n");
 8000ce2:	483a      	ldr	r0, [pc, #232]	@ (8000dcc <System_Init+0x1ec>)
 8000ce4:	f7ff ff73 	bl	8000bce <Debug_Printf>
        hx711_scale = 420.0f; // Force assignment with known value
 8000ce8:	4b36      	ldr	r3, [pc, #216]	@ (8000dc4 <System_Init+0x1e4>)
 8000cea:	4a39      	ldr	r2, [pc, #228]	@ (8000dd0 <System_Init+0x1f0>)
 8000cec:	601a      	str	r2, [r3, #0]
        char force_fix[100];
        snprintf(force_fix, sizeof(force_fix), "Force fixed scale to: %.3f\r\n", hx711_scale);
 8000cee:	4b35      	ldr	r3, [pc, #212]	@ (8000dc4 <System_Init+0x1e4>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fc38 	bl	8000568 <__aeabi_f2d>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4638      	mov	r0, r7
 8000cfe:	e9cd 2300 	strd	r2, r3, [sp]
 8000d02:	4a34      	ldr	r2, [pc, #208]	@ (8000dd4 <System_Init+0x1f4>)
 8000d04:	2164      	movs	r1, #100	@ 0x64
 8000d06:	f004 ffb3 	bl	8005c70 <sniprintf>
        Debug_Printf(force_fix);
 8000d0a:	463b      	mov	r3, r7
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff5e 	bl	8000bce <Debug_Printf>
    if (hx711_scale == 0.0f || hx711_scale != hx711_scale) {
 8000d12:	e002      	b.n	8000d1a <System_Init+0x13a>
    } else {
        Debug_Printf("Scale appears to be set correctly.\r\n");
 8000d14:	4830      	ldr	r0, [pc, #192]	@ (8000dd8 <System_Init+0x1f8>)
 8000d16:	f7ff ff5a 	bl	8000bce <Debug_Printf>
    }
    
    // Test HX711 immediately after init
    if (HX711_IsReady()) {
 8000d1a:	f7ff fe23 	bl	8000964 <HX711_IsReady>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d023      	beq.n	8000d6c <System_Init+0x18c>
        uint32_t test_raw = HX711_ReadRaw(HX711_CHANNEL_A_GAIN_128);
 8000d24:	2001      	movs	r0, #1
 8000d26:	f7ff fe2f 	bl	8000988 <HX711_ReadRaw>
 8000d2a:	f8c7 01b0 	str.w	r0, [r7, #432]	@ 0x1b0
        char test_result[150];
        snprintf(test_result, sizeof(test_result), "HX711 Test - Raw: %lu (0x%08lX)\r\n", test_raw, test_raw);
 8000d2e:	4638      	mov	r0, r7
 8000d30:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000d34:	9300      	str	r3, [sp, #0]
 8000d36:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000d3a:	4a28      	ldr	r2, [pc, #160]	@ (8000ddc <System_Init+0x1fc>)
 8000d3c:	2196      	movs	r1, #150	@ 0x96
 8000d3e:	f004 ff97 	bl	8005c70 <sniprintf>
        Debug_Printf(test_result);
 8000d42:	463b      	mov	r3, r7
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff ff42 	bl	8000bce <Debug_Printf>
        
        if (test_raw == 0xFFFFFFFF || test_raw == 0x00000000) {
 8000d4a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d52:	d003      	beq.n	8000d5c <System_Init+0x17c>
 8000d54:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d103      	bne.n	8000d64 <System_Init+0x184>
            Debug_Printf("WARNING: HX711 returning invalid data!\r\n");
 8000d5c:	4820      	ldr	r0, [pc, #128]	@ (8000de0 <System_Init+0x200>)
 8000d5e:	f7ff ff36 	bl	8000bce <Debug_Printf>
 8000d62:	e006      	b.n	8000d72 <System_Init+0x192>
        } else {
            Debug_Printf("HX711 seems to be working.\r\n");
 8000d64:	481f      	ldr	r0, [pc, #124]	@ (8000de4 <System_Init+0x204>)
 8000d66:	f7ff ff32 	bl	8000bce <Debug_Printf>
 8000d6a:	e002      	b.n	8000d72 <System_Init+0x192>
        }
    } else {
        Debug_Printf("WARNING: HX711 not ready after init!\r\n");
 8000d6c:	481e      	ldr	r0, [pc, #120]	@ (8000de8 <System_Init+0x208>)
 8000d6e:	f7ff ff2e 	bl	8000bce <Debug_Printf>
    // Initialize status LEDs
    Status_LED_Control(2, 1); // System ready LED ON
    Debug_Printf("Status LEDs initialized\r\n");
#endif
    
    system_ready = 1;
 8000d72:	4b1e      	ldr	r3, [pc, #120]	@ (8000dec <System_Init+0x20c>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	701a      	strb	r2, [r3, #0]
    Debug_Printf("System ready!\r\n");
 8000d78:	481d      	ldr	r0, [pc, #116]	@ (8000df0 <System_Init+0x210>)
 8000d7a:	f7ff ff28 	bl	8000bce <Debug_Printf>
}
 8000d7e:	bf00      	nop
 8000d80:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	08006610 	.word	0x08006610
 8000d8c:	08006638 	.word	0x08006638
 8000d90:	08006654 	.word	0x08006654
 8000d94:	08006678 	.word	0x08006678
 8000d98:	e000edf0 	.word	0xe000edf0
 8000d9c:	e0001000 	.word	0xe0001000
 8000da0:	08006698 	.word	0x08006698
 8000da4:	080066b0 	.word	0x080066b0
 8000da8:	2000007c 	.word	0x2000007c
 8000dac:	080066c4 	.word	0x080066c4
 8000db0:	43d20000 	.word	0x43d20000
 8000db4:	407a4000 	.word	0x407a4000
 8000db8:	080066e4 	.word	0x080066e4
 8000dbc:	42f6e666 	.word	0x42f6e666
 8000dc0:	08006700 	.word	0x08006700
 8000dc4:	20000000 	.word	0x20000000
 8000dc8:	0800671c 	.word	0x0800671c
 8000dcc:	08006734 	.word	0x08006734
 8000dd0:	43d20000 	.word	0x43d20000
 8000dd4:	0800676c 	.word	0x0800676c
 8000dd8:	0800678c 	.word	0x0800678c
 8000ddc:	080067b4 	.word	0x080067b4
 8000de0:	080067d8 	.word	0x080067d8
 8000de4:	08006804 	.word	0x08006804
 8000de8:	08006824 	.word	0x08006824
 8000dec:	20000180 	.word	0x20000180
 8000df0:	0800684c 	.word	0x0800684c

08000df4 <Process_RFID>:

/**
 * @brief Process RFID card reading - Simple protocol version
 */
void Process_RFID(void) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
    RC522_Status status;
    uint32_t current_time = HAL_GetTick();
 8000dfa:	f001 fae9 	bl	80023d0 <HAL_GetTick>
 8000dfe:	6138      	str	r0, [r7, #16]
    static uint8_t card_sent = 0;  // Flag to prevent multiple sends
    
    status = RC522_ReadUID(card_uid);
 8000e00:	483a      	ldr	r0, [pc, #232]	@ (8000eec <Process_RFID+0xf8>)
 8000e02:	f000 feee 	bl	8001be2 <RC522_ReadUID>
 8000e06:	4603      	mov	r3, r0
 8000e08:	73fb      	strb	r3, [r7, #15]
    
    if (status == RC522_OK) {
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d15e      	bne.n	8000ece <Process_RFID+0xda>
        // Check if this is the same card as before
        uint8_t same_card = (memcmp(card_uid, last_card_uid, UID_SIZE) == 0);
 8000e10:	2204      	movs	r2, #4
 8000e12:	4937      	ldr	r1, [pc, #220]	@ (8000ef0 <Process_RFID+0xfc>)
 8000e14:	4835      	ldr	r0, [pc, #212]	@ (8000eec <Process_RFID+0xf8>)
 8000e16:	f004 ff61 	bl	8005cdc <memcmp>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	bf0c      	ite	eq
 8000e20:	2301      	moveq	r3, #1
 8000e22:	2300      	movne	r3, #0
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	73bb      	strb	r3, [r7, #14]
        
        // Only process if it's a new card or enough time has passed
        if (!same_card || (current_time - last_card_read_time > RC522_CARD_DETECTION_DELAY_MS)) {
 8000e28:	7bbb      	ldrb	r3, [r7, #14]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d006      	beq.n	8000e3c <Process_RFID+0x48>
 8000e2e:	4b31      	ldr	r3, [pc, #196]	@ (8000ef4 <Process_RFID+0x100>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e3a:	d952      	bls.n	8000ee2 <Process_RFID+0xee>
            
            // Reset card sent flag for new card
            if (!same_card) {
 8000e3c:	7bbb      	ldrb	r3, [r7, #14]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d102      	bne.n	8000e48 <Process_RFID+0x54>
                card_sent = 0;
 8000e42:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef8 <Process_RFID+0x104>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
            }
            
            // Only send once per card detection
            if (!card_sent) {
 8000e48:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef8 <Process_RFID+0x104>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d148      	bne.n	8000ee2 <Process_RFID+0xee>
                // Get current weight if HX711 is ready
                float weight = 0.0f;
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]
                if (HX711_Enhanced_IsReady()) {
 8000e56:	f7ff fe9f 	bl	8000b98 <HX711_Enhanced_IsReady>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d023      	beq.n	8000ea8 <Process_RFID+0xb4>
                    uint32_t raw_data = HX711_ReadRaw(HX711_CHANNEL_A_GAIN_128);
 8000e60:	2001      	movs	r0, #1
 8000e62:	f7ff fd91 	bl	8000988 <HX711_ReadRaw>
 8000e66:	60b8      	str	r0, [r7, #8]
                    if (raw_data != 0xFFFFFFFF && raw_data != 0x00000000) {
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e6e:	d01b      	beq.n	8000ea8 <Process_RFID+0xb4>
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d018      	beq.n	8000ea8 <Process_RFID+0xb4>
                        // Simple weight calculation
                        int32_t value_with_offset = (int32_t)raw_data - hx711_offset;
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	4b20      	ldr	r3, [pc, #128]	@ (8000efc <Process_RFID+0x108>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	607b      	str	r3, [r7, #4]
                        weight = (float)value_with_offset / hx711_scale;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	ee07 3a90 	vmov	s15, r3
 8000e86:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f00 <Process_RFID+0x10c>)
 8000e8c:	ed93 7a00 	vldr	s14, [r3]
 8000e90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e94:	edc7 7a05 	vstr	s15, [r7, #20]
                        weight *= 1000.0f; // Convert to grams
 8000e98:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e9c:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000f04 <Process_RFID+0x110>
 8000ea0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ea4:	edc7 7a05 	vstr	s15, [r7, #20]
                    }
                }
                
                // Send data using simple protocol
                SimpleProtocol_ProcessCardDetection(card_uid, weight);
 8000ea8:	ed97 0a05 	vldr	s0, [r7, #20]
 8000eac:	480f      	ldr	r0, [pc, #60]	@ (8000eec <Process_RFID+0xf8>)
 8000eae:	f000 ff4d 	bl	8001d4c <SimpleProtocol_ProcessCardDetection>
                
                // Update status
                memcpy(last_card_uid, card_uid, UID_SIZE);
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000eec <Process_RFID+0xf8>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef0 <Process_RFID+0xfc>)
 8000eb8:	6013      	str	r3, [r2, #0]
                last_card_read_time = current_time;
 8000eba:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef4 <Process_RFID+0x100>)
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	6013      	str	r3, [r2, #0]
                card_present = 1;
 8000ec0:	4b11      	ldr	r3, [pc, #68]	@ (8000f08 <Process_RFID+0x114>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
                card_sent = 1;  // Mark as sent
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <Process_RFID+0x104>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	701a      	strb	r2, [r3, #0]
            // Card was removed - reset flag
            card_present = 0;
            card_sent = 0;
        }
    }
}
 8000ecc:	e009      	b.n	8000ee2 <Process_RFID+0xee>
        if (card_present) {
 8000ece:	4b0e      	ldr	r3, [pc, #56]	@ (8000f08 <Process_RFID+0x114>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d005      	beq.n	8000ee2 <Process_RFID+0xee>
            card_present = 0;
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f08 <Process_RFID+0x114>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]
            card_sent = 0;
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <Process_RFID+0x104>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	701a      	strb	r2, [r3, #0]
}
 8000ee2:	bf00      	nop
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000168 	.word	0x20000168
 8000ef0:	20000184 	.word	0x20000184
 8000ef4:	2000017c 	.word	0x2000017c
 8000ef8:	20000189 	.word	0x20000189
 8000efc:	2000007c 	.word	0x2000007c
 8000f00:	20000000 	.word	0x20000000
 8000f04:	447a0000 	.word	0x447a0000
 8000f08:	20000188 	.word	0x20000188

08000f0c <Process_Weight>:

/**
 * @brief Process weight measurement with filtering
 */
void Process_Weight(void) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
    static float weight_buffer[WEIGHT_FILTER_SAMPLES] = {0};
    static uint8_t weight_index = 0;
    static uint8_t buffer_filled = 0;
    static float last_stable_weight = 0.0f;
    
    if (HX711_IsReady()) {
 8000f12:	f7ff fd27 	bl	8000964 <HX711_IsReady>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d07f      	beq.n	800101c <Process_Weight+0x110>
        float raw_weight = HX711_ReadWeight();
 8000f1c:	f7ff fdc4 	bl	8000aa8 <HX711_ReadWeight>
 8000f20:	ed87 0a02 	vstr	s0, [r7, #8]
        // Apply correct formula: weight_in_grams = (raw_value / 10000) - 600
        float new_weight = (raw_weight / 10000.0f) - 600.0f;
 8000f24:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f28:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001024 <Process_Weight+0x118>
 8000f2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f30:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001028 <Process_Weight+0x11c>
 8000f34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f38:	edc7 7a01 	vstr	s15, [r7, #4]
        
#if WEIGHT_FILTER_ENABLED
        // Add to circular buffer
        weight_buffer[weight_index] = new_weight;
 8000f3c:	4b3b      	ldr	r3, [pc, #236]	@ (800102c <Process_Weight+0x120>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4a3b      	ldr	r2, [pc, #236]	@ (8001030 <Process_Weight+0x124>)
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	4413      	add	r3, r2
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	601a      	str	r2, [r3, #0]
        weight_index = (weight_index + 1) % WEIGHT_FILTER_SAMPLES;
 8000f4a:	4b38      	ldr	r3, [pc, #224]	@ (800102c <Process_Weight+0x120>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	1c5a      	adds	r2, r3, #1
 8000f50:	4b38      	ldr	r3, [pc, #224]	@ (8001034 <Process_Weight+0x128>)
 8000f52:	fb83 1302 	smull	r1, r3, r3, r2
 8000f56:	1059      	asrs	r1, r3, #1
 8000f58:	17d3      	asrs	r3, r2, #31
 8000f5a:	1ac9      	subs	r1, r1, r3
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	440b      	add	r3, r1
 8000f62:	1ad1      	subs	r1, r2, r3
 8000f64:	b2ca      	uxtb	r2, r1
 8000f66:	4b31      	ldr	r3, [pc, #196]	@ (800102c <Process_Weight+0x120>)
 8000f68:	701a      	strb	r2, [r3, #0]
        
        if (!buffer_filled && weight_index == 0) {
 8000f6a:	4b33      	ldr	r3, [pc, #204]	@ (8001038 <Process_Weight+0x12c>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d106      	bne.n	8000f80 <Process_Weight+0x74>
 8000f72:	4b2e      	ldr	r3, [pc, #184]	@ (800102c <Process_Weight+0x120>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d102      	bne.n	8000f80 <Process_Weight+0x74>
            buffer_filled = 1;
 8000f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8001038 <Process_Weight+0x12c>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	701a      	strb	r2, [r3, #0]
        }
        
        // Calculate average if buffer is filled
        if (buffer_filled) {
 8000f80:	4b2d      	ldr	r3, [pc, #180]	@ (8001038 <Process_Weight+0x12c>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d021      	beq.n	8000fcc <Process_Weight+0xc0>
            float sum = 0;
 8000f88:	f04f 0300 	mov.w	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
            for (int i = 0; i < WEIGHT_FILTER_SAMPLES; i++) {
 8000f8e:	2300      	movs	r3, #0
 8000f90:	613b      	str	r3, [r7, #16]
 8000f92:	e00e      	b.n	8000fb2 <Process_Weight+0xa6>
                sum += weight_buffer[i];
 8000f94:	4a26      	ldr	r2, [pc, #152]	@ (8001030 <Process_Weight+0x124>)
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4413      	add	r3, r2
 8000f9c:	edd3 7a00 	vldr	s15, [r3]
 8000fa0:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa8:	edc7 7a05 	vstr	s15, [r7, #20]
            for (int i = 0; i < WEIGHT_FILTER_SAMPLES; i++) {
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	2b04      	cmp	r3, #4
 8000fb6:	dded      	ble.n	8000f94 <Process_Weight+0x88>
            }
            current_weight = sum / WEIGHT_FILTER_SAMPLES;
 8000fb8:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fbc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000fc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800103c <Process_Weight+0x130>)
 8000fc6:	edc3 7a00 	vstr	s15, [r3]
 8000fca:	e002      	b.n	8000fd2 <Process_Weight+0xc6>
        } else {
            current_weight = new_weight;
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800103c <Process_Weight+0x130>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6013      	str	r3, [r2, #0]
#else
        current_weight = new_weight;
#endif
        
        // Check for significant weight change
        float weight_diff = current_weight - last_stable_weight;
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <Process_Weight+0x130>)
 8000fd4:	ed93 7a00 	vldr	s14, [r3]
 8000fd8:	4b19      	ldr	r3, [pc, #100]	@ (8001040 <Process_Weight+0x134>)
 8000fda:	edd3 7a00 	vldr	s15, [r3]
 8000fde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fe2:	edc7 7a03 	vstr	s15, [r7, #12]
        if (weight_diff < 0) weight_diff = -weight_diff; // Absolute value
 8000fe6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff2:	d505      	bpl.n	8001000 <Process_Weight+0xf4>
 8000ff4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ff8:	eef1 7a67 	vneg.f32	s15, s15
 8000ffc:	edc7 7a03 	vstr	s15, [r7, #12]
        
        if (weight_diff > WEIGHT_THRESHOLD_GRAMS) {
 8001000:	edd7 7a03 	vldr	s15, [r7, #12]
 8001004:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001008:	eef4 7ac7 	vcmpe.f32	s15, s14
 800100c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001010:	dc00      	bgt.n	8001014 <Process_Weight+0x108>
            
            // Optional: Send weight-only data to ESP32 for monitoring
            // ESP32_SendCardData(NULL, 0, current_weight);
        }
    }
}
 8001012:	e003      	b.n	800101c <Process_Weight+0x110>
            last_stable_weight = current_weight;
 8001014:	4b09      	ldr	r3, [pc, #36]	@ (800103c <Process_Weight+0x130>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a09      	ldr	r2, [pc, #36]	@ (8001040 <Process_Weight+0x134>)
 800101a:	6013      	str	r3, [r2, #0]
}
 800101c:	bf00      	nop
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	461c4000 	.word	0x461c4000
 8001028:	44160000 	.word	0x44160000
 800102c:	2000018a 	.word	0x2000018a
 8001030:	2000018c 	.word	0x2000018c
 8001034:	66666667 	.word	0x66666667
 8001038:	200001a0 	.word	0x200001a0
 800103c:	20000170 	.word	0x20000170
 8001040:	200001a4 	.word	0x200001a4

08001044 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001044:	b590      	push	{r4, r7, lr}
 8001046:	b0bb      	sub	sp, #236	@ 0xec
 8001048:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104a:	f001 f95b 	bl	8002304 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104e:	f000 f995 	bl	800137c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  // Initialize all configured peripherals
  MX_GPIO_Init();
 8001052:	f000 facd 	bl	80015f0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001056:	f000 f9fb 	bl	8001450 <MX_SPI1_Init>
  MX_TIM2_Init();
 800105a:	f000 fa2f 	bl	80014bc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800105e:	f000 fa9d 	bl	800159c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  
  // Initialize all system modules
  System_Init();
 8001062:	f7ff fdbd 	bl	8000be0 <System_Init>
  
  // Initialize simple protocol
  SimpleProtocol_Init();
 8001066:	f000 ff55 	bl	8001f14 <SimpleProtocol_Init>
  
  // Hold CS high for a moment
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800106a:	2201      	movs	r2, #1
 800106c:	2101      	movs	r1, #1
 800106e:	48b1      	ldr	r0, [pc, #708]	@ (8001334 <main+0x2f0>)
 8001070:	f001 fd46 	bl	8002b00 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 8001074:	2032      	movs	r0, #50	@ 0x32
 8001076:	f001 f9b7 	bl	80023e8 <HAL_Delay>
  
  // Perform soft reset
  RC522_WriteRegister(RC522_REG_COMMAND, RC522_CMD_SOFT_RESET);
 800107a:	210f      	movs	r1, #15
 800107c:	2001      	movs	r0, #1
 800107e:	f000 fb67 	bl	8001750 <RC522_WriteRegister>
  HAL_Delay(100);  // Wait for reset to complete
 8001082:	2064      	movs	r0, #100	@ 0x64
 8001084:	f001 f9b0 	bl	80023e8 <HAL_Delay>
  
  // Wait for oscillator to stabilize
  HAL_Delay(100);
 8001088:	2064      	movs	r0, #100	@ 0x64
 800108a:	f001 f9ad 	bl	80023e8 <HAL_Delay>
  
  const char* reset_done = "RC522 reset completed\r\n";
 800108e:	4baa      	ldr	r3, [pc, #680]	@ (8001338 <main+0x2f4>)
 8001090:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  HAL_UART_Transmit(&huart1, (uint8_t*)reset_done, strlen(reset_done), 1000);
 8001094:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8001098:	f7ff f8aa 	bl	80001f0 <strlen>
 800109c:	4603      	mov	r3, r0
 800109e:	b29a      	uxth	r2, r3
 80010a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80010a8:	48a4      	ldr	r0, [pc, #656]	@ (800133c <main+0x2f8>)
 80010aa:	f003 fd83 	bl	8004bb4 <HAL_UART_Transmit>
  
  // Test SPI communication first
  const char* test_spi = "Testing SPI communication...\r\n";
 80010ae:	4ba4      	ldr	r3, [pc, #656]	@ (8001340 <main+0x2fc>)
 80010b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  HAL_UART_Transmit(&huart1, (uint8_t*)test_spi, strlen(test_spi), 1000);
 80010b4:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80010b8:	f7ff f89a 	bl	80001f0 <strlen>
 80010bc:	4603      	mov	r3, r0
 80010be:	b29a      	uxth	r2, r3
 80010c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010c4:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 80010c8:	489c      	ldr	r0, [pc, #624]	@ (800133c <main+0x2f8>)
 80010ca:	f003 fd73 	bl	8004bb4 <HAL_UART_Transmit>
  
  // Manual SPI test - toggle CS and send dummy data
  const char* test_cs = "Testing CS pin control...\r\n";
 80010ce:	4b9d      	ldr	r3, [pc, #628]	@ (8001344 <main+0x300>)
 80010d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  HAL_UART_Transmit(&huart1, (uint8_t*)test_cs, strlen(test_cs), 1000);
 80010d4:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 80010d8:	f7ff f88a 	bl	80001f0 <strlen>
 80010dc:	4603      	mov	r3, r0
 80010de:	b29a      	uxth	r2, r3
 80010e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e4:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 80010e8:	4894      	ldr	r0, [pc, #592]	@ (800133c <main+0x2f8>)
 80010ea:	f003 fd63 	bl	8004bb4 <HAL_UART_Transmit>
  
  for (int i = 0; i < 3; i++) {
 80010ee:	2300      	movs	r3, #0
 80010f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80010f4:	e048      	b.n	8001188 <main+0x144>
    // Pull CS low
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2101      	movs	r1, #1
 80010fa:	488e      	ldr	r0, [pc, #568]	@ (8001334 <main+0x2f0>)
 80010fc:	f001 fd00 	bl	8002b00 <HAL_GPIO_WritePin>
    HAL_Delay(10);  // Longer CS setup time
 8001100:	200a      	movs	r0, #10
 8001102:	f001 f971 	bl	80023e8 <HAL_Delay>
    
    // Send test data
    uint8_t test_data = 0x55; // Pattern 01010101
 8001106:	2355      	movs	r3, #85	@ 0x55
 8001108:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t received = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
    HAL_StatusTypeDef spi_result = HAL_SPI_TransmitReceive(&hspi1, &test_data, &received, 1, 1000);
 8001112:	f107 0252 	add.w	r2, r7, #82	@ 0x52
 8001116:	f107 0153 	add.w	r1, r7, #83	@ 0x53
 800111a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	2301      	movs	r3, #1
 8001122:	4889      	ldr	r0, [pc, #548]	@ (8001348 <main+0x304>)
 8001124:	f002 fb2b 	bl	800377e <HAL_SPI_TransmitReceive>
 8001128:	4603      	mov	r3, r0
 800112a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
    // Pull CS high
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800112e:	2201      	movs	r2, #1
 8001130:	2101      	movs	r1, #1
 8001132:	4880      	ldr	r0, [pc, #512]	@ (8001334 <main+0x2f0>)
 8001134:	f001 fce4 	bl	8002b00 <HAL_GPIO_WritePin>
    
    char spi_test[80];
    snprintf(spi_test, sizeof(spi_test), "SPI Test %d: Sent=0x%02X, Received=0x%02X, Result=%d\r\n", 
 8001138:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800113c:	1c5a      	adds	r2, r3, #1
 800113e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001142:	4619      	mov	r1, r3
 8001144:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001148:	461c      	mov	r4, r3
 800114a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800114e:	4638      	mov	r0, r7
 8001150:	9302      	str	r3, [sp, #8]
 8001152:	9401      	str	r4, [sp, #4]
 8001154:	9100      	str	r1, [sp, #0]
 8001156:	4613      	mov	r3, r2
 8001158:	4a7c      	ldr	r2, [pc, #496]	@ (800134c <main+0x308>)
 800115a:	2150      	movs	r1, #80	@ 0x50
 800115c:	f004 fd88 	bl	8005c70 <sniprintf>
             i+1, test_data, received, spi_result);
    HAL_UART_Transmit(&huart1, (uint8_t*)spi_test, strlen(spi_test), 1000);
 8001160:	463b      	mov	r3, r7
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff f844 	bl	80001f0 <strlen>
 8001168:	4603      	mov	r3, r0
 800116a:	b29a      	uxth	r2, r3
 800116c:	4639      	mov	r1, r7
 800116e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001172:	4872      	ldr	r0, [pc, #456]	@ (800133c <main+0x2f8>)
 8001174:	f003 fd1e 	bl	8004bb4 <HAL_UART_Transmit>
    HAL_Delay(200);  // Longer delay between tests
 8001178:	20c8      	movs	r0, #200	@ 0xc8
 800117a:	f001 f935 	bl	80023e8 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 800117e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001182:	3301      	adds	r3, #1
 8001184:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001188:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800118c:	2b02      	cmp	r3, #2
 800118e:	ddb2      	ble.n	80010f6 <main+0xb2>
  }
  
  // Run comprehensive RC522 diagnostics
  RC522_Diagnostics();
 8001190:	f000 fd40 	bl	8001c14 <RC522_Diagnostics>
  
  // If diagnostics show version register is still wrong, test different SPI settings
  uint8_t version_check = RC522_ReadRegister(RC522_REG_VERSION);
 8001194:	2037      	movs	r0, #55	@ 0x37
 8001196:	f000 fb07 	bl	80017a8 <RC522_ReadRegister>
 800119a:	4603      	mov	r3, r0
 800119c:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  if (version_check != 0x91 && version_check != 0x92 && version_check != 0xB2) {
 80011a0:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80011a4:	2b91      	cmp	r3, #145	@ 0x91
 80011a6:	d019      	beq.n	80011dc <main+0x198>
 80011a8:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80011ac:	2b92      	cmp	r3, #146	@ 0x92
 80011ae:	d015      	beq.n	80011dc <main+0x198>
 80011b0:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80011b4:	2bb2      	cmp	r3, #178	@ 0xb2
 80011b6:	d011      	beq.n	80011dc <main+0x198>
    const char* spi_test_msg = "Version still incorrect, testing SPI settings...\r\n";
 80011b8:	4b65      	ldr	r3, [pc, #404]	@ (8001350 <main+0x30c>)
 80011ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    HAL_UART_Transmit(&huart1, (uint8_t*)spi_test_msg, strlen(spi_test_msg), 1000);
 80011be:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80011c2:	f7ff f815 	bl	80001f0 <strlen>
 80011c6:	4603      	mov	r3, r0
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ce:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 80011d2:	485a      	ldr	r0, [pc, #360]	@ (800133c <main+0x2f8>)
 80011d4:	f003 fcee 	bl	8004bb4 <HAL_UART_Transmit>
    RC522_TestSPISettings();
 80011d8:	f000 fd23 	bl	8001c22 <RC522_TestSPISettings>
  }
  
  // Final version check
  uint8_t final_version = RC522_ReadRegister(RC522_REG_VERSION);
 80011dc:	2037      	movs	r0, #55	@ 0x37
 80011de:	f000 fae3 	bl	80017a8 <RC522_ReadRegister>
 80011e2:	4603      	mov	r3, r0
 80011e4:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
  char final_result[80];
  snprintf(final_result, sizeof(final_result), "FINAL RESULT: RC522 Version = 0x%02X\r\n", final_version);
 80011e8:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80011ec:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80011f0:	4a58      	ldr	r2, [pc, #352]	@ (8001354 <main+0x310>)
 80011f2:	2150      	movs	r1, #80	@ 0x50
 80011f4:	f004 fd3c 	bl	8005c70 <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)final_result, strlen(final_result), 1000);
 80011f8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7fe fff7 	bl	80001f0 <strlen>
 8001202:	4603      	mov	r3, r0
 8001204:	b29a      	uxth	r2, r3
 8001206:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800120a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120e:	484b      	ldr	r0, [pc, #300]	@ (800133c <main+0x2f8>)
 8001210:	f003 fcd0 	bl	8004bb4 <HAL_UART_Transmit>
  
  if (final_version == 0x91 || final_version == 0x92 || final_version == 0xB2) {
 8001214:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8001218:	2b91      	cmp	r3, #145	@ 0x91
 800121a:	d007      	beq.n	800122c <main+0x1e8>
 800121c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8001220:	2b92      	cmp	r3, #146	@ 0x92
 8001222:	d003      	beq.n	800122c <main+0x1e8>
 8001224:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8001228:	2bb2      	cmp	r3, #178	@ 0xb2
 800122a:	d135      	bne.n	8001298 <main+0x254>
    const char* success_msg = "*** RC522 WORKING! Ready for card scanning ***\r\n";
 800122c:	4b4a      	ldr	r3, [pc, #296]	@ (8001358 <main+0x314>)
 800122e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_UART_Transmit(&huart1, (uint8_t*)success_msg, strlen(success_msg), 1000);
 8001232:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8001236:	f7fe ffdb 	bl	80001f0 <strlen>
 800123a:	4603      	mov	r3, r0
 800123c:	b29a      	uxth	r2, r3
 800123e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001242:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8001246:	483d      	ldr	r0, [pc, #244]	@ (800133c <main+0x2f8>)
 8001248:	f003 fcb4 	bl	8004bb4 <HAL_UART_Transmit>
    
    // Test card detection immediately
    const char* test_card_msg = "Initializing card detection...\r\n";
 800124c:	4b43      	ldr	r3, [pc, #268]	@ (800135c <main+0x318>)
 800124e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    HAL_UART_Transmit(&huart1, (uint8_t*)test_card_msg, strlen(test_card_msg), 1000);
 8001252:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8001256:	f7fe ffcb 	bl	80001f0 <strlen>
 800125a:	4603      	mov	r3, r0
 800125c:	b29a      	uxth	r2, r3
 800125e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001262:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8001266:	4835      	ldr	r0, [pc, #212]	@ (800133c <main+0x2f8>)
 8001268:	f003 fca4 	bl	8004bb4 <HAL_UART_Transmit>
    
    // Try to initialize RC522 properly for card detection
    RC522_Init();
 800126c:	f000 fb56 	bl	800191c <RC522_Init>
    HAL_Delay(100);
 8001270:	2064      	movs	r0, #100	@ 0x64
 8001272:	f001 f8b9 	bl	80023e8 <HAL_Delay>
    
    const char* ready_msg = "RC522 ready! Please place an RFID card near the reader.\r\n";
 8001276:	4b3a      	ldr	r3, [pc, #232]	@ (8001360 <main+0x31c>)
 8001278:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_UART_Transmit(&huart1, (uint8_t*)ready_msg, strlen(ready_msg), 1000);
 800127c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001280:	f7fe ffb6 	bl	80001f0 <strlen>
 8001284:	4603      	mov	r3, r0
 8001286:	b29a      	uxth	r2, r3
 8001288:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800128c:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8001290:	482a      	ldr	r0, [pc, #168]	@ (800133c <main+0x2f8>)
 8001292:	f003 fc8f 	bl	8004bb4 <HAL_UART_Transmit>
  if (final_version == 0x91 || final_version == 0x92 || final_version == 0xB2) {
 8001296:	e00f      	b.n	80012b8 <main+0x274>
  } else {
    const char* fail_msg = "*** RC522 FAILED! Check hardware and RST pin ***\r\n";
 8001298:	4b32      	ldr	r3, [pc, #200]	@ (8001364 <main+0x320>)
 800129a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    HAL_UART_Transmit(&huart1, (uint8_t*)fail_msg, strlen(fail_msg), 1000);
 800129e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80012a2:	f7fe ffa5 	bl	80001f0 <strlen>
 80012a6:	4603      	mov	r3, r0
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ae:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 80012b2:	4822      	ldr	r0, [pc, #136]	@ (800133c <main+0x2f8>)
 80012b4:	f003 fc7e 	bl	8004bb4 <HAL_UART_Transmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    if (system_ready) {
 80012b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001368 <main+0x324>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d035      	beq.n	800132c <main+0x2e8>
      uint32_t current_time = HAL_GetTick();
 80012c0:	f001 f886 	bl	80023d0 <HAL_GetTick>
 80012c4:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
      
      // Debug: Periodic status removed to keep UART1 free for ESP32
      
      // Check for RFID cards periodically
      if (current_time - last_card_check >= CARD_CHECK_INTERVAL_MS) {
 80012c8:	4b28      	ldr	r3, [pc, #160]	@ (800136c <main+0x328>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80012d6:	d305      	bcc.n	80012e4 <main+0x2a0>
        // Debug messages disabled to keep UART1 free for ESP32 communication
        // Use Debug_Printf for debug output if needed
        
        Process_RFID();
 80012d8:	f7ff fd8c 	bl	8000df4 <Process_RFID>
        last_card_check = current_time;
 80012dc:	4a23      	ldr	r2, [pc, #140]	@ (800136c <main+0x328>)
 80012de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012e2:	6013      	str	r3, [r2, #0]
      }
      
      // Check weight periodically
      if (current_time - last_weight_check >= WEIGHT_CHECK_INTERVAL_MS) {
 80012e4:	4b22      	ldr	r3, [pc, #136]	@ (8001370 <main+0x32c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80012f2:	d305      	bcc.n	8001300 <main+0x2bc>
        Process_Weight();
 80012f4:	f7ff fe0a 	bl	8000f0c <Process_Weight>
        last_weight_check = current_time;
 80012f8:	4a1d      	ldr	r2, [pc, #116]	@ (8001370 <main+0x32c>)
 80012fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80012fe:	6013      	str	r3, [r2, #0]
      }
      
      // Process any incoming ESP32 messages
      SimpleProtocol_ProcessReceivedData();
 8001300:	f000 fd3e 	bl	8001d80 <SimpleProtocol_ProcessReceivedData>
      
      // Debug: Print registered cards every 30 seconds
      static uint32_t last_debug_time = 0;
      if (current_time - last_debug_time >= 30000) {
 8001304:	4b1b      	ldr	r3, [pc, #108]	@ (8001374 <main+0x330>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	f247 522f 	movw	r2, #29999	@ 0x752f
 8001312:	4293      	cmp	r3, r2
 8001314:	d906      	bls.n	8001324 <main+0x2e0>
        Debug_Printf("System running... Cards registered\r\n");
 8001316:	4818      	ldr	r0, [pc, #96]	@ (8001378 <main+0x334>)
 8001318:	f7ff fc59 	bl	8000bce <Debug_Printf>
        last_debug_time = current_time;
 800131c:	4a15      	ldr	r2, [pc, #84]	@ (8001374 <main+0x330>)
 800131e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001322:	6013      	str	r3, [r2, #0]
      
      // Watchdog refresh (if enabled)
      // HAL_IWDG_Refresh(&hiwdg);
      
      // Small delay to prevent excessive CPU usage
      HAL_Delay(10);
 8001324:	200a      	movs	r0, #10
 8001326:	f001 f85f 	bl	80023e8 <HAL_Delay>
 800132a:	e7c5      	b.n	80012b8 <main+0x274>
        Status_LED_Control(2, blink_state);
        blink_state = !blink_state;
        blink_time = HAL_GetTick();
      }
#endif
      HAL_Delay(100);
 800132c:	2064      	movs	r0, #100	@ 0x64
 800132e:	f001 f85b 	bl	80023e8 <HAL_Delay>
    if (system_ready) {
 8001332:	e7c1      	b.n	80012b8 <main+0x274>
 8001334:	40020400 	.word	0x40020400
 8001338:	08006b40 	.word	0x08006b40
 800133c:	20000120 	.word	0x20000120
 8001340:	08006b58 	.word	0x08006b58
 8001344:	08006b78 	.word	0x08006b78
 8001348:	20000080 	.word	0x20000080
 800134c:	08006b94 	.word	0x08006b94
 8001350:	08006bcc 	.word	0x08006bcc
 8001354:	08006c00 	.word	0x08006c00
 8001358:	08006c28 	.word	0x08006c28
 800135c:	08006c5c 	.word	0x08006c5c
 8001360:	08006c80 	.word	0x08006c80
 8001364:	08006cbc 	.word	0x08006cbc
 8001368:	20000180 	.word	0x20000180
 800136c:	20000174 	.word	0x20000174
 8001370:	20000178 	.word	0x20000178
 8001374:	200001a8 	.word	0x200001a8
 8001378:	08006cf0 	.word	0x08006cf0

0800137c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b094      	sub	sp, #80	@ 0x50
 8001380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001382:	f107 0320 	add.w	r3, r7, #32
 8001386:	2230      	movs	r2, #48	@ 0x30
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f004 fcb6 	bl	8005cfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001390:	f107 030c 	add.w	r3, r7, #12
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a0:	2300      	movs	r3, #0
 80013a2:	60bb      	str	r3, [r7, #8]
 80013a4:	4b28      	ldr	r3, [pc, #160]	@ (8001448 <SystemClock_Config+0xcc>)
 80013a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a8:	4a27      	ldr	r2, [pc, #156]	@ (8001448 <SystemClock_Config+0xcc>)
 80013aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b0:	4b25      	ldr	r3, [pc, #148]	@ (8001448 <SystemClock_Config+0xcc>)
 80013b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <SystemClock_Config+0xd0>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013c8:	4a20      	ldr	r2, [pc, #128]	@ (800144c <SystemClock_Config+0xd0>)
 80013ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ce:	6013      	str	r3, [r2, #0]
 80013d0:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <SystemClock_Config+0xd0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013dc:	2302      	movs	r3, #2
 80013de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e0:	2301      	movs	r3, #1
 80013e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013e4:	2310      	movs	r3, #16
 80013e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e8:	2302      	movs	r3, #2
 80013ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013ec:	2300      	movs	r3, #0
 80013ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013f0:	2308      	movs	r3, #8
 80013f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80013f4:	2354      	movs	r3, #84	@ 0x54
 80013f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013fc:	2304      	movs	r3, #4
 80013fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001400:	f107 0320 	add.w	r3, r7, #32
 8001404:	4618      	mov	r0, r3
 8001406:	f001 fb95 	bl	8002b34 <HAL_RCC_OscConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001410:	f000 f96e 	bl	80016f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001414:	230f      	movs	r3, #15
 8001416:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001418:	2302      	movs	r3, #2
 800141a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001420:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001424:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001426:	2300      	movs	r3, #0
 8001428:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	2102      	movs	r1, #2
 8001430:	4618      	mov	r0, r3
 8001432:	f001 fdf7 	bl	8003024 <HAL_RCC_ClockConfig>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800143c:	f000 f958 	bl	80016f0 <Error_Handler>
  }
}
 8001440:	bf00      	nop
 8001442:	3750      	adds	r7, #80	@ 0x50
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40023800 	.word	0x40023800
 800144c:	40007000 	.word	0x40007000

08001450 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001454:	4b17      	ldr	r3, [pc, #92]	@ (80014b4 <MX_SPI1_Init+0x64>)
 8001456:	4a18      	ldr	r2, [pc, #96]	@ (80014b8 <MX_SPI1_Init+0x68>)
 8001458:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800145a:	4b16      	ldr	r3, [pc, #88]	@ (80014b4 <MX_SPI1_Init+0x64>)
 800145c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001460:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001462:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <MX_SPI1_Init+0x64>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001468:	4b12      	ldr	r3, [pc, #72]	@ (80014b4 <MX_SPI1_Init+0x64>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800146e:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <MX_SPI1_Init+0x64>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <MX_SPI1_Init+0x64>)
 8001476:	2200      	movs	r2, #0
 8001478:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_SPI1_Init+0x64>)
 800147c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001480:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001482:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <MX_SPI1_Init+0x64>)
 8001484:	2218      	movs	r2, #24
 8001486:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001488:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <MX_SPI1_Init+0x64>)
 800148a:	2200      	movs	r2, #0
 800148c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800148e:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <MX_SPI1_Init+0x64>)
 8001490:	2200      	movs	r2, #0
 8001492:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001494:	4b07      	ldr	r3, [pc, #28]	@ (80014b4 <MX_SPI1_Init+0x64>)
 8001496:	2200      	movs	r2, #0
 8001498:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800149a:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <MX_SPI1_Init+0x64>)
 800149c:	220a      	movs	r2, #10
 800149e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014a0:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <MX_SPI1_Init+0x64>)
 80014a2:	f001 ff9f 	bl	80033e4 <HAL_SPI_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014ac:	f000 f920 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000080 	.word	0x20000080
 80014b8:	40013000 	.word	0x40013000

080014bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08a      	sub	sp, #40	@ 0x28
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0318 	add.w	r3, r7, #24
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014da:	463b      	mov	r3, r7
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001598 <MX_TIM2_Init+0xdc>)
 80014e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014ec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80014ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001598 <MX_TIM2_Init+0xdc>)
 80014f0:	2253      	movs	r2, #83	@ 0x53
 80014f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f4:	4b28      	ldr	r3, [pc, #160]	@ (8001598 <MX_TIM2_Init+0xdc>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80014fa:	4b27      	ldr	r3, [pc, #156]	@ (8001598 <MX_TIM2_Init+0xdc>)
 80014fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001500:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001502:	4b25      	ldr	r3, [pc, #148]	@ (8001598 <MX_TIM2_Init+0xdc>)
 8001504:	2200      	movs	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001508:	4b23      	ldr	r3, [pc, #140]	@ (8001598 <MX_TIM2_Init+0xdc>)
 800150a:	2200      	movs	r2, #0
 800150c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800150e:	4822      	ldr	r0, [pc, #136]	@ (8001598 <MX_TIM2_Init+0xdc>)
 8001510:	f002 fcd8 	bl	8003ec4 <HAL_TIM_Base_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800151a:	f000 f8e9 	bl	80016f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800151e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001522:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001524:	f107 0318 	add.w	r3, r7, #24
 8001528:	4619      	mov	r1, r3
 800152a:	481b      	ldr	r0, [pc, #108]	@ (8001598 <MX_TIM2_Init+0xdc>)
 800152c:	f002 fefe 	bl	800432c <HAL_TIM_ConfigClockSource>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001536:	f000 f8db 	bl	80016f0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800153a:	4817      	ldr	r0, [pc, #92]	@ (8001598 <MX_TIM2_Init+0xdc>)
 800153c:	f002 fd11 	bl	8003f62 <HAL_TIM_IC_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001546:	f000 f8d3 	bl	80016f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001552:	f107 0310 	add.w	r3, r7, #16
 8001556:	4619      	mov	r1, r3
 8001558:	480f      	ldr	r0, [pc, #60]	@ (8001598 <MX_TIM2_Init+0xdc>)
 800155a:	f003 fa4b 	bl	80049f4 <HAL_TIMEx_MasterConfigSynchronization>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001564:	f000 f8c4 	bl	80016f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001568:	2300      	movs	r3, #0
 800156a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800156c:	2301      	movs	r3, #1
 800156e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001578:	463b      	mov	r3, r7
 800157a:	2204      	movs	r2, #4
 800157c:	4619      	mov	r1, r3
 800157e:	4806      	ldr	r0, [pc, #24]	@ (8001598 <MX_TIM2_Init+0xdc>)
 8001580:	f002 fe38 	bl	80041f4 <HAL_TIM_IC_ConfigChannel>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800158a:	f000 f8b1 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800158e:	bf00      	nop
 8001590:	3728      	adds	r7, #40	@ 0x28
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	200000d8 	.word	0x200000d8

0800159c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015a0:	4b11      	ldr	r3, [pc, #68]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015a2:	4a12      	ldr	r2, [pc, #72]	@ (80015ec <MX_USART1_UART_Init+0x50>)
 80015a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015ba:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015c0:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015c2:	220c      	movs	r2, #12
 80015c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c6:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015cc:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015d2:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015d4:	f003 fa9e 	bl	8004b14 <HAL_UART_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015de:	f000 f887 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000120 	.word	0x20000120
 80015ec:	40011000 	.word	0x40011000

080015f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b088      	sub	sp, #32
 80015f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f6:	f107 030c 	add.w	r3, r7, #12
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	60da      	str	r2, [r3, #12]
 8001604:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b36      	ldr	r3, [pc, #216]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a35      	ldr	r2, [pc, #212]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b33      	ldr	r3, [pc, #204]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
 8001626:	4b2f      	ldr	r3, [pc, #188]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	4a2e      	ldr	r2, [pc, #184]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6313      	str	r3, [r2, #48]	@ 0x30
 8001632:	4b2c      	ldr	r3, [pc, #176]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	603b      	str	r3, [r7, #0]
 8001642:	4b28      	ldr	r3, [pc, #160]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	4a27      	ldr	r2, [pc, #156]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001648:	f043 0302 	orr.w	r3, r3, #2
 800164c:	6313      	str	r3, [r2, #48]	@ 0x30
 800164e:	4b25      	ldr	r3, [pc, #148]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, HC_TRIG_Pin|ILI9341_CS_Pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	2103      	movs	r1, #3
 800165e:	4822      	ldr	r0, [pc, #136]	@ (80016e8 <MX_GPIO_Init+0xf8>)
 8001660:	f001 fa4e 	bl	8002b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RC522_CS_Pin|RC522_RST_Pin|ILI9341_DC_Pin|ILI9341_RESET_Pin|HX711_SCK_Pin, GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	f241 0107 	movw	r1, #4103	@ 0x1007
 800166a:	4820      	ldr	r0, [pc, #128]	@ (80016ec <MX_GPIO_Init+0xfc>)
 800166c:	f001 fa48 	bl	8002b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : HC_TRIG_Pin ILI9341_CS_Pin */
  GPIO_InitStruct.Pin = HC_TRIG_Pin|ILI9341_CS_Pin;
 8001670:	2303      	movs	r3, #3
 8001672:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001674:	2301      	movs	r3, #1
 8001676:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	4619      	mov	r1, r3
 8001686:	4818      	ldr	r0, [pc, #96]	@ (80016e8 <MX_GPIO_Init+0xf8>)
 8001688:	f001 f876 	bl	8002778 <HAL_GPIO_Init>

  /*Configure GPIO pin : HC_ECHO_Pin */
  GPIO_InitStruct.Pin = HC_ECHO_Pin;
 800168c:	2310      	movs	r3, #16
 800168e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001690:	2300      	movs	r3, #0
 8001692:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HC_ECHO_GPIO_Port, &GPIO_InitStruct);
 8001698:	f107 030c 	add.w	r3, r7, #12
 800169c:	4619      	mov	r1, r3
 800169e:	4812      	ldr	r0, [pc, #72]	@ (80016e8 <MX_GPIO_Init+0xf8>)
 80016a0:	f001 f86a 	bl	8002778 <HAL_GPIO_Init>

  /*Configure GPIO pins : RC522_CS_Pin RC522_RST_Pin ILI9341_DC_Pin ILI9341_RESET_Pin HX711_SCK_Pin */
  GPIO_InitStruct.Pin = RC522_CS_Pin|RC522_RST_Pin|ILI9341_DC_Pin|ILI9341_RESET_Pin|HX711_SCK_Pin;
 80016a4:	f241 0307 	movw	r3, #4103	@ 0x1007
 80016a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016aa:	2301      	movs	r3, #1
 80016ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b6:	f107 030c 	add.w	r3, r7, #12
 80016ba:	4619      	mov	r1, r3
 80016bc:	480b      	ldr	r0, [pc, #44]	@ (80016ec <MX_GPIO_Init+0xfc>)
 80016be:	f001 f85b 	bl	8002778 <HAL_GPIO_Init>

  /*Configure GPIO pin : HX711_DT_Pin */
  GPIO_InitStruct.Pin = HX711_DT_Pin;
 80016c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c8:	2300      	movs	r3, #0
 80016ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HX711_DT_GPIO_Port, &GPIO_InitStruct);
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	4619      	mov	r1, r3
 80016d6:	4805      	ldr	r0, [pc, #20]	@ (80016ec <MX_GPIO_Init+0xfc>)
 80016d8:	f001 f84e 	bl	8002778 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016dc:	bf00      	nop
 80016de:	3720      	adds	r7, #32
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40020800 	.word	0x40020800
 80016ec:	40020400 	.word	0x40020400

080016f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  System_Error_Handler(__FILE__, __LINE__, __FUNCTION__);
 80016f4:	4a03      	ldr	r2, [pc, #12]	@ (8001704 <Error_Handler+0x14>)
 80016f6:	f240 314b 	movw	r1, #843	@ 0x34b
 80016fa:	4803      	ldr	r0, [pc, #12]	@ (8001708 <Error_Handler+0x18>)
 80016fc:	f000 f806 	bl	800170c <System_Error_Handler>
  /* USER CODE END Error_Handler_Debug */
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	08006e0c 	.word	0x08006e0c
 8001708:	08006d18 	.word	0x08006d18

0800170c <System_Error_Handler>:

/**
 * @brief System error handler with detailed reporting
 */
void System_Error_Handler(const char* file, int line, const char* function) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
    Debug_Printf("SYSTEM ERROR!\r\n");
 8001718:	4809      	ldr	r0, [pc, #36]	@ (8001740 <System_Error_Handler+0x34>)
 800171a:	f7ff fa58 	bl	8000bce <Debug_Printf>
    Debug_Printf("File: %s\r\n", file);
 800171e:	68f9      	ldr	r1, [r7, #12]
 8001720:	4808      	ldr	r0, [pc, #32]	@ (8001744 <System_Error_Handler+0x38>)
 8001722:	f7ff fa54 	bl	8000bce <Debug_Printf>
    Debug_Printf("Line: %d\r\n", line);
 8001726:	68b9      	ldr	r1, [r7, #8]
 8001728:	4807      	ldr	r0, [pc, #28]	@ (8001748 <System_Error_Handler+0x3c>)
 800172a:	f7ff fa50 	bl	8000bce <Debug_Printf>
    Debug_Printf("Function: %s\r\n", function);
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	4806      	ldr	r0, [pc, #24]	@ (800174c <System_Error_Handler+0x40>)
 8001732:	f7ff fa4c 	bl	8000bce <Debug_Printf>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001736:	b672      	cpsid	i
}
 8001738:	bf00      	nop
    }
#endif
    
    // Disable interrupts and enter infinite loop
    __disable_irq();
    while(1) {
 800173a:	bf00      	nop
 800173c:	e7fd      	b.n	800173a <System_Error_Handler+0x2e>
 800173e:	bf00      	nop
 8001740:	08006d2c 	.word	0x08006d2c
 8001744:	08006d3c 	.word	0x08006d3c
 8001748:	08006d48 	.word	0x08006d48
 800174c:	08006d54 	.word	0x08006d54

08001750 <RC522_WriteRegister>:
extern UART_HandleTypeDef huart1;

/**
 * @brief Write data to RC522 register
 */
void RC522_WriteRegister(uint8_t addr, uint8_t val) {
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	460a      	mov	r2, r1
 800175a:	71fb      	strb	r3, [r7, #7]
 800175c:	4613      	mov	r3, r2
 800175e:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_data[2];
    tx_data[0] = (addr << 1) & 0x7E;  // Address shifted and write bit
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	b2db      	uxtb	r3, r3
 8001766:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800176a:	b2db      	uxtb	r3, r3
 800176c:	733b      	strb	r3, [r7, #12]
    tx_data[1] = val;
 800176e:	79bb      	ldrb	r3, [r7, #6]
 8001770:	737b      	strb	r3, [r7, #13]
    
    HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	2101      	movs	r1, #1
 8001776:	480a      	ldr	r0, [pc, #40]	@ (80017a0 <RC522_WriteRegister+0x50>)
 8001778:	f001 f9c2 	bl	8002b00 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx_data, 2, HAL_MAX_DELAY);
 800177c:	f107 010c 	add.w	r1, r7, #12
 8001780:	f04f 33ff 	mov.w	r3, #4294967295
 8001784:	2202      	movs	r2, #2
 8001786:	4807      	ldr	r0, [pc, #28]	@ (80017a4 <RC522_WriteRegister+0x54>)
 8001788:	f001 feb5 	bl	80034f6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_SET);
 800178c:	2201      	movs	r2, #1
 800178e:	2101      	movs	r1, #1
 8001790:	4803      	ldr	r0, [pc, #12]	@ (80017a0 <RC522_WriteRegister+0x50>)
 8001792:	f001 f9b5 	bl	8002b00 <HAL_GPIO_WritePin>
}
 8001796:	bf00      	nop
 8001798:	3710      	adds	r7, #16
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40020400 	.word	0x40020400
 80017a4:	20000080 	.word	0x20000080

080017a8 <RC522_ReadRegister>:

/**
 * @brief Read data from RC522 register
 */
uint8_t RC522_ReadRegister(uint8_t addr) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af02      	add	r7, sp, #8
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data[2];
    uint8_t rx_data[2];
    
    tx_data[0] = ((addr << 1) & 0x7E) | 0x80;  // Address shifted and read bit
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80017be:	b25b      	sxtb	r3, r3
 80017c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80017c4:	b25b      	sxtb	r3, r3
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	733b      	strb	r3, [r7, #12]
    tx_data[1] = 0x00;
 80017ca:	2300      	movs	r3, #0
 80017cc:	737b      	strb	r3, [r7, #13]
    
    HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2101      	movs	r1, #1
 80017d2:	480c      	ldr	r0, [pc, #48]	@ (8001804 <RC522_ReadRegister+0x5c>)
 80017d4:	f001 f994 	bl	8002b00 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, 2, HAL_MAX_DELAY);
 80017d8:	f107 0208 	add.w	r2, r7, #8
 80017dc:	f107 010c 	add.w	r1, r7, #12
 80017e0:	f04f 33ff 	mov.w	r3, #4294967295
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	2302      	movs	r3, #2
 80017e8:	4807      	ldr	r0, [pc, #28]	@ (8001808 <RC522_ReadRegister+0x60>)
 80017ea:	f001 ffc8 	bl	800377e <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_SET);
 80017ee:	2201      	movs	r2, #1
 80017f0:	2101      	movs	r1, #1
 80017f2:	4804      	ldr	r0, [pc, #16]	@ (8001804 <RC522_ReadRegister+0x5c>)
 80017f4:	f001 f984 	bl	8002b00 <HAL_GPIO_WritePin>
    
    return rx_data[1];
 80017f8:	7a7b      	ldrb	r3, [r7, #9]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40020400 	.word	0x40020400
 8001808:	20000080 	.word	0x20000080

0800180c <RC522_SetBitMask>:

/**
 * @brief Set bit mask in register
 */
void RC522_SetBitMask(uint8_t addr, uint8_t mask) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	460a      	mov	r2, r1
 8001816:	71fb      	strb	r3, [r7, #7]
 8001818:	4613      	mov	r3, r2
 800181a:	71bb      	strb	r3, [r7, #6]
    uint8_t val = RC522_ReadRegister(addr);
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff ffc2 	bl	80017a8 <RC522_ReadRegister>
 8001824:	4603      	mov	r3, r0
 8001826:	73fb      	strb	r3, [r7, #15]
    RC522_WriteRegister(addr, val | mask);
 8001828:	7bfa      	ldrb	r2, [r7, #15]
 800182a:	79bb      	ldrb	r3, [r7, #6]
 800182c:	4313      	orrs	r3, r2
 800182e:	b2da      	uxtb	r2, r3
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	4611      	mov	r1, r2
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff8b 	bl	8001750 <RC522_WriteRegister>
}
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <RC522_ClearBitMask>:

/**
 * @brief Clear bit mask in register
 */
void RC522_ClearBitMask(uint8_t addr, uint8_t mask) {
 8001842:	b580      	push	{r7, lr}
 8001844:	b084      	sub	sp, #16
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	460a      	mov	r2, r1
 800184c:	71fb      	strb	r3, [r7, #7]
 800184e:	4613      	mov	r3, r2
 8001850:	71bb      	strb	r3, [r7, #6]
    uint8_t val = RC522_ReadRegister(addr);
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ffa7 	bl	80017a8 <RC522_ReadRegister>
 800185a:	4603      	mov	r3, r0
 800185c:	73fb      	strb	r3, [r7, #15]
    RC522_WriteRegister(addr, val & (~mask));
 800185e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001862:	43db      	mvns	r3, r3
 8001864:	b25a      	sxtb	r2, r3
 8001866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800186a:	4013      	ands	r3, r2
 800186c:	b25b      	sxtb	r3, r3
 800186e:	b2da      	uxtb	r2, r3
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	4611      	mov	r1, r2
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff ff6b 	bl	8001750 <RC522_WriteRegister>
}
 800187a:	bf00      	nop
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <RC522_Reset>:

/**
 * @brief Reset RC522 with improved sequence
 */
void RC522_Reset(void) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
    // Hardware reset if RST pin is defined
    #ifdef RC522_RST_Pin
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	2104      	movs	r1, #4
 800188e:	4817      	ldr	r0, [pc, #92]	@ (80018ec <RC522_Reset+0x68>)
 8001890:	f001 f936 	bl	8002b00 <HAL_GPIO_WritePin>
    HAL_Delay(10);  // Hold reset for 10ms
 8001894:	200a      	movs	r0, #10
 8001896:	f000 fda7 	bl	80023e8 <HAL_Delay>
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_SET);
 800189a:	2201      	movs	r2, #1
 800189c:	2104      	movs	r1, #4
 800189e:	4813      	ldr	r0, [pc, #76]	@ (80018ec <RC522_Reset+0x68>)
 80018a0:	f001 f92e 	bl	8002b00 <HAL_GPIO_WritePin>
    HAL_Delay(50);  // Wait for RC522 to start up
 80018a4:	2032      	movs	r0, #50	@ 0x32
 80018a6:	f000 fd9f 	bl	80023e8 <HAL_Delay>
    #endif
    
    // Software reset command
    RC522_WriteRegister(RC522_REG_COMMAND, RC522_CMD_SOFT_RESET);
 80018aa:	210f      	movs	r1, #15
 80018ac:	2001      	movs	r0, #1
 80018ae:	f7ff ff4f 	bl	8001750 <RC522_WriteRegister>
    HAL_Delay(RC522_RESET_DELAY_MS);
 80018b2:	2032      	movs	r0, #50	@ 0x32
 80018b4:	f000 fd98 	bl	80023e8 <HAL_Delay>
    
    // Wait for reset to complete - check if RC522 is ready
    for (int i = 0; i < 10; i++) {
 80018b8:	2300      	movs	r3, #0
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	e00d      	b.n	80018da <RC522_Reset+0x56>
        uint8_t status = RC522_ReadRegister(RC522_REG_COMMAND);
 80018be:	2001      	movs	r0, #1
 80018c0:	f7ff ff72 	bl	80017a8 <RC522_ReadRegister>
 80018c4:	4603      	mov	r3, r0
 80018c6:	70fb      	strb	r3, [r7, #3]
        if (status == RC522_CMD_IDLE) {
 80018c8:	78fb      	ldrb	r3, [r7, #3]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d009      	beq.n	80018e2 <RC522_Reset+0x5e>
            break;  // Reset completed
        }
        HAL_Delay(10);
 80018ce:	200a      	movs	r0, #10
 80018d0:	f000 fd8a 	bl	80023e8 <HAL_Delay>
    for (int i = 0; i < 10; i++) {
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3301      	adds	r3, #1
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2b09      	cmp	r3, #9
 80018de:	ddee      	ble.n	80018be <RC522_Reset+0x3a>
    }
}
 80018e0:	e000      	b.n	80018e4 <RC522_Reset+0x60>
            break;  // Reset completed
 80018e2:	bf00      	nop
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40020400 	.word	0x40020400

080018f0 <RC522_AntennaOn>:

/**
 * @brief Turn on antenna
 */
void RC522_AntennaOn(void) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
    uint8_t val = RC522_ReadRegister(RC522_REG_TX_CONTROL);
 80018f6:	2014      	movs	r0, #20
 80018f8:	f7ff ff56 	bl	80017a8 <RC522_ReadRegister>
 80018fc:	4603      	mov	r3, r0
 80018fe:	71fb      	strb	r3, [r7, #7]
    if (!(val & 0x03)) {
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	f003 0303 	and.w	r3, r3, #3
 8001906:	2b00      	cmp	r3, #0
 8001908:	d103      	bne.n	8001912 <RC522_AntennaOn+0x22>
        RC522_SetBitMask(RC522_REG_TX_CONTROL, 0x03);
 800190a:	2103      	movs	r1, #3
 800190c:	2014      	movs	r0, #20
 800190e:	f7ff ff7d 	bl	800180c <RC522_SetBitMask>
    }
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <RC522_Init>:
}

/**
 * @brief Initialize RC522 with enhanced sequence
 */
void RC522_Init(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
    // Initialize CS pin to high (not selected)
    HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_SET);
 8001920:	2201      	movs	r2, #1
 8001922:	2101      	movs	r1, #1
 8001924:	4815      	ldr	r0, [pc, #84]	@ (800197c <RC522_Init+0x60>)
 8001926:	f001 f8eb 	bl	8002b00 <HAL_GPIO_WritePin>
    
    // Initialize RST pin if defined
    #ifdef RC522_RST_Pin
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_SET);
 800192a:	2201      	movs	r2, #1
 800192c:	2104      	movs	r1, #4
 800192e:	4813      	ldr	r0, [pc, #76]	@ (800197c <RC522_Init+0x60>)
 8001930:	f001 f8e6 	bl	8002b00 <HAL_GPIO_WritePin>
    #endif
    
    // Wait for power stabilization
    HAL_Delay(100);
 8001934:	2064      	movs	r0, #100	@ 0x64
 8001936:	f000 fd57 	bl	80023e8 <HAL_Delay>
    
    // Reset RC522
    RC522_Reset();
 800193a:	f7ff ffa3 	bl	8001884 <RC522_Reset>
    
    // Additional delay after reset
    HAL_Delay(100);
 800193e:	2064      	movs	r0, #100	@ 0x64
 8001940:	f000 fd52 	bl	80023e8 <HAL_Delay>
    
    // Configure timer
    RC522_WriteRegister(RC522_REG_T_MODE, 0x8D);
 8001944:	218d      	movs	r1, #141	@ 0x8d
 8001946:	202a      	movs	r0, #42	@ 0x2a
 8001948:	f7ff ff02 	bl	8001750 <RC522_WriteRegister>
    RC522_WriteRegister(RC522_REG_T_PRESCALER, 0x3E);
 800194c:	213e      	movs	r1, #62	@ 0x3e
 800194e:	202b      	movs	r0, #43	@ 0x2b
 8001950:	f7ff fefe 	bl	8001750 <RC522_WriteRegister>
    RC522_WriteRegister(RC522_REG_T_RELOAD_L, 30);
 8001954:	211e      	movs	r1, #30
 8001956:	202d      	movs	r0, #45	@ 0x2d
 8001958:	f7ff fefa 	bl	8001750 <RC522_WriteRegister>
    RC522_WriteRegister(RC522_REG_T_RELOAD_H, 0);
 800195c:	2100      	movs	r1, #0
 800195e:	202c      	movs	r0, #44	@ 0x2c
 8001960:	f7ff fef6 	bl	8001750 <RC522_WriteRegister>
    
    // Configure RF
    RC522_WriteRegister(RC522_REG_TX_AUTO, 0x40);
 8001964:	2140      	movs	r1, #64	@ 0x40
 8001966:	2015      	movs	r0, #21
 8001968:	f7ff fef2 	bl	8001750 <RC522_WriteRegister>
    RC522_WriteRegister(RC522_REG_MODE, 0x3D);
 800196c:	213d      	movs	r1, #61	@ 0x3d
 800196e:	2011      	movs	r0, #17
 8001970:	f7ff feee 	bl	8001750 <RC522_WriteRegister>
    
    RC522_AntennaOn();
 8001974:	f7ff ffbc 	bl	80018f0 <RC522_AntennaOn>
}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40020400 	.word	0x40020400

08001980 <RC522_ToCard>:

/**
 * @brief Communicate with card
 */
RC522_Status RC522_ToCard(uint8_t command, uint8_t *sendData, uint8_t sendLen, 
                          uint8_t *backData, uint16_t *backLen) {
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b087      	sub	sp, #28
 8001984:	af00      	add	r7, sp, #0
 8001986:	60b9      	str	r1, [r7, #8]
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	4603      	mov	r3, r0
 800198c:	73fb      	strb	r3, [r7, #15]
 800198e:	4613      	mov	r3, r2
 8001990:	73bb      	strb	r3, [r7, #14]
    RC522_Status status = RC522_ERROR;
 8001992:	2302      	movs	r3, #2
 8001994:	75fb      	strb	r3, [r7, #23]
    uint8_t irqEn = 0x77;
 8001996:	2377      	movs	r3, #119	@ 0x77
 8001998:	75bb      	strb	r3, [r7, #22]
    uint8_t waitIRq = 0x30;
 800199a:	2330      	movs	r3, #48	@ 0x30
 800199c:	757b      	strb	r3, [r7, #21]
    uint8_t lastBits;
    uint8_t n;
    uint16_t i;
    
    switch (command) {
 800199e:	7bfb      	ldrb	r3, [r7, #15]
 80019a0:	2b0c      	cmp	r3, #12
 80019a2:	d006      	beq.n	80019b2 <RC522_ToCard+0x32>
 80019a4:	2b0e      	cmp	r3, #14
 80019a6:	d109      	bne.n	80019bc <RC522_ToCard+0x3c>
        case RC522_CMD_MF_AUTHENT:
            irqEn = 0x12;
 80019a8:	2312      	movs	r3, #18
 80019aa:	75bb      	strb	r3, [r7, #22]
            waitIRq = 0x10;
 80019ac:	2310      	movs	r3, #16
 80019ae:	757b      	strb	r3, [r7, #21]
            break;
 80019b0:	e005      	b.n	80019be <RC522_ToCard+0x3e>
        case RC522_CMD_TRANSCEIVE:
            irqEn = 0x77;
 80019b2:	2377      	movs	r3, #119	@ 0x77
 80019b4:	75bb      	strb	r3, [r7, #22]
            waitIRq = 0x30;
 80019b6:	2330      	movs	r3, #48	@ 0x30
 80019b8:	757b      	strb	r3, [r7, #21]
            break;
 80019ba:	e000      	b.n	80019be <RC522_ToCard+0x3e>
        default:
            break;
 80019bc:	bf00      	nop
    }
    
    RC522_WriteRegister(RC522_REG_COMM_IEN, irqEn | 0x80);
 80019be:	7dbb      	ldrb	r3, [r7, #22]
 80019c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	4619      	mov	r1, r3
 80019c8:	2002      	movs	r0, #2
 80019ca:	f7ff fec1 	bl	8001750 <RC522_WriteRegister>
    RC522_ClearBitMask(RC522_REG_COMM_IRQ, 0x80);
 80019ce:	2180      	movs	r1, #128	@ 0x80
 80019d0:	2004      	movs	r0, #4
 80019d2:	f7ff ff36 	bl	8001842 <RC522_ClearBitMask>
    RC522_SetBitMask(RC522_REG_FIFO_LEVEL, 0x80);
 80019d6:	2180      	movs	r1, #128	@ 0x80
 80019d8:	200a      	movs	r0, #10
 80019da:	f7ff ff17 	bl	800180c <RC522_SetBitMask>
    
    RC522_WriteRegister(RC522_REG_COMMAND, RC522_CMD_IDLE);
 80019de:	2100      	movs	r1, #0
 80019e0:	2001      	movs	r0, #1
 80019e2:	f7ff feb5 	bl	8001750 <RC522_WriteRegister>
    
    // Write data to FIFO
    for (i = 0; i < sendLen; i++) {
 80019e6:	2300      	movs	r3, #0
 80019e8:	827b      	strh	r3, [r7, #18]
 80019ea:	e00a      	b.n	8001a02 <RC522_ToCard+0x82>
        RC522_WriteRegister(RC522_REG_FIFO_DATA, sendData[i]);
 80019ec:	8a7b      	ldrh	r3, [r7, #18]
 80019ee:	68ba      	ldr	r2, [r7, #8]
 80019f0:	4413      	add	r3, r2
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	2009      	movs	r0, #9
 80019f8:	f7ff feaa 	bl	8001750 <RC522_WriteRegister>
    for (i = 0; i < sendLen; i++) {
 80019fc:	8a7b      	ldrh	r3, [r7, #18]
 80019fe:	3301      	adds	r3, #1
 8001a00:	827b      	strh	r3, [r7, #18]
 8001a02:	7bbb      	ldrb	r3, [r7, #14]
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	8a7a      	ldrh	r2, [r7, #18]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d3ef      	bcc.n	80019ec <RC522_ToCard+0x6c>
    }
    
    // Execute command
    RC522_WriteRegister(RC522_REG_COMMAND, command);
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	4619      	mov	r1, r3
 8001a10:	2001      	movs	r0, #1
 8001a12:	f7ff fe9d 	bl	8001750 <RC522_WriteRegister>
    if (command == RC522_CMD_TRANSCEIVE) {
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
 8001a18:	2b0c      	cmp	r3, #12
 8001a1a:	d103      	bne.n	8001a24 <RC522_ToCard+0xa4>
        RC522_SetBitMask(RC522_REG_BIT_FRAMING, 0x80);
 8001a1c:	2180      	movs	r1, #128	@ 0x80
 8001a1e:	200d      	movs	r0, #13
 8001a20:	f7ff fef4 	bl	800180c <RC522_SetBitMask>
    }
    
    // Wait for completion
    i = 2000;
 8001a24:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001a28:	827b      	strh	r3, [r7, #18]
    do {
        n = RC522_ReadRegister(RC522_REG_COMM_IRQ);
 8001a2a:	2004      	movs	r0, #4
 8001a2c:	f7ff febc 	bl	80017a8 <RC522_ReadRegister>
 8001a30:	4603      	mov	r3, r0
 8001a32:	753b      	strb	r3, [r7, #20]
        i--;
 8001a34:	8a7b      	ldrh	r3, [r7, #18]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	827b      	strh	r3, [r7, #18]
    } while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8001a3a:	8a7b      	ldrh	r3, [r7, #18]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d00a      	beq.n	8001a56 <RC522_ToCard+0xd6>
 8001a40:	7d3b      	ldrb	r3, [r7, #20]
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d105      	bne.n	8001a56 <RC522_ToCard+0xd6>
 8001a4a:	7d3a      	ldrb	r2, [r7, #20]
 8001a4c:	7d7b      	ldrb	r3, [r7, #21]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0e9      	beq.n	8001a2a <RC522_ToCard+0xaa>
    
    RC522_ClearBitMask(RC522_REG_BIT_FRAMING, 0x80);
 8001a56:	2180      	movs	r1, #128	@ 0x80
 8001a58:	200d      	movs	r0, #13
 8001a5a:	f7ff fef2 	bl	8001842 <RC522_ClearBitMask>
    
    if (i != 0) {
 8001a5e:	8a7b      	ldrh	r3, [r7, #18]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d057      	beq.n	8001b14 <RC522_ToCard+0x194>
        if (!(RC522_ReadRegister(RC522_REG_ERROR) & 0x1B)) {
 8001a64:	2006      	movs	r0, #6
 8001a66:	f7ff fe9f 	bl	80017a8 <RC522_ReadRegister>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	f003 031b 	and.w	r3, r3, #27
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d14d      	bne.n	8001b10 <RC522_ToCard+0x190>
            status = RC522_OK;
 8001a74:	2300      	movs	r3, #0
 8001a76:	75fb      	strb	r3, [r7, #23]
            
            if (n & irqEn & 0x01) {
 8001a78:	7d3a      	ldrb	r2, [r7, #20]
 8001a7a:	7dbb      	ldrb	r3, [r7, #22]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	f003 0301 	and.w	r3, r3, #1
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <RC522_ToCard+0x10c>
                status = RC522_NOTAG;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	75fb      	strb	r3, [r7, #23]
            }
            
            if (command == RC522_CMD_TRANSCEIVE) {
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	2b0c      	cmp	r3, #12
 8001a90:	d140      	bne.n	8001b14 <RC522_ToCard+0x194>
                n = RC522_ReadRegister(RC522_REG_FIFO_LEVEL);
 8001a92:	200a      	movs	r0, #10
 8001a94:	f7ff fe88 	bl	80017a8 <RC522_ReadRegister>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	753b      	strb	r3, [r7, #20]
                lastBits = RC522_ReadRegister(RC522_REG_CONTROL) & 0x07;
 8001a9c:	200c      	movs	r0, #12
 8001a9e:	f7ff fe83 	bl	80017a8 <RC522_ReadRegister>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	f003 0307 	and.w	r3, r3, #7
 8001aa8:	747b      	strb	r3, [r7, #17]
                if (lastBits) {
 8001aaa:	7c7b      	ldrb	r3, [r7, #17]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d00b      	beq.n	8001ac8 <RC522_ToCard+0x148>
                    *backLen = (n - 1) * 8 + lastBits;
 8001ab0:	7d3b      	ldrb	r3, [r7, #20]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	7c7b      	ldrb	r3, [r7, #17]
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	4413      	add	r3, r2
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ac4:	801a      	strh	r2, [r3, #0]
 8001ac6:	e005      	b.n	8001ad4 <RC522_ToCard+0x154>
                } else {
                    *backLen = n * 8;
 8001ac8:	7d3b      	ldrb	r3, [r7, #20]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ad2:	801a      	strh	r2, [r3, #0]
                }
                
                if (n == 0) {
 8001ad4:	7d3b      	ldrb	r3, [r7, #20]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <RC522_ToCard+0x15e>
                    n = 1;
 8001ada:	2301      	movs	r3, #1
 8001adc:	753b      	strb	r3, [r7, #20]
                }
                if (n > 16) {
 8001ade:	7d3b      	ldrb	r3, [r7, #20]
 8001ae0:	2b10      	cmp	r3, #16
 8001ae2:	d901      	bls.n	8001ae8 <RC522_ToCard+0x168>
                    n = 16;
 8001ae4:	2310      	movs	r3, #16
 8001ae6:	753b      	strb	r3, [r7, #20]
                }
                
                // Read received data from FIFO
                for (i = 0; i < n; i++) {
 8001ae8:	2300      	movs	r3, #0
 8001aea:	827b      	strh	r3, [r7, #18]
 8001aec:	e00a      	b.n	8001b04 <RC522_ToCard+0x184>
                    backData[i] = RC522_ReadRegister(RC522_REG_FIFO_DATA);
 8001aee:	8a7b      	ldrh	r3, [r7, #18]
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	18d4      	adds	r4, r2, r3
 8001af4:	2009      	movs	r0, #9
 8001af6:	f7ff fe57 	bl	80017a8 <RC522_ReadRegister>
 8001afa:	4603      	mov	r3, r0
 8001afc:	7023      	strb	r3, [r4, #0]
                for (i = 0; i < n; i++) {
 8001afe:	8a7b      	ldrh	r3, [r7, #18]
 8001b00:	3301      	adds	r3, #1
 8001b02:	827b      	strh	r3, [r7, #18]
 8001b04:	7d3b      	ldrb	r3, [r7, #20]
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	8a7a      	ldrh	r2, [r7, #18]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d3ef      	bcc.n	8001aee <RC522_ToCard+0x16e>
 8001b0e:	e001      	b.n	8001b14 <RC522_ToCard+0x194>
                }
            }
        } else {
            status = RC522_ERROR;
 8001b10:	2302      	movs	r3, #2
 8001b12:	75fb      	strb	r3, [r7, #23]
        }
    }
    
    return status;
 8001b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	371c      	adds	r7, #28
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd90      	pop	{r4, r7, pc}

08001b1e <RC522_Request>:

/**
 * @brief Request card
 */
RC522_Status RC522_Request(uint8_t reqMode, uint8_t *TagType) {
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b086      	sub	sp, #24
 8001b22:	af02      	add	r7, sp, #8
 8001b24:	4603      	mov	r3, r0
 8001b26:	6039      	str	r1, [r7, #0]
 8001b28:	71fb      	strb	r3, [r7, #7]
    RC522_Status status;
    uint16_t backBits;
    
    RC522_WriteRegister(RC522_REG_BIT_FRAMING, 0x07);
 8001b2a:	2107      	movs	r1, #7
 8001b2c:	200d      	movs	r0, #13
 8001b2e:	f7ff fe0f 	bl	8001750 <RC522_WriteRegister>
    
    TagType[0] = reqMode;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	79fa      	ldrb	r2, [r7, #7]
 8001b36:	701a      	strb	r2, [r3, #0]
    status = RC522_ToCard(RC522_CMD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	2201      	movs	r2, #1
 8001b42:	6839      	ldr	r1, [r7, #0]
 8001b44:	200c      	movs	r0, #12
 8001b46:	f7ff ff1b 	bl	8001980 <RC522_ToCard>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	73fb      	strb	r3, [r7, #15]
    
    if ((status != RC522_OK) || (backBits != 0x10)) {
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <RC522_Request+0x3c>
 8001b54:	89bb      	ldrh	r3, [r7, #12]
 8001b56:	2b10      	cmp	r3, #16
 8001b58:	d001      	beq.n	8001b5e <RC522_Request+0x40>
        status = RC522_ERROR;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	73fb      	strb	r3, [r7, #15]
    }
    
    return status;
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <RC522_Anticoll>:

/**
 * @brief Anticollision
 */
RC522_Status RC522_Anticoll(uint8_t *serNum) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af02      	add	r7, sp, #8
 8001b6e:	6078      	str	r0, [r7, #4]
    RC522_Status status;
    uint8_t i;
    uint8_t serNumCheck = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	737b      	strb	r3, [r7, #13]
    uint16_t unLen;
    
    RC522_WriteRegister(RC522_REG_BIT_FRAMING, 0x00);
 8001b74:	2100      	movs	r1, #0
 8001b76:	200d      	movs	r0, #13
 8001b78:	f7ff fdea 	bl	8001750 <RC522_WriteRegister>
    
    serNum[0] = PICC_CMD_SEL_CL1;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2293      	movs	r2, #147	@ 0x93
 8001b80:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	3301      	adds	r3, #1
 8001b86:	2220      	movs	r2, #32
 8001b88:	701a      	strb	r2, [r3, #0]
    
    status = RC522_ToCard(RC522_CMD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001b8a:	f107 030a 	add.w	r3, r7, #10
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2202      	movs	r2, #2
 8001b94:	6879      	ldr	r1, [r7, #4]
 8001b96:	200c      	movs	r0, #12
 8001b98:	f7ff fef2 	bl	8001980 <RC522_ToCard>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	73fb      	strb	r3, [r7, #15]
    
    if (status == RC522_OK) {
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d118      	bne.n	8001bd8 <RC522_Anticoll+0x70>
        // Check serial number
        for (i = 0; i < 4; i++) {
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	73bb      	strb	r3, [r7, #14]
 8001baa:	e009      	b.n	8001bc0 <RC522_Anticoll+0x58>
            serNumCheck ^= serNum[i];
 8001bac:	7bbb      	ldrb	r3, [r7, #14]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	781a      	ldrb	r2, [r3, #0]
 8001bb4:	7b7b      	ldrb	r3, [r7, #13]
 8001bb6:	4053      	eors	r3, r2
 8001bb8:	737b      	strb	r3, [r7, #13]
        for (i = 0; i < 4; i++) {
 8001bba:	7bbb      	ldrb	r3, [r7, #14]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	73bb      	strb	r3, [r7, #14]
 8001bc0:	7bbb      	ldrb	r3, [r7, #14]
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	d9f2      	bls.n	8001bac <RC522_Anticoll+0x44>
        }
        if (serNumCheck != serNum[i]) {
 8001bc6:	7bbb      	ldrb	r3, [r7, #14]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	4413      	add	r3, r2
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	7b7a      	ldrb	r2, [r7, #13]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d001      	beq.n	8001bd8 <RC522_Anticoll+0x70>
            status = RC522_ERROR;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	73fb      	strb	r3, [r7, #15]
        }
    }
    
    return status;
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <RC522_ReadUID>:
}

/**
 * @brief Read UID from card
 */
RC522_Status RC522_ReadUID(uint8_t *uid) {
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b084      	sub	sp, #16
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
    RC522_Status status;
    uint8_t TagType[2];
    
    status = RC522_Request(PICC_CMD_REQA, TagType);
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	4619      	mov	r1, r3
 8001bf0:	2026      	movs	r0, #38	@ 0x26
 8001bf2:	f7ff ff94 	bl	8001b1e <RC522_Request>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	73fb      	strb	r3, [r7, #15]
    if (status == RC522_OK) {
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d104      	bne.n	8001c0a <RC522_ReadUID+0x28>
        status = RC522_Anticoll(uid);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff ffb1 	bl	8001b68 <RC522_Anticoll>
 8001c06:	4603      	mov	r3, r0
 8001c08:	73fb      	strb	r3, [r7, #15]
    }
    
    return status;
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3710      	adds	r7, #16
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <RC522_Diagnostics>:

/**
 * @brief Comprehensive RC522 diagnostics - DISABLED
 */
void RC522_Diagnostics(void) {
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
    // Diagnostics disabled to keep UART1 free for ESP32 communication
    // Enable RC522_DEBUG_ENABLED to see diagnostics via separate UART
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <RC522_TestSPISettings>:

/**
 * @brief Test different SPI settings - DISABLED  
 */
void RC522_TestSPISettings(void) {
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0
    // SPI settings test disabled to keep UART1 free for ESP32 communication
    // Enable RC522_DEBUG_ENABLED to see test results via separate UART
}
 8001c26:	bf00      	nop
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <IsCardRegistered>:
static uint8_t registered_cards[MAX_REGISTERED_CARDS][4];
static uint8_t registered_count = 0;
static uint8_t rx_buffer[RX_BUFFER_SIZE];
static uint8_t rx_index = 0;

static uint8_t IsCardRegistered(uint8_t* uid) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < registered_count; i++) {
 8001c38:	2300      	movs	r3, #0
 8001c3a:	73fb      	strb	r3, [r7, #15]
 8001c3c:	e010      	b.n	8001c60 <IsCardRegistered+0x30>
        if (memcmp(registered_cards[i], uid, 4) == 0) {
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	4a0c      	ldr	r2, [pc, #48]	@ (8001c74 <IsCardRegistered+0x44>)
 8001c44:	4413      	add	r3, r2
 8001c46:	2204      	movs	r2, #4
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f004 f846 	bl	8005cdc <memcmp>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <IsCardRegistered+0x2a>
            return 1;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e008      	b.n	8001c6c <IsCardRegistered+0x3c>
    for (uint8_t i = 0; i < registered_count; i++) {
 8001c5a:	7bfb      	ldrb	r3, [r7, #15]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	73fb      	strb	r3, [r7, #15]
 8001c60:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <IsCardRegistered+0x48>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	7bfa      	ldrb	r2, [r7, #15]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d3e9      	bcc.n	8001c3e <IsCardRegistered+0xe>
        }
    }
    return 0;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	200001ac 	.word	0x200001ac
 8001c78:	200001fc 	.word	0x200001fc

08001c7c <RegisterCard>:

static uint8_t RegisterCard(uint8_t* uid) {
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
    if (registered_count >= MAX_REGISTERED_CARDS) return 0;
 8001c84:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <RegisterCard+0x4c>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b13      	cmp	r3, #19
 8001c8a:	d901      	bls.n	8001c90 <RegisterCard+0x14>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	e016      	b.n	8001cbe <RegisterCard+0x42>
    if (IsCardRegistered(uid)) return 1;
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f7ff ffcd 	bl	8001c30 <IsCardRegistered>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <RegisterCard+0x24>
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e00e      	b.n	8001cbe <RegisterCard+0x42>
    
    memcpy(registered_cards[registered_count], uid, 4);
 8001ca0:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <RegisterCard+0x4c>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	4a09      	ldr	r2, [pc, #36]	@ (8001ccc <RegisterCard+0x50>)
 8001ca8:	4413      	add	r3, r2
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6812      	ldr	r2, [r2, #0]
 8001cae:	601a      	str	r2, [r3, #0]
    registered_count++;
 8001cb0:	4b05      	ldr	r3, [pc, #20]	@ (8001cc8 <RegisterCard+0x4c>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	4b03      	ldr	r3, [pc, #12]	@ (8001cc8 <RegisterCard+0x4c>)
 8001cba:	701a      	strb	r2, [r3, #0]
    return 1;
 8001cbc:	2301      	movs	r3, #1
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	200001fc 	.word	0x200001fc
 8001ccc:	200001ac 	.word	0x200001ac

08001cd0 <SimpleProtocol_SendRegisteredCard>:

void SimpleProtocol_SendRegisteredCard(uint8_t* uid, float weight) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	ed87 0a00 	vstr	s0, [r7]
    uint8_t buffer[11];
    buffer[0] = PROTOCOL_START_BYTE;
 8001cdc:	23aa      	movs	r3, #170	@ 0xaa
 8001cde:	733b      	strb	r3, [r7, #12]
    buffer[1] = MSG_TYPE_CARD_REGISTERED;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	737b      	strb	r3, [r7, #13]
    memcpy(&buffer[2], uid, 4);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&buffer[6], &weight, 4);
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	f8c7 3012 	str.w	r3, [r7, #18]
    buffer[10] = PROTOCOL_END_BYTE;
 8001cf2:	2355      	movs	r3, #85	@ 0x55
 8001cf4:	75bb      	strb	r3, [r7, #22]
    
    HAL_UART_Transmit(&huart1, buffer, 11, 1000);
 8001cf6:	f107 010c 	add.w	r1, r7, #12
 8001cfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cfe:	220b      	movs	r2, #11
 8001d00:	4803      	ldr	r0, [pc, #12]	@ (8001d10 <SimpleProtocol_SendRegisteredCard+0x40>)
 8001d02:	f002 ff57 	bl	8004bb4 <HAL_UART_Transmit>
}
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000120 	.word	0x20000120

08001d14 <SimpleProtocol_SendUnregisteredCard>:

void SimpleProtocol_SendUnregisteredCard(uint8_t* uid) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
    uint8_t buffer[7];
    buffer[0] = PROTOCOL_START_BYTE;
 8001d1c:	23aa      	movs	r3, #170	@ 0xaa
 8001d1e:	723b      	strb	r3, [r7, #8]
    buffer[1] = MSG_TYPE_CARD_UNREGISTERED;
 8001d20:	2302      	movs	r3, #2
 8001d22:	727b      	strb	r3, [r7, #9]
    memcpy(&buffer[2], uid, 4);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f8c7 300a 	str.w	r3, [r7, #10]
    buffer[6] = PROTOCOL_END_BYTE;
 8001d2c:	2355      	movs	r3, #85	@ 0x55
 8001d2e:	73bb      	strb	r3, [r7, #14]
    
    HAL_UART_Transmit(&huart1, buffer, 7, 1000);
 8001d30:	f107 0108 	add.w	r1, r7, #8
 8001d34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d38:	2207      	movs	r2, #7
 8001d3a:	4803      	ldr	r0, [pc, #12]	@ (8001d48 <SimpleProtocol_SendUnregisteredCard+0x34>)
 8001d3c:	f002 ff3a 	bl	8004bb4 <HAL_UART_Transmit>
}
 8001d40:	bf00      	nop
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000120 	.word	0x20000120

08001d4c <SimpleProtocol_ProcessCardDetection>:

void SimpleProtocol_ProcessCardDetection(uint8_t* uid, float weight) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	ed87 0a00 	vstr	s0, [r7]
    if (IsCardRegistered(uid)) {
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff ff69 	bl	8001c30 <IsCardRegistered>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d005      	beq.n	8001d70 <SimpleProtocol_ProcessCardDetection+0x24>
        SimpleProtocol_SendRegisteredCard(uid, weight);
 8001d64:	ed97 0a00 	vldr	s0, [r7]
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f7ff ffb1 	bl	8001cd0 <SimpleProtocol_SendRegisteredCard>
    } else {
        SimpleProtocol_SendUnregisteredCard(uid);
    }
}
 8001d6e:	e002      	b.n	8001d76 <SimpleProtocol_ProcessCardDetection+0x2a>
        SimpleProtocol_SendUnregisteredCard(uid);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f7ff ffcf 	bl	8001d14 <SimpleProtocol_SendUnregisteredCard>
}
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <SimpleProtocol_ProcessReceivedData>:

/**
 * @brief Process received data from ESP32
 */
void SimpleProtocol_ProcessReceivedData(void) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
    static uint32_t last_timeout_check = 0;
    uint32_t current_time = HAL_GetTick();
 8001d86:	f000 fb23 	bl	80023d0 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]
    
    // Process all available bytes using UART1 (debug disabled)
    uint8_t received_byte;
    while (HAL_UART_Receive(&huart1, &received_byte, 1, 0) == HAL_OK) {
 8001d8c:	e093      	b.n	8001eb6 <SimpleProtocol_ProcessReceivedData+0x136>
        rx_buffer[rx_index] = received_byte;
 8001d8e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	78f9      	ldrb	r1, [r7, #3]
 8001d96:	4b59      	ldr	r3, [pc, #356]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001d98:	5499      	strb	r1, [r3, r2]
        rx_index++;
 8001d9a:	4b57      	ldr	r3, [pc, #348]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	4b55      	ldr	r3, [pc, #340]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001da4:	701a      	strb	r2, [r3, #0]
        last_timeout_check = current_time;
 8001da6:	4a56      	ldr	r2, [pc, #344]	@ (8001f00 <SimpleProtocol_ProcessReceivedData+0x180>)
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	6013      	str	r3, [r2, #0]
        // if (rx_index == 7) {
        //     Debug_Printf("\r\n");
        // }
        
        // Check for start byte
        if (rx_index == 1 && received_byte != PROTOCOL_START_BYTE) {
 8001dac:	4b52      	ldr	r3, [pc, #328]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d106      	bne.n	8001dc2 <SimpleProtocol_ProcessReceivedData+0x42>
 8001db4:	78fb      	ldrb	r3, [r7, #3]
 8001db6:	2baa      	cmp	r3, #170	@ 0xaa
 8001db8:	d003      	beq.n	8001dc2 <SimpleProtocol_ProcessReceivedData+0x42>
            rx_index = 0;
 8001dba:	4b4f      	ldr	r3, [pc, #316]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	701a      	strb	r2, [r3, #0]
            continue;
 8001dc0:	e079      	b.n	8001eb6 <SimpleProtocol_ProcessReceivedData+0x136>
        }
        
        // We need at least 2 bytes to determine message type
        if (rx_index >= 2) {
 8001dc2:	4b4d      	ldr	r3, [pc, #308]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d969      	bls.n	8001e9e <SimpleProtocol_ProcessReceivedData+0x11e>
            uint8_t msg_type = rx_buffer[1];
 8001dca:	4b4c      	ldr	r3, [pc, #304]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001dcc:	785b      	ldrb	r3, [r3, #1]
 8001dce:	73fb      	strb	r3, [r7, #15]
            uint8_t expected_length = 0;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	75fb      	strb	r3, [r7, #23]
            
            switch (msg_type) {
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	d002      	beq.n	8001de0 <SimpleProtocol_ProcessReceivedData+0x60>
 8001dda:	2b04      	cmp	r3, #4
 8001ddc:	d003      	beq.n	8001de6 <SimpleProtocol_ProcessReceivedData+0x66>
 8001dde:	e00d      	b.n	8001dfc <SimpleProtocol_ProcessReceivedData+0x7c>
                case MSG_TYPE_REGISTER_CARD:
                    expected_length = 7; // AA 03 UID[4] 55
 8001de0:	2307      	movs	r3, #7
 8001de2:	75fb      	strb	r3, [r7, #23]
                    break;
 8001de4:	e00f      	b.n	8001e06 <SimpleProtocol_ProcessReceivedData+0x86>
                case MSG_TYPE_VALID_CARDS:
                    // Variable length message: AA 04 LENGTH DATA... CHECKSUM 55
                    if (rx_index >= 3) {
 8001de6:	4b44      	ldr	r3, [pc, #272]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d90a      	bls.n	8001e04 <SimpleProtocol_ProcessReceivedData+0x84>
                        uint8_t data_length = rx_buffer[2];
 8001dee:	4b43      	ldr	r3, [pc, #268]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001df0:	789b      	ldrb	r3, [r3, #2]
 8001df2:	73bb      	strb	r3, [r7, #14]
                        expected_length = 6 + data_length; // AA 04 LENGTH DATA[data_length] CHECKSUM 55
 8001df4:	7bbb      	ldrb	r3, [r7, #14]
 8001df6:	3306      	adds	r3, #6
 8001df8:	75fb      	strb	r3, [r7, #23]
                    }
                    break;
 8001dfa:	e003      	b.n	8001e04 <SimpleProtocol_ProcessReceivedData+0x84>
                default:
                    // Unknown message type, reset and try again
                    rx_index = 0;
 8001dfc:	4b3e      	ldr	r3, [pc, #248]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	701a      	strb	r2, [r3, #0]
                    continue;
 8001e02:	e058      	b.n	8001eb6 <SimpleProtocol_ProcessReceivedData+0x136>
                    break;
 8001e04:	bf00      	nop
            }
            
            // Check if we have complete message
            if (expected_length > 0 && rx_index >= expected_length) {
 8001e06:	7dfb      	ldrb	r3, [r7, #23]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d048      	beq.n	8001e9e <SimpleProtocol_ProcessReceivedData+0x11e>
 8001e0c:	4b3a      	ldr	r3, [pc, #232]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	7dfa      	ldrb	r2, [r7, #23]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d843      	bhi.n	8001e9e <SimpleProtocol_ProcessReceivedData+0x11e>
                // Verify end byte
                if (rx_buffer[expected_length - 1] == PROTOCOL_END_BYTE) {
 8001e16:	7dfb      	ldrb	r3, [r7, #23]
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	4a38      	ldr	r2, [pc, #224]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001e1c:	5cd3      	ldrb	r3, [r2, r3]
 8001e1e:	2b55      	cmp	r3, #85	@ 0x55
 8001e20:	d135      	bne.n	8001e8e <SimpleProtocol_ProcessReceivedData+0x10e>
                    // Process the message
                    if (msg_type == MSG_TYPE_REGISTER_CARD) {
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	2b03      	cmp	r3, #3
 8001e26:	d105      	bne.n	8001e34 <SimpleProtocol_ProcessReceivedData+0xb4>
                        // Extract UID from message: AA 03 UID[4] 55
                        uint8_t* uid = &rx_buffer[2];
 8001e28:	4b36      	ldr	r3, [pc, #216]	@ (8001f04 <SimpleProtocol_ProcessReceivedData+0x184>)
 8001e2a:	607b      	str	r3, [r7, #4]
                        
                        // Register the new card
                        if (RegisterCard(uid)) {
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7ff ff25 	bl	8001c7c <RegisterCard>
 8001e32:	e02c      	b.n	8001e8e <SimpleProtocol_ProcessReceivedData+0x10e>
                            // Debug disabled to free UART1 
                            // Debug_Printf("STM32: Card registered: %02X:%02X:%02X:%02X (Total: %d)\r\n", 
                            //            uid[0], uid[1], uid[2], uid[3], registered_count);
                        }
                    } else if (msg_type == MSG_TYPE_VALID_CARDS) {
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	d129      	bne.n	8001e8e <SimpleProtocol_ProcessReceivedData+0x10e>
                        // Process valid cards list from ESP32
                        uint8_t data_length = rx_buffer[2];
 8001e3a:	4b30      	ldr	r3, [pc, #192]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001e3c:	789b      	ldrb	r3, [r3, #2]
 8001e3e:	737b      	strb	r3, [r7, #13]
                        uint8_t num_cards = data_length / 4; // Each card is 4 bytes
 8001e40:	7b7b      	ldrb	r3, [r7, #13]
 8001e42:	089b      	lsrs	r3, r3, #2
 8001e44:	733b      	strb	r3, [r7, #12]
                        
                        // Clear existing registered cards and load new ones
                        registered_count = 0;
 8001e46:	4b30      	ldr	r3, [pc, #192]	@ (8001f08 <SimpleProtocol_ProcessReceivedData+0x188>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
                        
                        for (uint8_t i = 0; i < num_cards && i < MAX_REGISTERED_CARDS; i++) {
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	75bb      	strb	r3, [r7, #22]
 8001e50:	e016      	b.n	8001e80 <SimpleProtocol_ProcessReceivedData+0x100>
                            uint8_t* uid = &rx_buffer[3 + (i * 4)];
 8001e52:	7dbb      	ldrb	r3, [r7, #22]
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	3303      	adds	r3, #3
 8001e58:	4a28      	ldr	r2, [pc, #160]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001e5a:	4413      	add	r3, r2
 8001e5c:	60bb      	str	r3, [r7, #8]
                            memcpy(registered_cards[registered_count], uid, 4);
 8001e5e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f08 <SimpleProtocol_ProcessReceivedData+0x188>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4a29      	ldr	r2, [pc, #164]	@ (8001f0c <SimpleProtocol_ProcessReceivedData+0x18c>)
 8001e66:	4413      	add	r3, r2
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	6812      	ldr	r2, [r2, #0]
 8001e6c:	601a      	str	r2, [r3, #0]
                            registered_count++;
 8001e6e:	4b26      	ldr	r3, [pc, #152]	@ (8001f08 <SimpleProtocol_ProcessReceivedData+0x188>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	3301      	adds	r3, #1
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	4b24      	ldr	r3, [pc, #144]	@ (8001f08 <SimpleProtocol_ProcessReceivedData+0x188>)
 8001e78:	701a      	strb	r2, [r3, #0]
                        for (uint8_t i = 0; i < num_cards && i < MAX_REGISTERED_CARDS; i++) {
 8001e7a:	7dbb      	ldrb	r3, [r7, #22]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	75bb      	strb	r3, [r7, #22]
 8001e80:	7dba      	ldrb	r2, [r7, #22]
 8001e82:	7b3b      	ldrb	r3, [r7, #12]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d202      	bcs.n	8001e8e <SimpleProtocol_ProcessReceivedData+0x10e>
 8001e88:	7dbb      	ldrb	r3, [r7, #22]
 8001e8a:	2b13      	cmp	r3, #19
 8001e8c:	d9e1      	bls.n	8001e52 <SimpleProtocol_ProcessReceivedData+0xd2>
                        // Debug_Printf("STM32: Loaded %d cards from ESP32\r\n", registered_count);
                    }
                }
                
                // Reset buffer after processing (successful or not)
                rx_index = 0;
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
                memset(rx_buffer, 0, sizeof(rx_buffer));
 8001e94:	2220      	movs	r2, #32
 8001e96:	2100      	movs	r1, #0
 8001e98:	4818      	ldr	r0, [pc, #96]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001e9a:	f003 ff2f 	bl	8005cfc <memset>
            }
        }
        
        // Prevent buffer overflow
        if (rx_index >= sizeof(rx_buffer)) {
 8001e9e:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b1f      	cmp	r3, #31
 8001ea4:	d907      	bls.n	8001eb6 <SimpleProtocol_ProcessReceivedData+0x136>
            rx_index = 0;
 8001ea6:	4b14      	ldr	r3, [pc, #80]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	701a      	strb	r2, [r3, #0]
            memset(rx_buffer, 0, sizeof(rx_buffer));
 8001eac:	2220      	movs	r2, #32
 8001eae:	2100      	movs	r1, #0
 8001eb0:	4812      	ldr	r0, [pc, #72]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001eb2:	f003 ff23 	bl	8005cfc <memset>
    while (HAL_UART_Receive(&huart1, &received_byte, 1, 0) == HAL_OK) {
 8001eb6:	1cf9      	adds	r1, r7, #3
 8001eb8:	2300      	movs	r3, #0
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4814      	ldr	r0, [pc, #80]	@ (8001f10 <SimpleProtocol_ProcessReceivedData+0x190>)
 8001ebe:	f002 ff04 	bl	8004cca <HAL_UART_Receive>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f43f af62 	beq.w	8001d8e <SimpleProtocol_ProcessReceivedData+0xe>
        }
    }
    
    // Timeout check: if we have partial data but no new bytes for too long, reset
    if (rx_index > 0 && (current_time - last_timeout_check) > 200) {
 8001eca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00d      	beq.n	8001eee <SimpleProtocol_ProcessReceivedData+0x16e>
 8001ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <SimpleProtocol_ProcessReceivedData+0x180>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2bc8      	cmp	r3, #200	@ 0xc8
 8001edc:	d907      	bls.n	8001eee <SimpleProtocol_ProcessReceivedData+0x16e>
        rx_index = 0;
 8001ede:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <SimpleProtocol_ProcessReceivedData+0x178>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	701a      	strb	r2, [r3, #0]
        memset(rx_buffer, 0, sizeof(rx_buffer));
 8001ee4:	2220      	movs	r2, #32
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	4804      	ldr	r0, [pc, #16]	@ (8001efc <SimpleProtocol_ProcessReceivedData+0x17c>)
 8001eea:	f003 ff07 	bl	8005cfc <memset>
    }
}
 8001eee:	bf00      	nop
 8001ef0:	3718      	adds	r7, #24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000220 	.word	0x20000220
 8001efc:	20000200 	.word	0x20000200
 8001f00:	20000224 	.word	0x20000224
 8001f04:	20000202 	.word	0x20000202
 8001f08:	200001fc 	.word	0x200001fc
 8001f0c:	200001ac 	.word	0x200001ac
 8001f10:	20000120 	.word	0x20000120

08001f14 <SimpleProtocol_Init>:

/**
 * @brief Initialize protocol with some default registered cards
 */
void SimpleProtocol_Init(void) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
    // Add some default registered cards for testing
    uint8_t default_card1[4] = {0x12, 0x34, 0x56, 0x78};
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <SimpleProtocol_Init+0x34>)
 8001f1c:	607b      	str	r3, [r7, #4]
    uint8_t default_card2[4] = {0xAB, 0xCD, 0xEF, 0x01};
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <SimpleProtocol_Init+0x38>)
 8001f20:	603b      	str	r3, [r7, #0]
    
    RegisterCard(default_card1);
 8001f22:	1d3b      	adds	r3, r7, #4
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fea9 	bl	8001c7c <RegisterCard>
    RegisterCard(default_card2);
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff fea5 	bl	8001c7c <RegisterCard>
    
    Debug_Printf("STM32: Protocol initialized with %d default cards\r\n", registered_count);
 8001f32:	4b07      	ldr	r3, [pc, #28]	@ (8001f50 <SimpleProtocol_Init+0x3c>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	4619      	mov	r1, r3
 8001f38:	4806      	ldr	r0, [pc, #24]	@ (8001f54 <SimpleProtocol_Init+0x40>)
 8001f3a:	f7fe fe48 	bl	8000bce <Debug_Printf>
}
 8001f3e:	bf00      	nop
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	78563412 	.word	0x78563412
 8001f4c:	01efcdab 	.word	0x01efcdab
 8001f50:	200001fc 	.word	0x200001fc
 8001f54:	08006d64 	.word	0x08006d64

08001f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	4b10      	ldr	r3, [pc, #64]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f66:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	603b      	str	r3, [r7, #0]
 8001f7e:	4b09      	ldr	r3, [pc, #36]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	4a08      	ldr	r2, [pc, #32]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8a:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800

08001fa8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08a      	sub	sp, #40	@ 0x28
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a1d      	ldr	r2, [pc, #116]	@ (800203c <HAL_SPI_MspInit+0x94>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d133      	bne.n	8002032 <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	4b1c      	ldr	r3, [pc, #112]	@ (8002040 <HAL_SPI_MspInit+0x98>)
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd2:	4a1b      	ldr	r2, [pc, #108]	@ (8002040 <HAL_SPI_MspInit+0x98>)
 8001fd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fda:	4b19      	ldr	r3, [pc, #100]	@ (8002040 <HAL_SPI_MspInit+0x98>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	4b15      	ldr	r3, [pc, #84]	@ (8002040 <HAL_SPI_MspInit+0x98>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	4a14      	ldr	r2, [pc, #80]	@ (8002040 <HAL_SPI_MspInit+0x98>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff6:	4b12      	ldr	r3, [pc, #72]	@ (8002040 <HAL_SPI_MspInit+0x98>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002002:	23e0      	movs	r3, #224	@ 0xe0
 8002004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002006:	2302      	movs	r3, #2
 8002008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002012:	2305      	movs	r3, #5
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	4619      	mov	r1, r3
 800201c:	4809      	ldr	r0, [pc, #36]	@ (8002044 <HAL_SPI_MspInit+0x9c>)
 800201e:	f000 fbab 	bl	8002778 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002022:	2200      	movs	r2, #0
 8002024:	2100      	movs	r1, #0
 8002026:	2023      	movs	r0, #35	@ 0x23
 8002028:	f000 fadd 	bl	80025e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800202c:	2023      	movs	r0, #35	@ 0x23
 800202e:	f000 faf6 	bl	800261e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002032:	bf00      	nop
 8002034:	3728      	adds	r7, #40	@ 0x28
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40013000 	.word	0x40013000
 8002040:	40023800 	.word	0x40023800
 8002044:	40020000 	.word	0x40020000

08002048 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b08a      	sub	sp, #40	@ 0x28
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	60da      	str	r2, [r3, #12]
 800205e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002068:	d133      	bne.n	80020d2 <HAL_TIM_Base_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	4b1b      	ldr	r3, [pc, #108]	@ (80020dc <HAL_TIM_Base_MspInit+0x94>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	4a1a      	ldr	r2, [pc, #104]	@ (80020dc <HAL_TIM_Base_MspInit+0x94>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	6413      	str	r3, [r2, #64]	@ 0x40
 800207a:	4b18      	ldr	r3, [pc, #96]	@ (80020dc <HAL_TIM_Base_MspInit+0x94>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	613b      	str	r3, [r7, #16]
 8002084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	4b14      	ldr	r3, [pc, #80]	@ (80020dc <HAL_TIM_Base_MspInit+0x94>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	4a13      	ldr	r2, [pc, #76]	@ (80020dc <HAL_TIM_Base_MspInit+0x94>)
 8002090:	f043 0301 	orr.w	r3, r3, #1
 8002094:	6313      	str	r3, [r2, #48]	@ 0x30
 8002096:	4b11      	ldr	r3, [pc, #68]	@ (80020dc <HAL_TIM_Base_MspInit+0x94>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80020a2:	2302      	movs	r3, #2
 80020a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a6:	2302      	movs	r3, #2
 80020a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020b2:	2301      	movs	r3, #1
 80020b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	4619      	mov	r1, r3
 80020bc:	4808      	ldr	r0, [pc, #32]	@ (80020e0 <HAL_TIM_Base_MspInit+0x98>)
 80020be:	f000 fb5b 	bl	8002778 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80020c2:	2200      	movs	r2, #0
 80020c4:	2100      	movs	r1, #0
 80020c6:	201c      	movs	r0, #28
 80020c8:	f000 fa8d 	bl	80025e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020cc:	201c      	movs	r0, #28
 80020ce:	f000 faa6 	bl	800261e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80020d2:	bf00      	nop
 80020d4:	3728      	adds	r7, #40	@ 0x28
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40020000 	.word	0x40020000

080020e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08a      	sub	sp, #40	@ 0x28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a1d      	ldr	r2, [pc, #116]	@ (8002178 <HAL_UART_MspInit+0x94>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d134      	bne.n	8002170 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	4b1c      	ldr	r3, [pc, #112]	@ (800217c <HAL_UART_MspInit+0x98>)
 800210c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210e:	4a1b      	ldr	r2, [pc, #108]	@ (800217c <HAL_UART_MspInit+0x98>)
 8002110:	f043 0310 	orr.w	r3, r3, #16
 8002114:	6453      	str	r3, [r2, #68]	@ 0x44
 8002116:	4b19      	ldr	r3, [pc, #100]	@ (800217c <HAL_UART_MspInit+0x98>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	4b15      	ldr	r3, [pc, #84]	@ (800217c <HAL_UART_MspInit+0x98>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	4a14      	ldr	r2, [pc, #80]	@ (800217c <HAL_UART_MspInit+0x98>)
 800212c:	f043 0301 	orr.w	r3, r3, #1
 8002130:	6313      	str	r3, [r2, #48]	@ 0x30
 8002132:	4b12      	ldr	r3, [pc, #72]	@ (800217c <HAL_UART_MspInit+0x98>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800213e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002142:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002144:	2302      	movs	r3, #2
 8002146:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800214c:	2303      	movs	r3, #3
 800214e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002150:	2307      	movs	r3, #7
 8002152:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	4619      	mov	r1, r3
 800215a:	4809      	ldr	r0, [pc, #36]	@ (8002180 <HAL_UART_MspInit+0x9c>)
 800215c:	f000 fb0c 	bl	8002778 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002160:	2200      	movs	r2, #0
 8002162:	2100      	movs	r1, #0
 8002164:	2025      	movs	r0, #37	@ 0x25
 8002166:	f000 fa3e 	bl	80025e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800216a:	2025      	movs	r0, #37	@ 0x25
 800216c:	f000 fa57 	bl	800261e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002170:	bf00      	nop
 8002172:	3728      	adds	r7, #40	@ 0x28
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40011000 	.word	0x40011000
 800217c:	40023800 	.word	0x40023800
 8002180:	40020000 	.word	0x40020000

08002184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <NMI_Handler+0x4>

0800218c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <HardFault_Handler+0x4>

08002194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <MemManage_Handler+0x4>

0800219c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <BusFault_Handler+0x4>

080021a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <UsageFault_Handler+0x4>

080021ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021da:	f000 f8e5 	bl	80023a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
	...

080021e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021e8:	4802      	ldr	r0, [pc, #8]	@ (80021f4 <TIM2_IRQHandler+0x10>)
 80021ea:	f001 ff13 	bl	8004014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	200000d8 	.word	0x200000d8

080021f8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80021fc:	4802      	ldr	r0, [pc, #8]	@ (8002208 <SPI1_IRQHandler+0x10>)
 80021fe:	f001 fc67 	bl	8003ad0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	20000080 	.word	0x20000080

0800220c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002210:	4802      	ldr	r0, [pc, #8]	@ (800221c <USART1_IRQHandler+0x10>)
 8002212:	f002 fdf1 	bl	8004df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000120 	.word	0x20000120

08002220 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002228:	4a14      	ldr	r2, [pc, #80]	@ (800227c <_sbrk+0x5c>)
 800222a:	4b15      	ldr	r3, [pc, #84]	@ (8002280 <_sbrk+0x60>)
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002234:	4b13      	ldr	r3, [pc, #76]	@ (8002284 <_sbrk+0x64>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d102      	bne.n	8002242 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800223c:	4b11      	ldr	r3, [pc, #68]	@ (8002284 <_sbrk+0x64>)
 800223e:	4a12      	ldr	r2, [pc, #72]	@ (8002288 <_sbrk+0x68>)
 8002240:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002242:	4b10      	ldr	r3, [pc, #64]	@ (8002284 <_sbrk+0x64>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	429a      	cmp	r2, r3
 800224e:	d207      	bcs.n	8002260 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002250:	f003 fd5c 	bl	8005d0c <__errno>
 8002254:	4603      	mov	r3, r0
 8002256:	220c      	movs	r2, #12
 8002258:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800225a:	f04f 33ff 	mov.w	r3, #4294967295
 800225e:	e009      	b.n	8002274 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <_sbrk+0x64>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002266:	4b07      	ldr	r3, [pc, #28]	@ (8002284 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	4a05      	ldr	r2, [pc, #20]	@ (8002284 <_sbrk+0x64>)
 8002270:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002272:	68fb      	ldr	r3, [r7, #12]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20030000 	.word	0x20030000
 8002280:	00000400 	.word	0x00000400
 8002284:	20000228 	.word	0x20000228
 8002288:	20000378 	.word	0x20000378

0800228c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002290:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <SystemInit+0x20>)
 8002292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002296:	4a05      	ldr	r2, [pc, #20]	@ (80022ac <SystemInit+0x20>)
 8002298:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800229c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80022b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022b4:	f7ff ffea 	bl	800228c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022b8:	480c      	ldr	r0, [pc, #48]	@ (80022ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022ba:	490d      	ldr	r1, [pc, #52]	@ (80022f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022bc:	4a0d      	ldr	r2, [pc, #52]	@ (80022f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022c0:	e002      	b.n	80022c8 <LoopCopyDataInit>

080022c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022c6:	3304      	adds	r3, #4

080022c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022cc:	d3f9      	bcc.n	80022c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ce:	4a0a      	ldr	r2, [pc, #40]	@ (80022f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022d0:	4c0a      	ldr	r4, [pc, #40]	@ (80022fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d4:	e001      	b.n	80022da <LoopFillZerobss>

080022d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022d8:	3204      	adds	r2, #4

080022da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022dc:	d3fb      	bcc.n	80022d6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80022de:	f003 fd1b 	bl	8005d18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022e2:	f7fe feaf 	bl	8001044 <main>
  bx  lr    
 80022e6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80022e8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80022ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80022f4:	08006e78 	.word	0x08006e78
  ldr r2, =_sbss
 80022f8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80022fc:	20000378 	.word	0x20000378

08002300 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002300:	e7fe      	b.n	8002300 <ADC_IRQHandler>
	...

08002304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002308:	4b0e      	ldr	r3, [pc, #56]	@ (8002344 <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0d      	ldr	r2, [pc, #52]	@ (8002344 <HAL_Init+0x40>)
 800230e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002312:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002314:	4b0b      	ldr	r3, [pc, #44]	@ (8002344 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <HAL_Init+0x40>)
 800231a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800231e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002320:	4b08      	ldr	r3, [pc, #32]	@ (8002344 <HAL_Init+0x40>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a07      	ldr	r2, [pc, #28]	@ (8002344 <HAL_Init+0x40>)
 8002326:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800232c:	2003      	movs	r0, #3
 800232e:	f000 f94f 	bl	80025d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002332:	200f      	movs	r0, #15
 8002334:	f000 f808 	bl	8002348 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002338:	f7ff fe0e 	bl	8001f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40023c00 	.word	0x40023c00

08002348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002350:	4b12      	ldr	r3, [pc, #72]	@ (800239c <HAL_InitTick+0x54>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	4b12      	ldr	r3, [pc, #72]	@ (80023a0 <HAL_InitTick+0x58>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	4619      	mov	r1, r3
 800235a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800235e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002362:	fbb2 f3f3 	udiv	r3, r2, r3
 8002366:	4618      	mov	r0, r3
 8002368:	f000 f967 	bl	800263a <HAL_SYSTICK_Config>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e00e      	b.n	8002394 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b0f      	cmp	r3, #15
 800237a:	d80a      	bhi.n	8002392 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800237c:	2200      	movs	r2, #0
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	f04f 30ff 	mov.w	r0, #4294967295
 8002384:	f000 f92f 	bl	80025e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002388:	4a06      	ldr	r2, [pc, #24]	@ (80023a4 <HAL_InitTick+0x5c>)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	e000      	b.n	8002394 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000004 	.word	0x20000004
 80023a0:	2000000c 	.word	0x2000000c
 80023a4:	20000008 	.word	0x20000008

080023a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <HAL_IncTick+0x20>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <HAL_IncTick+0x24>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4413      	add	r3, r2
 80023b8:	4a04      	ldr	r2, [pc, #16]	@ (80023cc <HAL_IncTick+0x24>)
 80023ba:	6013      	str	r3, [r2, #0]
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	2000000c 	.word	0x2000000c
 80023cc:	2000022c 	.word	0x2000022c

080023d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return uwTick;
 80023d4:	4b03      	ldr	r3, [pc, #12]	@ (80023e4 <HAL_GetTick+0x14>)
 80023d6:	681b      	ldr	r3, [r3, #0]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	2000022c 	.word	0x2000022c

080023e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023f0:	f7ff ffee 	bl	80023d0 <HAL_GetTick>
 80023f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002400:	d005      	beq.n	800240e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002402:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HAL_Delay+0x44>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	4413      	add	r3, r2
 800240c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800240e:	bf00      	nop
 8002410:	f7ff ffde 	bl	80023d0 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	429a      	cmp	r2, r3
 800241e:	d8f7      	bhi.n	8002410 <HAL_Delay+0x28>
  {
  }
}
 8002420:	bf00      	nop
 8002422:	bf00      	nop
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	2000000c 	.word	0x2000000c

08002430 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002440:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <__NVIC_SetPriorityGrouping+0x44>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002446:	68ba      	ldr	r2, [r7, #8]
 8002448:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800244c:	4013      	ands	r3, r2
 800244e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002458:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800245c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002462:	4a04      	ldr	r2, [pc, #16]	@ (8002474 <__NVIC_SetPriorityGrouping+0x44>)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	60d3      	str	r3, [r2, #12]
}
 8002468:	bf00      	nop
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	e000ed00 	.word	0xe000ed00

08002478 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800247c:	4b04      	ldr	r3, [pc, #16]	@ (8002490 <__NVIC_GetPriorityGrouping+0x18>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	0a1b      	lsrs	r3, r3, #8
 8002482:	f003 0307 	and.w	r3, r3, #7
}
 8002486:	4618      	mov	r0, r3
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	db0b      	blt.n	80024be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	f003 021f 	and.w	r2, r3, #31
 80024ac:	4907      	ldr	r1, [pc, #28]	@ (80024cc <__NVIC_EnableIRQ+0x38>)
 80024ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b2:	095b      	lsrs	r3, r3, #5
 80024b4:	2001      	movs	r0, #1
 80024b6:	fa00 f202 	lsl.w	r2, r0, r2
 80024ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	e000e100 	.word	0xe000e100

080024d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	6039      	str	r1, [r7, #0]
 80024da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	db0a      	blt.n	80024fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	b2da      	uxtb	r2, r3
 80024e8:	490c      	ldr	r1, [pc, #48]	@ (800251c <__NVIC_SetPriority+0x4c>)
 80024ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ee:	0112      	lsls	r2, r2, #4
 80024f0:	b2d2      	uxtb	r2, r2
 80024f2:	440b      	add	r3, r1
 80024f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024f8:	e00a      	b.n	8002510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	4908      	ldr	r1, [pc, #32]	@ (8002520 <__NVIC_SetPriority+0x50>)
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	f003 030f 	and.w	r3, r3, #15
 8002506:	3b04      	subs	r3, #4
 8002508:	0112      	lsls	r2, r2, #4
 800250a:	b2d2      	uxtb	r2, r2
 800250c:	440b      	add	r3, r1
 800250e:	761a      	strb	r2, [r3, #24]
}
 8002510:	bf00      	nop
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	e000e100 	.word	0xe000e100
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002524:	b480      	push	{r7}
 8002526:	b089      	sub	sp, #36	@ 0x24
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f003 0307 	and.w	r3, r3, #7
 8002536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	f1c3 0307 	rsb	r3, r3, #7
 800253e:	2b04      	cmp	r3, #4
 8002540:	bf28      	it	cs
 8002542:	2304      	movcs	r3, #4
 8002544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	3304      	adds	r3, #4
 800254a:	2b06      	cmp	r3, #6
 800254c:	d902      	bls.n	8002554 <NVIC_EncodePriority+0x30>
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3b03      	subs	r3, #3
 8002552:	e000      	b.n	8002556 <NVIC_EncodePriority+0x32>
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	f04f 32ff 	mov.w	r2, #4294967295
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	43da      	mvns	r2, r3
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	401a      	ands	r2, r3
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800256c:	f04f 31ff 	mov.w	r1, #4294967295
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	fa01 f303 	lsl.w	r3, r1, r3
 8002576:	43d9      	mvns	r1, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	4313      	orrs	r3, r2
         );
}
 800257e:	4618      	mov	r0, r3
 8002580:	3724      	adds	r7, #36	@ 0x24
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
	...

0800258c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3b01      	subs	r3, #1
 8002598:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800259c:	d301      	bcc.n	80025a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800259e:	2301      	movs	r3, #1
 80025a0:	e00f      	b.n	80025c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025a2:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <SysTick_Config+0x40>)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3b01      	subs	r3, #1
 80025a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025aa:	210f      	movs	r1, #15
 80025ac:	f04f 30ff 	mov.w	r0, #4294967295
 80025b0:	f7ff ff8e 	bl	80024d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025b4:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <SysTick_Config+0x40>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ba:	4b04      	ldr	r3, [pc, #16]	@ (80025cc <SysTick_Config+0x40>)
 80025bc:	2207      	movs	r2, #7
 80025be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	e000e010 	.word	0xe000e010

080025d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff ff29 	bl	8002430 <__NVIC_SetPriorityGrouping>
}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b086      	sub	sp, #24
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	4603      	mov	r3, r0
 80025ee:	60b9      	str	r1, [r7, #8]
 80025f0:	607a      	str	r2, [r7, #4]
 80025f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025f8:	f7ff ff3e 	bl	8002478 <__NVIC_GetPriorityGrouping>
 80025fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	68b9      	ldr	r1, [r7, #8]
 8002602:	6978      	ldr	r0, [r7, #20]
 8002604:	f7ff ff8e 	bl	8002524 <NVIC_EncodePriority>
 8002608:	4602      	mov	r2, r0
 800260a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800260e:	4611      	mov	r1, r2
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff ff5d 	bl	80024d0 <__NVIC_SetPriority>
}
 8002616:	bf00      	nop
 8002618:	3718      	adds	r7, #24
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
 8002624:	4603      	mov	r3, r0
 8002626:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff ff31 	bl	8002494 <__NVIC_EnableIRQ>
}
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f7ff ffa2 	bl	800258c <SysTick_Config>
 8002648:	4603      	mov	r3, r0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b084      	sub	sp, #16
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002660:	f7ff feb6 	bl	80023d0 <HAL_GetTick>
 8002664:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d008      	beq.n	8002684 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2280      	movs	r2, #128	@ 0x80
 8002676:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e052      	b.n	800272a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f022 0216 	bic.w	r2, r2, #22
 8002692:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	695a      	ldr	r2, [r3, #20]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026a2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d103      	bne.n	80026b4 <HAL_DMA_Abort+0x62>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d007      	beq.n	80026c4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 0208 	bic.w	r2, r2, #8
 80026c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 0201 	bic.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026d4:	e013      	b.n	80026fe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026d6:	f7ff fe7b 	bl	80023d0 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b05      	cmp	r3, #5
 80026e2:	d90c      	bls.n	80026fe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2220      	movs	r2, #32
 80026e8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2203      	movs	r2, #3
 80026ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e015      	b.n	800272a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	2b00      	cmp	r3, #0
 800270a:	d1e4      	bne.n	80026d6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002710:	223f      	movs	r2, #63	@ 0x3f
 8002712:	409a      	lsls	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002732:	b480      	push	{r7}
 8002734:	b083      	sub	sp, #12
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d004      	beq.n	8002750 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2280      	movs	r2, #128	@ 0x80
 800274a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e00c      	b.n	800276a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2205      	movs	r2, #5
 8002754:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0201 	bic.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
	...

08002778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002778:	b480      	push	{r7}
 800277a:	b089      	sub	sp, #36	@ 0x24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002782:	2300      	movs	r3, #0
 8002784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002786:	2300      	movs	r3, #0
 8002788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800278a:	2300      	movs	r3, #0
 800278c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
 8002792:	e177      	b.n	8002a84 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002794:	2201      	movs	r2, #1
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	4013      	ands	r3, r2
 80027a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	f040 8166 	bne.w	8002a7e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d005      	beq.n	80027ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d130      	bne.n	800282c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	2203      	movs	r2, #3
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	43db      	mvns	r3, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4013      	ands	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	68da      	ldr	r2, [r3, #12]
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002800:	2201      	movs	r2, #1
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	43db      	mvns	r3, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4013      	ands	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	091b      	lsrs	r3, r3, #4
 8002816:	f003 0201 	and.w	r2, r3, #1
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	4313      	orrs	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 0303 	and.w	r3, r3, #3
 8002834:	2b03      	cmp	r3, #3
 8002836:	d017      	beq.n	8002868 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	2203      	movs	r2, #3
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4013      	ands	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4313      	orrs	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 0303 	and.w	r3, r3, #3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d123      	bne.n	80028bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	08da      	lsrs	r2, r3, #3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3208      	adds	r2, #8
 800287c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002880:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	220f      	movs	r2, #15
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4013      	ands	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	691a      	ldr	r2, [r3, #16]
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	08da      	lsrs	r2, r3, #3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3208      	adds	r2, #8
 80028b6:	69b9      	ldr	r1, [r7, #24]
 80028b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	2203      	movs	r2, #3
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	4013      	ands	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 0203 	and.w	r2, r3, #3
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f000 80c0 	beq.w	8002a7e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	60fb      	str	r3, [r7, #12]
 8002902:	4b66      	ldr	r3, [pc, #408]	@ (8002a9c <HAL_GPIO_Init+0x324>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002906:	4a65      	ldr	r2, [pc, #404]	@ (8002a9c <HAL_GPIO_Init+0x324>)
 8002908:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800290c:	6453      	str	r3, [r2, #68]	@ 0x44
 800290e:	4b63      	ldr	r3, [pc, #396]	@ (8002a9c <HAL_GPIO_Init+0x324>)
 8002910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002912:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800291a:	4a61      	ldr	r2, [pc, #388]	@ (8002aa0 <HAL_GPIO_Init+0x328>)
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	089b      	lsrs	r3, r3, #2
 8002920:	3302      	adds	r3, #2
 8002922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002926:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	220f      	movs	r2, #15
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	43db      	mvns	r3, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4013      	ands	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a58      	ldr	r2, [pc, #352]	@ (8002aa4 <HAL_GPIO_Init+0x32c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d037      	beq.n	80029b6 <HAL_GPIO_Init+0x23e>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a57      	ldr	r2, [pc, #348]	@ (8002aa8 <HAL_GPIO_Init+0x330>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d031      	beq.n	80029b2 <HAL_GPIO_Init+0x23a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a56      	ldr	r2, [pc, #344]	@ (8002aac <HAL_GPIO_Init+0x334>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d02b      	beq.n	80029ae <HAL_GPIO_Init+0x236>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a55      	ldr	r2, [pc, #340]	@ (8002ab0 <HAL_GPIO_Init+0x338>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d025      	beq.n	80029aa <HAL_GPIO_Init+0x232>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a54      	ldr	r2, [pc, #336]	@ (8002ab4 <HAL_GPIO_Init+0x33c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d01f      	beq.n	80029a6 <HAL_GPIO_Init+0x22e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a53      	ldr	r2, [pc, #332]	@ (8002ab8 <HAL_GPIO_Init+0x340>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d019      	beq.n	80029a2 <HAL_GPIO_Init+0x22a>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a52      	ldr	r2, [pc, #328]	@ (8002abc <HAL_GPIO_Init+0x344>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d013      	beq.n	800299e <HAL_GPIO_Init+0x226>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a51      	ldr	r2, [pc, #324]	@ (8002ac0 <HAL_GPIO_Init+0x348>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d00d      	beq.n	800299a <HAL_GPIO_Init+0x222>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a50      	ldr	r2, [pc, #320]	@ (8002ac4 <HAL_GPIO_Init+0x34c>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d007      	beq.n	8002996 <HAL_GPIO_Init+0x21e>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a4f      	ldr	r2, [pc, #316]	@ (8002ac8 <HAL_GPIO_Init+0x350>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d101      	bne.n	8002992 <HAL_GPIO_Init+0x21a>
 800298e:	2309      	movs	r3, #9
 8002990:	e012      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 8002992:	230a      	movs	r3, #10
 8002994:	e010      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 8002996:	2308      	movs	r3, #8
 8002998:	e00e      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 800299a:	2307      	movs	r3, #7
 800299c:	e00c      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 800299e:	2306      	movs	r3, #6
 80029a0:	e00a      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 80029a2:	2305      	movs	r3, #5
 80029a4:	e008      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 80029a6:	2304      	movs	r3, #4
 80029a8:	e006      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 80029aa:	2303      	movs	r3, #3
 80029ac:	e004      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 80029ae:	2302      	movs	r3, #2
 80029b0:	e002      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 80029b2:	2301      	movs	r3, #1
 80029b4:	e000      	b.n	80029b8 <HAL_GPIO_Init+0x240>
 80029b6:	2300      	movs	r3, #0
 80029b8:	69fa      	ldr	r2, [r7, #28]
 80029ba:	f002 0203 	and.w	r2, r2, #3
 80029be:	0092      	lsls	r2, r2, #2
 80029c0:	4093      	lsls	r3, r2
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029c8:	4935      	ldr	r1, [pc, #212]	@ (8002aa0 <HAL_GPIO_Init+0x328>)
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	089b      	lsrs	r3, r3, #2
 80029ce:	3302      	adds	r3, #2
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029d6:	4b3d      	ldr	r3, [pc, #244]	@ (8002acc <HAL_GPIO_Init+0x354>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	43db      	mvns	r3, r3
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	4013      	ands	r3, r2
 80029e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d003      	beq.n	80029fa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029fa:	4a34      	ldr	r2, [pc, #208]	@ (8002acc <HAL_GPIO_Init+0x354>)
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a00:	4b32      	ldr	r3, [pc, #200]	@ (8002acc <HAL_GPIO_Init+0x354>)
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d003      	beq.n	8002a24 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a24:	4a29      	ldr	r2, [pc, #164]	@ (8002acc <HAL_GPIO_Init+0x354>)
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a2a:	4b28      	ldr	r3, [pc, #160]	@ (8002acc <HAL_GPIO_Init+0x354>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	43db      	mvns	r3, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4013      	ands	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8002acc <HAL_GPIO_Init+0x354>)
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a54:	4b1d      	ldr	r3, [pc, #116]	@ (8002acc <HAL_GPIO_Init+0x354>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	69ba      	ldr	r2, [r7, #24]
 8002a60:	4013      	ands	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a78:	4a14      	ldr	r2, [pc, #80]	@ (8002acc <HAL_GPIO_Init+0x354>)
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	3301      	adds	r3, #1
 8002a82:	61fb      	str	r3, [r7, #28]
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	2b0f      	cmp	r3, #15
 8002a88:	f67f ae84 	bls.w	8002794 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a8c:	bf00      	nop
 8002a8e:	bf00      	nop
 8002a90:	3724      	adds	r7, #36	@ 0x24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40023800 	.word	0x40023800
 8002aa0:	40013800 	.word	0x40013800
 8002aa4:	40020000 	.word	0x40020000
 8002aa8:	40020400 	.word	0x40020400
 8002aac:	40020800 	.word	0x40020800
 8002ab0:	40020c00 	.word	0x40020c00
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	40021400 	.word	0x40021400
 8002abc:	40021800 	.word	0x40021800
 8002ac0:	40021c00 	.word	0x40021c00
 8002ac4:	40022000 	.word	0x40022000
 8002ac8:	40022400 	.word	0x40022400
 8002acc:	40013c00 	.word	0x40013c00

08002ad0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	887b      	ldrh	r3, [r7, #2]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d002      	beq.n	8002aee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	73fb      	strb	r3, [r7, #15]
 8002aec:	e001      	b.n	8002af2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002aee:	2300      	movs	r3, #0
 8002af0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	460b      	mov	r3, r1
 8002b0a:	807b      	strh	r3, [r7, #2]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b10:	787b      	ldrb	r3, [r7, #1]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b16:	887a      	ldrh	r2, [r7, #2]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b1c:	e003      	b.n	8002b26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b1e:	887b      	ldrh	r3, [r7, #2]
 8002b20:	041a      	lsls	r2, r3, #16
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	619a      	str	r2, [r3, #24]
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
	...

08002b34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e267      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d075      	beq.n	8002c3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b52:	4b88      	ldr	r3, [pc, #544]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 030c 	and.w	r3, r3, #12
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	d00c      	beq.n	8002b78 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b5e:	4b85      	ldr	r3, [pc, #532]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b66:	2b08      	cmp	r3, #8
 8002b68:	d112      	bne.n	8002b90 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b6a:	4b82      	ldr	r3, [pc, #520]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b76:	d10b      	bne.n	8002b90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b78:	4b7e      	ldr	r3, [pc, #504]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d05b      	beq.n	8002c3c <HAL_RCC_OscConfig+0x108>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d157      	bne.n	8002c3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e242      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b98:	d106      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x74>
 8002b9a:	4b76      	ldr	r3, [pc, #472]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a75      	ldr	r2, [pc, #468]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	e01d      	b.n	8002be4 <HAL_RCC_OscConfig+0xb0>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bb0:	d10c      	bne.n	8002bcc <HAL_RCC_OscConfig+0x98>
 8002bb2:	4b70      	ldr	r3, [pc, #448]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6f      	ldr	r2, [pc, #444]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002bb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bbc:	6013      	str	r3, [r2, #0]
 8002bbe:	4b6d      	ldr	r3, [pc, #436]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a6c      	ldr	r2, [pc, #432]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	e00b      	b.n	8002be4 <HAL_RCC_OscConfig+0xb0>
 8002bcc:	4b69      	ldr	r3, [pc, #420]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a68      	ldr	r2, [pc, #416]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002bd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	4b66      	ldr	r3, [pc, #408]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a65      	ldr	r2, [pc, #404]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002bde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002be2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d013      	beq.n	8002c14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bec:	f7ff fbf0 	bl	80023d0 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf4:	f7ff fbec 	bl	80023d0 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b64      	cmp	r3, #100	@ 0x64
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e207      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c06:	4b5b      	ldr	r3, [pc, #364]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0xc0>
 8002c12:	e014      	b.n	8002c3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c14:	f7ff fbdc 	bl	80023d0 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c1c:	f7ff fbd8 	bl	80023d0 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b64      	cmp	r3, #100	@ 0x64
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e1f3      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c2e:	4b51      	ldr	r3, [pc, #324]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f0      	bne.n	8002c1c <HAL_RCC_OscConfig+0xe8>
 8002c3a:	e000      	b.n	8002c3e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d063      	beq.n	8002d12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c4a:	4b4a      	ldr	r3, [pc, #296]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00b      	beq.n	8002c6e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c56:	4b47      	ldr	r3, [pc, #284]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c5e:	2b08      	cmp	r3, #8
 8002c60:	d11c      	bne.n	8002c9c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c62:	4b44      	ldr	r3, [pc, #272]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d116      	bne.n	8002c9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c6e:	4b41      	ldr	r3, [pc, #260]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d005      	beq.n	8002c86 <HAL_RCC_OscConfig+0x152>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d001      	beq.n	8002c86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e1c7      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c86:	4b3b      	ldr	r3, [pc, #236]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	4937      	ldr	r1, [pc, #220]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c9a:	e03a      	b.n	8002d12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d020      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ca4:	4b34      	ldr	r3, [pc, #208]	@ (8002d78 <HAL_RCC_OscConfig+0x244>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002caa:	f7ff fb91 	bl	80023d0 <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cb2:	f7ff fb8d 	bl	80023d0 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e1a8      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc4:	4b2b      	ldr	r3, [pc, #172]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0f0      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cd0:	4b28      	ldr	r3, [pc, #160]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	4925      	ldr	r1, [pc, #148]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	600b      	str	r3, [r1, #0]
 8002ce4:	e015      	b.n	8002d12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ce6:	4b24      	ldr	r3, [pc, #144]	@ (8002d78 <HAL_RCC_OscConfig+0x244>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cec:	f7ff fb70 	bl	80023d0 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cf2:	e008      	b.n	8002d06 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf4:	f7ff fb6c 	bl	80023d0 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e187      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d06:	4b1b      	ldr	r3, [pc, #108]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1f0      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d036      	beq.n	8002d8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d016      	beq.n	8002d54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d26:	4b15      	ldr	r3, [pc, #84]	@ (8002d7c <HAL_RCC_OscConfig+0x248>)
 8002d28:	2201      	movs	r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2c:	f7ff fb50 	bl	80023d0 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d34:	f7ff fb4c 	bl	80023d0 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e167      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d46:	4b0b      	ldr	r3, [pc, #44]	@ (8002d74 <HAL_RCC_OscConfig+0x240>)
 8002d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f0      	beq.n	8002d34 <HAL_RCC_OscConfig+0x200>
 8002d52:	e01b      	b.n	8002d8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d54:	4b09      	ldr	r3, [pc, #36]	@ (8002d7c <HAL_RCC_OscConfig+0x248>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d5a:	f7ff fb39 	bl	80023d0 <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d60:	e00e      	b.n	8002d80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d62:	f7ff fb35 	bl	80023d0 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d907      	bls.n	8002d80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e150      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
 8002d74:	40023800 	.word	0x40023800
 8002d78:	42470000 	.word	0x42470000
 8002d7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d80:	4b88      	ldr	r3, [pc, #544]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1ea      	bne.n	8002d62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0304 	and.w	r3, r3, #4
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f000 8097 	beq.w	8002ec8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d9e:	4b81      	ldr	r3, [pc, #516]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10f      	bne.n	8002dca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	4b7d      	ldr	r3, [pc, #500]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db2:	4a7c      	ldr	r2, [pc, #496]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002db8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dba:	4b7a      	ldr	r3, [pc, #488]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dca:	4b77      	ldr	r3, [pc, #476]	@ (8002fa8 <HAL_RCC_OscConfig+0x474>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d118      	bne.n	8002e08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd6:	4b74      	ldr	r3, [pc, #464]	@ (8002fa8 <HAL_RCC_OscConfig+0x474>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a73      	ldr	r2, [pc, #460]	@ (8002fa8 <HAL_RCC_OscConfig+0x474>)
 8002ddc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002de0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de2:	f7ff faf5 	bl	80023d0 <HAL_GetTick>
 8002de6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de8:	e008      	b.n	8002dfc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dea:	f7ff faf1 	bl	80023d0 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d901      	bls.n	8002dfc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e10c      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dfc:	4b6a      	ldr	r3, [pc, #424]	@ (8002fa8 <HAL_RCC_OscConfig+0x474>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d0f0      	beq.n	8002dea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d106      	bne.n	8002e1e <HAL_RCC_OscConfig+0x2ea>
 8002e10:	4b64      	ldr	r3, [pc, #400]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e14:	4a63      	ldr	r2, [pc, #396]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e16:	f043 0301 	orr.w	r3, r3, #1
 8002e1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e1c:	e01c      	b.n	8002e58 <HAL_RCC_OscConfig+0x324>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b05      	cmp	r3, #5
 8002e24:	d10c      	bne.n	8002e40 <HAL_RCC_OscConfig+0x30c>
 8002e26:	4b5f      	ldr	r3, [pc, #380]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2a:	4a5e      	ldr	r2, [pc, #376]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e2c:	f043 0304 	orr.w	r3, r3, #4
 8002e30:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e32:	4b5c      	ldr	r3, [pc, #368]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e36:	4a5b      	ldr	r2, [pc, #364]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e3e:	e00b      	b.n	8002e58 <HAL_RCC_OscConfig+0x324>
 8002e40:	4b58      	ldr	r3, [pc, #352]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e44:	4a57      	ldr	r2, [pc, #348]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e46:	f023 0301 	bic.w	r3, r3, #1
 8002e4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e4c:	4b55      	ldr	r3, [pc, #340]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e50:	4a54      	ldr	r2, [pc, #336]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e52:	f023 0304 	bic.w	r3, r3, #4
 8002e56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d015      	beq.n	8002e8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e60:	f7ff fab6 	bl	80023d0 <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e66:	e00a      	b.n	8002e7e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e68:	f7ff fab2 	bl	80023d0 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e0cb      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e7e:	4b49      	ldr	r3, [pc, #292]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0ee      	beq.n	8002e68 <HAL_RCC_OscConfig+0x334>
 8002e8a:	e014      	b.n	8002eb6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e8c:	f7ff faa0 	bl	80023d0 <HAL_GetTick>
 8002e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e92:	e00a      	b.n	8002eaa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e94:	f7ff fa9c 	bl	80023d0 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e0b5      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eaa:	4b3e      	ldr	r3, [pc, #248]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1ee      	bne.n	8002e94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eb6:	7dfb      	ldrb	r3, [r7, #23]
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d105      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ebc:	4b39      	ldr	r3, [pc, #228]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec0:	4a38      	ldr	r2, [pc, #224]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002ec2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ec6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 80a1 	beq.w	8003014 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ed2:	4b34      	ldr	r3, [pc, #208]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 030c 	and.w	r3, r3, #12
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d05c      	beq.n	8002f98 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d141      	bne.n	8002f6a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee6:	4b31      	ldr	r3, [pc, #196]	@ (8002fac <HAL_RCC_OscConfig+0x478>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eec:	f7ff fa70 	bl	80023d0 <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef4:	f7ff fa6c 	bl	80023d0 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e087      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f06:	4b27      	ldr	r3, [pc, #156]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f0      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69da      	ldr	r2, [r3, #28]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f20:	019b      	lsls	r3, r3, #6
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f28:	085b      	lsrs	r3, r3, #1
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	041b      	lsls	r3, r3, #16
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f34:	061b      	lsls	r3, r3, #24
 8002f36:	491b      	ldr	r1, [pc, #108]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fac <HAL_RCC_OscConfig+0x478>)
 8002f3e:	2201      	movs	r2, #1
 8002f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f42:	f7ff fa45 	bl	80023d0 <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4a:	f7ff fa41 	bl	80023d0 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e05c      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5c:	4b11      	ldr	r3, [pc, #68]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0f0      	beq.n	8002f4a <HAL_RCC_OscConfig+0x416>
 8002f68:	e054      	b.n	8003014 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <HAL_RCC_OscConfig+0x478>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f70:	f7ff fa2e 	bl	80023d0 <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f78:	f7ff fa2a 	bl	80023d0 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e045      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f8a:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <HAL_RCC_OscConfig+0x470>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1f0      	bne.n	8002f78 <HAL_RCC_OscConfig+0x444>
 8002f96:	e03d      	b.n	8003014 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d107      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e038      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	40007000 	.word	0x40007000
 8002fac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003020 <HAL_RCC_OscConfig+0x4ec>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d028      	beq.n	8003010 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d121      	bne.n	8003010 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d11a      	bne.n	8003010 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fe6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d111      	bne.n	8003010 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff6:	085b      	lsrs	r3, r3, #1
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d107      	bne.n	8003010 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800300c:	429a      	cmp	r2, r3
 800300e:	d001      	beq.n	8003014 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e000      	b.n	8003016 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3718      	adds	r7, #24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40023800 	.word	0x40023800

08003024 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e0cc      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003038:	4b68      	ldr	r3, [pc, #416]	@ (80031dc <HAL_RCC_ClockConfig+0x1b8>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 030f 	and.w	r3, r3, #15
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d90c      	bls.n	8003060 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003046:	4b65      	ldr	r3, [pc, #404]	@ (80031dc <HAL_RCC_ClockConfig+0x1b8>)
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800304e:	4b63      	ldr	r3, [pc, #396]	@ (80031dc <HAL_RCC_ClockConfig+0x1b8>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	d001      	beq.n	8003060 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e0b8      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d020      	beq.n	80030ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0304 	and.w	r3, r3, #4
 8003074:	2b00      	cmp	r3, #0
 8003076:	d005      	beq.n	8003084 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003078:	4b59      	ldr	r3, [pc, #356]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	4a58      	ldr	r2, [pc, #352]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003082:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0308 	and.w	r3, r3, #8
 800308c:	2b00      	cmp	r3, #0
 800308e:	d005      	beq.n	800309c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003090:	4b53      	ldr	r3, [pc, #332]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	4a52      	ldr	r2, [pc, #328]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003096:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800309a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800309c:	4b50      	ldr	r3, [pc, #320]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	494d      	ldr	r1, [pc, #308]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d044      	beq.n	8003144 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d107      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c2:	4b47      	ldr	r3, [pc, #284]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d119      	bne.n	8003102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e07f      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d003      	beq.n	80030e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030de:	2b03      	cmp	r3, #3
 80030e0:	d107      	bne.n	80030f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e2:	4b3f      	ldr	r3, [pc, #252]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d109      	bne.n	8003102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e06f      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f2:	4b3b      	ldr	r3, [pc, #236]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e067      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003102:	4b37      	ldr	r3, [pc, #220]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f023 0203 	bic.w	r2, r3, #3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	4934      	ldr	r1, [pc, #208]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003110:	4313      	orrs	r3, r2
 8003112:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003114:	f7ff f95c 	bl	80023d0 <HAL_GetTick>
 8003118:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800311a:	e00a      	b.n	8003132 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800311c:	f7ff f958 	bl	80023d0 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800312a:	4293      	cmp	r3, r2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e04f      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003132:	4b2b      	ldr	r3, [pc, #172]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 020c 	and.w	r2, r3, #12
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	429a      	cmp	r2, r3
 8003142:	d1eb      	bne.n	800311c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003144:	4b25      	ldr	r3, [pc, #148]	@ (80031dc <HAL_RCC_ClockConfig+0x1b8>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 030f 	and.w	r3, r3, #15
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	429a      	cmp	r2, r3
 8003150:	d20c      	bcs.n	800316c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003152:	4b22      	ldr	r3, [pc, #136]	@ (80031dc <HAL_RCC_ClockConfig+0x1b8>)
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800315a:	4b20      	ldr	r3, [pc, #128]	@ (80031dc <HAL_RCC_ClockConfig+0x1b8>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 030f 	and.w	r3, r3, #15
 8003162:	683a      	ldr	r2, [r7, #0]
 8003164:	429a      	cmp	r2, r3
 8003166:	d001      	beq.n	800316c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e032      	b.n	80031d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	d008      	beq.n	800318a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003178:	4b19      	ldr	r3, [pc, #100]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	4916      	ldr	r1, [pc, #88]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003186:	4313      	orrs	r3, r2
 8003188:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0308 	and.w	r3, r3, #8
 8003192:	2b00      	cmp	r3, #0
 8003194:	d009      	beq.n	80031aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003196:	4b12      	ldr	r3, [pc, #72]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	490e      	ldr	r1, [pc, #56]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031aa:	f000 f821 	bl	80031f0 <HAL_RCC_GetSysClockFreq>
 80031ae:	4602      	mov	r2, r0
 80031b0:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <HAL_RCC_ClockConfig+0x1bc>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	091b      	lsrs	r3, r3, #4
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	490a      	ldr	r1, [pc, #40]	@ (80031e4 <HAL_RCC_ClockConfig+0x1c0>)
 80031bc:	5ccb      	ldrb	r3, [r1, r3]
 80031be:	fa22 f303 	lsr.w	r3, r2, r3
 80031c2:	4a09      	ldr	r2, [pc, #36]	@ (80031e8 <HAL_RCC_ClockConfig+0x1c4>)
 80031c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80031c6:	4b09      	ldr	r3, [pc, #36]	@ (80031ec <HAL_RCC_ClockConfig+0x1c8>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff f8bc 	bl	8002348 <HAL_InitTick>

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	40023c00 	.word	0x40023c00
 80031e0:	40023800 	.word	0x40023800
 80031e4:	08006e1c 	.word	0x08006e1c
 80031e8:	20000004 	.word	0x20000004
 80031ec:	20000008 	.word	0x20000008

080031f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031f4:	b090      	sub	sp, #64	@ 0x40
 80031f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003208:	4b59      	ldr	r3, [pc, #356]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x180>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f003 030c 	and.w	r3, r3, #12
 8003210:	2b08      	cmp	r3, #8
 8003212:	d00d      	beq.n	8003230 <HAL_RCC_GetSysClockFreq+0x40>
 8003214:	2b08      	cmp	r3, #8
 8003216:	f200 80a1 	bhi.w	800335c <HAL_RCC_GetSysClockFreq+0x16c>
 800321a:	2b00      	cmp	r3, #0
 800321c:	d002      	beq.n	8003224 <HAL_RCC_GetSysClockFreq+0x34>
 800321e:	2b04      	cmp	r3, #4
 8003220:	d003      	beq.n	800322a <HAL_RCC_GetSysClockFreq+0x3a>
 8003222:	e09b      	b.n	800335c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003224:	4b53      	ldr	r3, [pc, #332]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x184>)
 8003226:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003228:	e09b      	b.n	8003362 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800322a:	4b53      	ldr	r3, [pc, #332]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x188>)
 800322c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800322e:	e098      	b.n	8003362 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003230:	4b4f      	ldr	r3, [pc, #316]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x180>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003238:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800323a:	4b4d      	ldr	r3, [pc, #308]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x180>)
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d028      	beq.n	8003298 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003246:	4b4a      	ldr	r3, [pc, #296]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x180>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	099b      	lsrs	r3, r3, #6
 800324c:	2200      	movs	r2, #0
 800324e:	623b      	str	r3, [r7, #32]
 8003250:	627a      	str	r2, [r7, #36]	@ 0x24
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003258:	2100      	movs	r1, #0
 800325a:	4b47      	ldr	r3, [pc, #284]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x188>)
 800325c:	fb03 f201 	mul.w	r2, r3, r1
 8003260:	2300      	movs	r3, #0
 8003262:	fb00 f303 	mul.w	r3, r0, r3
 8003266:	4413      	add	r3, r2
 8003268:	4a43      	ldr	r2, [pc, #268]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x188>)
 800326a:	fba0 1202 	umull	r1, r2, r0, r2
 800326e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003270:	460a      	mov	r2, r1
 8003272:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003274:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003276:	4413      	add	r3, r2
 8003278:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800327a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800327c:	2200      	movs	r2, #0
 800327e:	61bb      	str	r3, [r7, #24]
 8003280:	61fa      	str	r2, [r7, #28]
 8003282:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003286:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800328a:	f7fd f9c5 	bl	8000618 <__aeabi_uldivmod>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4613      	mov	r3, r2
 8003294:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003296:	e053      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003298:	4b35      	ldr	r3, [pc, #212]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x180>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	099b      	lsrs	r3, r3, #6
 800329e:	2200      	movs	r2, #0
 80032a0:	613b      	str	r3, [r7, #16]
 80032a2:	617a      	str	r2, [r7, #20]
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80032aa:	f04f 0b00 	mov.w	fp, #0
 80032ae:	4652      	mov	r2, sl
 80032b0:	465b      	mov	r3, fp
 80032b2:	f04f 0000 	mov.w	r0, #0
 80032b6:	f04f 0100 	mov.w	r1, #0
 80032ba:	0159      	lsls	r1, r3, #5
 80032bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032c0:	0150      	lsls	r0, r2, #5
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	ebb2 080a 	subs.w	r8, r2, sl
 80032ca:	eb63 090b 	sbc.w	r9, r3, fp
 80032ce:	f04f 0200 	mov.w	r2, #0
 80032d2:	f04f 0300 	mov.w	r3, #0
 80032d6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80032da:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80032de:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032e2:	ebb2 0408 	subs.w	r4, r2, r8
 80032e6:	eb63 0509 	sbc.w	r5, r3, r9
 80032ea:	f04f 0200 	mov.w	r2, #0
 80032ee:	f04f 0300 	mov.w	r3, #0
 80032f2:	00eb      	lsls	r3, r5, #3
 80032f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032f8:	00e2      	lsls	r2, r4, #3
 80032fa:	4614      	mov	r4, r2
 80032fc:	461d      	mov	r5, r3
 80032fe:	eb14 030a 	adds.w	r3, r4, sl
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	eb45 030b 	adc.w	r3, r5, fp
 8003308:	607b      	str	r3, [r7, #4]
 800330a:	f04f 0200 	mov.w	r2, #0
 800330e:	f04f 0300 	mov.w	r3, #0
 8003312:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003316:	4629      	mov	r1, r5
 8003318:	028b      	lsls	r3, r1, #10
 800331a:	4621      	mov	r1, r4
 800331c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003320:	4621      	mov	r1, r4
 8003322:	028a      	lsls	r2, r1, #10
 8003324:	4610      	mov	r0, r2
 8003326:	4619      	mov	r1, r3
 8003328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800332a:	2200      	movs	r2, #0
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	60fa      	str	r2, [r7, #12]
 8003330:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003334:	f7fd f970 	bl	8000618 <__aeabi_uldivmod>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4613      	mov	r3, r2
 800333e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003340:	4b0b      	ldr	r3, [pc, #44]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x180>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	0c1b      	lsrs	r3, r3, #16
 8003346:	f003 0303 	and.w	r3, r3, #3
 800334a:	3301      	adds	r3, #1
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003350:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003354:	fbb2 f3f3 	udiv	r3, r2, r3
 8003358:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800335a:	e002      	b.n	8003362 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800335c:	4b05      	ldr	r3, [pc, #20]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x184>)
 800335e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003360:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003364:	4618      	mov	r0, r3
 8003366:	3740      	adds	r7, #64	@ 0x40
 8003368:	46bd      	mov	sp, r7
 800336a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800336e:	bf00      	nop
 8003370:	40023800 	.word	0x40023800
 8003374:	00f42400 	.word	0x00f42400
 8003378:	017d7840 	.word	0x017d7840

0800337c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003380:	4b03      	ldr	r3, [pc, #12]	@ (8003390 <HAL_RCC_GetHCLKFreq+0x14>)
 8003382:	681b      	ldr	r3, [r3, #0]
}
 8003384:	4618      	mov	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	20000004 	.word	0x20000004

08003394 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003398:	f7ff fff0 	bl	800337c <HAL_RCC_GetHCLKFreq>
 800339c:	4602      	mov	r2, r0
 800339e:	4b05      	ldr	r3, [pc, #20]	@ (80033b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	0a9b      	lsrs	r3, r3, #10
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	4903      	ldr	r1, [pc, #12]	@ (80033b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033aa:	5ccb      	ldrb	r3, [r1, r3]
 80033ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	40023800 	.word	0x40023800
 80033b8:	08006e2c 	.word	0x08006e2c

080033bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033c0:	f7ff ffdc 	bl	800337c <HAL_RCC_GetHCLKFreq>
 80033c4:	4602      	mov	r2, r0
 80033c6:	4b05      	ldr	r3, [pc, #20]	@ (80033dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	0b5b      	lsrs	r3, r3, #13
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	4903      	ldr	r1, [pc, #12]	@ (80033e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033d2:	5ccb      	ldrb	r3, [r1, r3]
 80033d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d8:	4618      	mov	r0, r3
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40023800 	.word	0x40023800
 80033e0:	08006e2c 	.word	0x08006e2c

080033e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e07b      	b.n	80034ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d108      	bne.n	8003410 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003406:	d009      	beq.n	800341c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	61da      	str	r2, [r3, #28]
 800340e:	e005      	b.n	800341c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d106      	bne.n	800343c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7fe fdb6 	bl	8001fa8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003452:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003464:	431a      	orrs	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	431a      	orrs	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800348c:	431a      	orrs	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003496:	431a      	orrs	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a1b      	ldr	r3, [r3, #32]
 800349c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034a0:	ea42 0103 	orr.w	r1, r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	0c1b      	lsrs	r3, r3, #16
 80034ba:	f003 0104 	and.w	r1, r3, #4
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c2:	f003 0210 	and.w	r2, r3, #16
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	69da      	ldr	r2, [r3, #28]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b088      	sub	sp, #32
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	60f8      	str	r0, [r7, #12]
 80034fe:	60b9      	str	r1, [r7, #8]
 8003500:	603b      	str	r3, [r7, #0]
 8003502:	4613      	mov	r3, r2
 8003504:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003506:	f7fe ff63 	bl	80023d0 <HAL_GetTick>
 800350a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800350c:	88fb      	ldrh	r3, [r7, #6]
 800350e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b01      	cmp	r3, #1
 800351a:	d001      	beq.n	8003520 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800351c:	2302      	movs	r3, #2
 800351e:	e12a      	b.n	8003776 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <HAL_SPI_Transmit+0x36>
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e122      	b.n	8003776 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003536:	2b01      	cmp	r3, #1
 8003538:	d101      	bne.n	800353e <HAL_SPI_Transmit+0x48>
 800353a:	2302      	movs	r3, #2
 800353c:	e11b      	b.n	8003776 <HAL_SPI_Transmit+0x280>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2203      	movs	r2, #3
 800354a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	88fa      	ldrh	r2, [r7, #6]
 800355e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	88fa      	ldrh	r2, [r7, #6]
 8003564:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800358c:	d10f      	bne.n	80035ae <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800359c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80035ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035b8:	2b40      	cmp	r3, #64	@ 0x40
 80035ba:	d007      	beq.n	80035cc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035d4:	d152      	bne.n	800367c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d002      	beq.n	80035e4 <HAL_SPI_Transmit+0xee>
 80035de:	8b7b      	ldrh	r3, [r7, #26]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d145      	bne.n	8003670 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e8:	881a      	ldrh	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f4:	1c9a      	adds	r2, r3, #2
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035fe:	b29b      	uxth	r3, r3
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003608:	e032      	b.n	8003670 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b02      	cmp	r3, #2
 8003616:	d112      	bne.n	800363e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361c:	881a      	ldrh	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003628:	1c9a      	adds	r2, r3, #2
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003632:	b29b      	uxth	r3, r3
 8003634:	3b01      	subs	r3, #1
 8003636:	b29a      	uxth	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800363c:	e018      	b.n	8003670 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800363e:	f7fe fec7 	bl	80023d0 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	429a      	cmp	r2, r3
 800364c:	d803      	bhi.n	8003656 <HAL_SPI_Transmit+0x160>
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003654:	d102      	bne.n	800365c <HAL_SPI_Transmit+0x166>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d109      	bne.n	8003670 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e082      	b.n	8003776 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003674:	b29b      	uxth	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1c7      	bne.n	800360a <HAL_SPI_Transmit+0x114>
 800367a:	e053      	b.n	8003724 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d002      	beq.n	800368a <HAL_SPI_Transmit+0x194>
 8003684:	8b7b      	ldrh	r3, [r7, #26]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d147      	bne.n	800371a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	330c      	adds	r3, #12
 8003694:	7812      	ldrb	r2, [r2, #0]
 8003696:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369c:	1c5a      	adds	r2, r3, #1
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80036b0:	e033      	b.n	800371a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d113      	bne.n	80036e8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	330c      	adds	r3, #12
 80036ca:	7812      	ldrb	r2, [r2, #0]
 80036cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036dc:	b29b      	uxth	r3, r3
 80036de:	3b01      	subs	r3, #1
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80036e6:	e018      	b.n	800371a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036e8:	f7fe fe72 	bl	80023d0 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d803      	bhi.n	8003700 <HAL_SPI_Transmit+0x20a>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036fe:	d102      	bne.n	8003706 <HAL_SPI_Transmit+0x210>
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d109      	bne.n	800371a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e02d      	b.n	8003776 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800371e:	b29b      	uxth	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1c6      	bne.n	80036b2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003724:	69fa      	ldr	r2, [r7, #28]
 8003726:	6839      	ldr	r1, [r7, #0]
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f000 fb77 	bl	8003e1c <SPI_EndRxTxTransaction>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d002      	beq.n	800373a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2220      	movs	r2, #32
 8003738:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d10a      	bne.n	8003758 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	617b      	str	r3, [r7, #20]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003774:	2300      	movs	r3, #0
  }
}
 8003776:	4618      	mov	r0, r3
 8003778:	3720      	adds	r7, #32
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b08a      	sub	sp, #40	@ 0x28
 8003782:	af00      	add	r7, sp, #0
 8003784:	60f8      	str	r0, [r7, #12]
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800378c:	2301      	movs	r3, #1
 800378e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003790:	f7fe fe1e 	bl	80023d0 <HAL_GetTick>
 8003794:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800379c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80037a4:	887b      	ldrh	r3, [r7, #2]
 80037a6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80037a8:	7ffb      	ldrb	r3, [r7, #31]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d00c      	beq.n	80037c8 <HAL_SPI_TransmitReceive+0x4a>
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037b4:	d106      	bne.n	80037c4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d102      	bne.n	80037c4 <HAL_SPI_TransmitReceive+0x46>
 80037be:	7ffb      	ldrb	r3, [r7, #31]
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	d001      	beq.n	80037c8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80037c4:	2302      	movs	r3, #2
 80037c6:	e17f      	b.n	8003ac8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d005      	beq.n	80037da <HAL_SPI_TransmitReceive+0x5c>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <HAL_SPI_TransmitReceive+0x5c>
 80037d4:	887b      	ldrh	r3, [r7, #2]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e174      	b.n	8003ac8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d101      	bne.n	80037ec <HAL_SPI_TransmitReceive+0x6e>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e16d      	b.n	8003ac8 <HAL_SPI_TransmitReceive+0x34a>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d003      	beq.n	8003808 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2205      	movs	r2, #5
 8003804:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	887a      	ldrh	r2, [r7, #2]
 8003818:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	887a      	ldrh	r2, [r7, #2]
 800381e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	887a      	ldrh	r2, [r7, #2]
 800382a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	887a      	ldrh	r2, [r7, #2]
 8003830:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003848:	2b40      	cmp	r3, #64	@ 0x40
 800384a:	d007      	beq.n	800385c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800385a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003864:	d17e      	bne.n	8003964 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d002      	beq.n	8003874 <HAL_SPI_TransmitReceive+0xf6>
 800386e:	8afb      	ldrh	r3, [r7, #22]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d16c      	bne.n	800394e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003878:	881a      	ldrh	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003884:	1c9a      	adds	r2, r3, #2
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800388e:	b29b      	uxth	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	b29a      	uxth	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003898:	e059      	b.n	800394e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d11b      	bne.n	80038e0 <HAL_SPI_TransmitReceive+0x162>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d016      	beq.n	80038e0 <HAL_SPI_TransmitReceive+0x162>
 80038b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d113      	bne.n	80038e0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038bc:	881a      	ldrh	r2, [r3, #0]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c8:	1c9a      	adds	r2, r3, #2
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80038dc:	2300      	movs	r3, #0
 80038de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d119      	bne.n	8003922 <HAL_SPI_TransmitReceive+0x1a4>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d014      	beq.n	8003922 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68da      	ldr	r2, [r3, #12]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003902:	b292      	uxth	r2, r2
 8003904:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390a:	1c9a      	adds	r2, r3, #2
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003914:	b29b      	uxth	r3, r3
 8003916:	3b01      	subs	r3, #1
 8003918:	b29a      	uxth	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800391e:	2301      	movs	r3, #1
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003922:	f7fe fd55 	bl	80023d0 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800392e:	429a      	cmp	r2, r3
 8003930:	d80d      	bhi.n	800394e <HAL_SPI_TransmitReceive+0x1d0>
 8003932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003938:	d009      	beq.n	800394e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e0bc      	b.n	8003ac8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1a0      	bne.n	800389a <HAL_SPI_TransmitReceive+0x11c>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800395c:	b29b      	uxth	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d19b      	bne.n	800389a <HAL_SPI_TransmitReceive+0x11c>
 8003962:	e082      	b.n	8003a6a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d002      	beq.n	8003972 <HAL_SPI_TransmitReceive+0x1f4>
 800396c:	8afb      	ldrh	r3, [r7, #22]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d171      	bne.n	8003a56 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	330c      	adds	r3, #12
 800397c:	7812      	ldrb	r2, [r2, #0]
 800397e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003984:	1c5a      	adds	r2, r3, #1
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800398e:	b29b      	uxth	r3, r3
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003998:	e05d      	b.n	8003a56 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d11c      	bne.n	80039e2 <HAL_SPI_TransmitReceive+0x264>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d017      	beq.n	80039e2 <HAL_SPI_TransmitReceive+0x264>
 80039b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d114      	bne.n	80039e2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	330c      	adds	r3, #12
 80039c2:	7812      	ldrb	r2, [r2, #0]
 80039c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ca:	1c5a      	adds	r2, r3, #1
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	3b01      	subs	r3, #1
 80039d8:	b29a      	uxth	r2, r3
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80039de:	2300      	movs	r3, #0
 80039e0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d119      	bne.n	8003a24 <HAL_SPI_TransmitReceive+0x2a6>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d014      	beq.n	8003a24 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68da      	ldr	r2, [r3, #12]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a04:	b2d2      	uxtb	r2, r2
 8003a06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a20:	2301      	movs	r3, #1
 8003a22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003a24:	f7fe fcd4 	bl	80023d0 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	6a3b      	ldr	r3, [r7, #32]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d803      	bhi.n	8003a3c <HAL_SPI_TransmitReceive+0x2be>
 8003a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a3a:	d102      	bne.n	8003a42 <HAL_SPI_TransmitReceive+0x2c4>
 8003a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d109      	bne.n	8003a56 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e038      	b.n	8003ac8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d19c      	bne.n	800399a <HAL_SPI_TransmitReceive+0x21c>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d197      	bne.n	800399a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a6a:	6a3a      	ldr	r2, [r7, #32]
 8003a6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f9d4 	bl	8003e1c <SPI_EndRxTxTransaction>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d008      	beq.n	8003a8c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2220      	movs	r2, #32
 8003a7e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e01d      	b.n	8003ac8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10a      	bne.n	8003aaa <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	613b      	str	r3, [r7, #16]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	613b      	str	r3, [r7, #16]
 8003aa8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e000      	b.n	8003ac8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
  }
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3728      	adds	r7, #40	@ 0x28
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b088      	sub	sp, #32
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	099b      	lsrs	r3, r3, #6
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10f      	bne.n	8003b14 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00a      	beq.n	8003b14 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	099b      	lsrs	r3, r3, #6
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d004      	beq.n	8003b14 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	4798      	blx	r3
    return;
 8003b12:	e0d7      	b.n	8003cc4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	085b      	lsrs	r3, r3, #1
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00a      	beq.n	8003b36 <HAL_SPI_IRQHandler+0x66>
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	09db      	lsrs	r3, r3, #7
 8003b24:	f003 0301 	and.w	r3, r3, #1
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d004      	beq.n	8003b36 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	4798      	blx	r3
    return;
 8003b34:	e0c6      	b.n	8003cc4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	095b      	lsrs	r3, r3, #5
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10c      	bne.n	8003b5c <HAL_SPI_IRQHandler+0x8c>
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	099b      	lsrs	r3, r3, #6
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d106      	bne.n	8003b5c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	0a1b      	lsrs	r3, r3, #8
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f000 80b4 	beq.w	8003cc4 <HAL_SPI_IRQHandler+0x1f4>
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	095b      	lsrs	r3, r3, #5
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80ad 	beq.w	8003cc4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	099b      	lsrs	r3, r3, #6
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d023      	beq.n	8003bbe <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d011      	beq.n	8003ba6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b86:	f043 0204 	orr.w	r2, r3, #4
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b8e:	2300      	movs	r3, #0
 8003b90:	617b      	str	r3, [r7, #20]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	617b      	str	r3, [r7, #20]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	617b      	str	r3, [r7, #20]
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	e00b      	b.n	8003bbe <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	613b      	str	r3, [r7, #16]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	613b      	str	r3, [r7, #16]
 8003bba:	693b      	ldr	r3, [r7, #16]
        return;
 8003bbc:	e082      	b.n	8003cc4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	095b      	lsrs	r3, r3, #5
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d014      	beq.n	8003bf4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bce:	f043 0201 	orr.w	r2, r3, #1
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60fb      	str	r3, [r7, #12]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	0a1b      	lsrs	r3, r3, #8
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00c      	beq.n	8003c1a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c04:	f043 0208 	orr.w	r2, r3, #8
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	60bb      	str	r3, [r7, #8]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	60bb      	str	r3, [r7, #8]
 8003c18:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d04f      	beq.n	8003cc2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c30:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d104      	bne.n	8003c4e <HAL_SPI_IRQHandler+0x17e>
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d034      	beq.n	8003cb8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 0203 	bic.w	r2, r2, #3
 8003c5c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d011      	beq.n	8003c8a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c6a:	4a18      	ldr	r2, [pc, #96]	@ (8003ccc <HAL_SPI_IRQHandler+0x1fc>)
 8003c6c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fe fd5d 	bl	8002732 <HAL_DMA_Abort_IT>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d005      	beq.n	8003c8a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d016      	beq.n	8003cc0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c96:	4a0d      	ldr	r2, [pc, #52]	@ (8003ccc <HAL_SPI_IRQHandler+0x1fc>)
 8003c98:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fe fd47 	bl	8002732 <HAL_DMA_Abort_IT>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00a      	beq.n	8003cc0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003cb6:	e003      	b.n	8003cc0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f000 f809 	bl	8003cd0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003cbe:	e000      	b.n	8003cc2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003cc0:	bf00      	nop
    return;
 8003cc2:	bf00      	nop
  }
}
 8003cc4:	3720      	adds	r7, #32
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	08003ce5 	.word	0x08003ce5

08003cd0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f7ff ffe6 	bl	8003cd0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d04:	bf00      	nop
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b088      	sub	sp, #32
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d1c:	f7fe fb58 	bl	80023d0 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d24:	1a9b      	subs	r3, r3, r2
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	4413      	add	r3, r2
 8003d2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d2c:	f7fe fb50 	bl	80023d0 <HAL_GetTick>
 8003d30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d32:	4b39      	ldr	r3, [pc, #228]	@ (8003e18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	015b      	lsls	r3, r3, #5
 8003d38:	0d1b      	lsrs	r3, r3, #20
 8003d3a:	69fa      	ldr	r2, [r7, #28]
 8003d3c:	fb02 f303 	mul.w	r3, r2, r3
 8003d40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d42:	e055      	b.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d4a:	d051      	beq.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d4c:	f7fe fb40 	bl	80023d0 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	69fa      	ldr	r2, [r7, #28]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d902      	bls.n	8003d62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d13d      	bne.n	8003dde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d7a:	d111      	bne.n	8003da0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d84:	d004      	beq.n	8003d90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8e:	d107      	bne.n	8003da0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003da8:	d10f      	bne.n	8003dca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003db8:	601a      	str	r2, [r3, #0]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003dc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e018      	b.n	8003e10 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d102      	bne.n	8003dea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	61fb      	str	r3, [r7, #28]
 8003de8:	e002      	b.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	3b01      	subs	r3, #1
 8003dee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689a      	ldr	r2, [r3, #8]
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	bf0c      	ite	eq
 8003e00:	2301      	moveq	r3, #1
 8003e02:	2300      	movne	r3, #0
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	461a      	mov	r2, r3
 8003e08:	79fb      	ldrb	r3, [r7, #7]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d19a      	bne.n	8003d44 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3720      	adds	r7, #32
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	20000004 	.word	0x20000004

08003e1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b088      	sub	sp, #32
 8003e20:	af02      	add	r7, sp, #8
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	2102      	movs	r1, #2
 8003e32:	68f8      	ldr	r0, [r7, #12]
 8003e34:	f7ff ff6a 	bl	8003d0c <SPI_WaitFlagStateUntilTimeout>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d007      	beq.n	8003e4e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e42:	f043 0220 	orr.w	r2, r3, #32
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e032      	b.n	8003eb4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003ebc <SPI_EndRxTxTransaction+0xa0>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a1b      	ldr	r2, [pc, #108]	@ (8003ec0 <SPI_EndRxTxTransaction+0xa4>)
 8003e54:	fba2 2303 	umull	r2, r3, r2, r3
 8003e58:	0d5b      	lsrs	r3, r3, #21
 8003e5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e5e:	fb02 f303 	mul.w	r3, r2, r3
 8003e62:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e6c:	d112      	bne.n	8003e94 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	9300      	str	r3, [sp, #0]
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	2200      	movs	r2, #0
 8003e76:	2180      	movs	r1, #128	@ 0x80
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f7ff ff47 	bl	8003d0c <SPI_WaitFlagStateUntilTimeout>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d016      	beq.n	8003eb2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e88:	f043 0220 	orr.w	r2, r3, #32
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e00f      	b.n	8003eb4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00a      	beq.n	8003eb0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eaa:	2b80      	cmp	r3, #128	@ 0x80
 8003eac:	d0f2      	beq.n	8003e94 <SPI_EndRxTxTransaction+0x78>
 8003eae:	e000      	b.n	8003eb2 <SPI_EndRxTxTransaction+0x96>
        break;
 8003eb0:	bf00      	nop
  }

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	20000004 	.word	0x20000004
 8003ec0:	165e9f81 	.word	0x165e9f81

08003ec4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e041      	b.n	8003f5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d106      	bne.n	8003ef0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7fe f8ac 	bl	8002048 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3304      	adds	r3, #4
 8003f00:	4619      	mov	r1, r3
 8003f02:	4610      	mov	r0, r2
 8003f04:	f000 fb0c 	bl	8004520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b082      	sub	sp, #8
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d101      	bne.n	8003f74 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e041      	b.n	8003ff8 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d106      	bne.n	8003f8e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f000 f839 	bl	8004000 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2202      	movs	r2, #2
 8003f92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	3304      	adds	r3, #4
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	4610      	mov	r0, r2
 8003fa2:	f000 fabd 	bl	8004520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d020      	beq.n	8004078 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d01b      	beq.n	8004078 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f06f 0202 	mvn.w	r2, #2
 8004048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 fa3f 	bl	80044e2 <HAL_TIM_IC_CaptureCallback>
 8004064:	e005      	b.n	8004072 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 fa31 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 fa42 	bl	80044f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	2b00      	cmp	r3, #0
 8004080:	d020      	beq.n	80040c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f003 0304 	and.w	r3, r3, #4
 8004088:	2b00      	cmp	r3, #0
 800408a:	d01b      	beq.n	80040c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f06f 0204 	mvn.w	r2, #4
 8004094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2202      	movs	r2, #2
 800409a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 fa19 	bl	80044e2 <HAL_TIM_IC_CaptureCallback>
 80040b0:	e005      	b.n	80040be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 fa0b 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 fa1c 	bl	80044f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	f003 0308 	and.w	r3, r3, #8
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d020      	beq.n	8004110 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f003 0308 	and.w	r3, r3, #8
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d01b      	beq.n	8004110 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f06f 0208 	mvn.w	r2, #8
 80040e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2204      	movs	r2, #4
 80040e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	69db      	ldr	r3, [r3, #28]
 80040ee:	f003 0303 	and.w	r3, r3, #3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f9f3 	bl	80044e2 <HAL_TIM_IC_CaptureCallback>
 80040fc:	e005      	b.n	800410a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f9e5 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f9f6 	bl	80044f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f003 0310 	and.w	r3, r3, #16
 8004116:	2b00      	cmp	r3, #0
 8004118:	d020      	beq.n	800415c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f003 0310 	and.w	r3, r3, #16
 8004120:	2b00      	cmp	r3, #0
 8004122:	d01b      	beq.n	800415c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f06f 0210 	mvn.w	r2, #16
 800412c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2208      	movs	r2, #8
 8004132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f9cd 	bl	80044e2 <HAL_TIM_IC_CaptureCallback>
 8004148:	e005      	b.n	8004156 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f9bf 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f9d0 	bl	80044f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00c      	beq.n	8004180 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f003 0301 	and.w	r3, r3, #1
 800416c:	2b00      	cmp	r3, #0
 800416e:	d007      	beq.n	8004180 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f06f 0201 	mvn.w	r2, #1
 8004178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f99d 	bl	80044ba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00c      	beq.n	80041a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800419c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 fcae 	bl	8004b00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00c      	beq.n	80041c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d007      	beq.n	80041c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f9a1 	bl	800450a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	f003 0320 	and.w	r3, r3, #32
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00c      	beq.n	80041ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d007      	beq.n	80041ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f06f 0220 	mvn.w	r2, #32
 80041e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 fc80 	bl	8004aec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041ec:	bf00      	nop
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004200:	2300      	movs	r3, #0
 8004202:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800420a:	2b01      	cmp	r3, #1
 800420c:	d101      	bne.n	8004212 <HAL_TIM_IC_ConfigChannel+0x1e>
 800420e:	2302      	movs	r3, #2
 8004210:	e088      	b.n	8004324 <HAL_TIM_IC_ConfigChannel+0x130>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d11b      	bne.n	8004258 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004230:	f000 fa1c 	bl	800466c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	699a      	ldr	r2, [r3, #24]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 020c 	bic.w	r2, r2, #12
 8004242:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6999      	ldr	r1, [r3, #24]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	689a      	ldr	r2, [r3, #8]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	619a      	str	r2, [r3, #24]
 8004256:	e060      	b.n	800431a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b04      	cmp	r3, #4
 800425c:	d11c      	bne.n	8004298 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800426e:	f000 faa0 	bl	80047b2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	699a      	ldr	r2, [r3, #24]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004280:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	6999      	ldr	r1, [r3, #24]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	021a      	lsls	r2, r3, #8
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	619a      	str	r2, [r3, #24]
 8004296:	e040      	b.n	800431a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b08      	cmp	r3, #8
 800429c:	d11b      	bne.n	80042d6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80042ae:	f000 faed 	bl	800488c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	69da      	ldr	r2, [r3, #28]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 020c 	bic.w	r2, r2, #12
 80042c0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	69d9      	ldr	r1, [r3, #28]
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	61da      	str	r2, [r3, #28]
 80042d4:	e021      	b.n	800431a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2b0c      	cmp	r3, #12
 80042da:	d11c      	bne.n	8004316 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80042ec:	f000 fb0a 	bl	8004904 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	69da      	ldr	r2, [r3, #28]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80042fe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	69d9      	ldr	r1, [r3, #28]
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	021a      	lsls	r2, r3, #8
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	61da      	str	r2, [r3, #28]
 8004314:	e001      	b.n	800431a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004322:	7dfb      	ldrb	r3, [r7, #23]
}
 8004324:	4618      	mov	r0, r3
 8004326:	3718      	adds	r7, #24
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004336:	2300      	movs	r3, #0
 8004338:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004340:	2b01      	cmp	r3, #1
 8004342:	d101      	bne.n	8004348 <HAL_TIM_ConfigClockSource+0x1c>
 8004344:	2302      	movs	r3, #2
 8004346:	e0b4      	b.n	80044b2 <HAL_TIM_ConfigClockSource+0x186>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004366:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800436e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004380:	d03e      	beq.n	8004400 <HAL_TIM_ConfigClockSource+0xd4>
 8004382:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004386:	f200 8087 	bhi.w	8004498 <HAL_TIM_ConfigClockSource+0x16c>
 800438a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800438e:	f000 8086 	beq.w	800449e <HAL_TIM_ConfigClockSource+0x172>
 8004392:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004396:	d87f      	bhi.n	8004498 <HAL_TIM_ConfigClockSource+0x16c>
 8004398:	2b70      	cmp	r3, #112	@ 0x70
 800439a:	d01a      	beq.n	80043d2 <HAL_TIM_ConfigClockSource+0xa6>
 800439c:	2b70      	cmp	r3, #112	@ 0x70
 800439e:	d87b      	bhi.n	8004498 <HAL_TIM_ConfigClockSource+0x16c>
 80043a0:	2b60      	cmp	r3, #96	@ 0x60
 80043a2:	d050      	beq.n	8004446 <HAL_TIM_ConfigClockSource+0x11a>
 80043a4:	2b60      	cmp	r3, #96	@ 0x60
 80043a6:	d877      	bhi.n	8004498 <HAL_TIM_ConfigClockSource+0x16c>
 80043a8:	2b50      	cmp	r3, #80	@ 0x50
 80043aa:	d03c      	beq.n	8004426 <HAL_TIM_ConfigClockSource+0xfa>
 80043ac:	2b50      	cmp	r3, #80	@ 0x50
 80043ae:	d873      	bhi.n	8004498 <HAL_TIM_ConfigClockSource+0x16c>
 80043b0:	2b40      	cmp	r3, #64	@ 0x40
 80043b2:	d058      	beq.n	8004466 <HAL_TIM_ConfigClockSource+0x13a>
 80043b4:	2b40      	cmp	r3, #64	@ 0x40
 80043b6:	d86f      	bhi.n	8004498 <HAL_TIM_ConfigClockSource+0x16c>
 80043b8:	2b30      	cmp	r3, #48	@ 0x30
 80043ba:	d064      	beq.n	8004486 <HAL_TIM_ConfigClockSource+0x15a>
 80043bc:	2b30      	cmp	r3, #48	@ 0x30
 80043be:	d86b      	bhi.n	8004498 <HAL_TIM_ConfigClockSource+0x16c>
 80043c0:	2b20      	cmp	r3, #32
 80043c2:	d060      	beq.n	8004486 <HAL_TIM_ConfigClockSource+0x15a>
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d867      	bhi.n	8004498 <HAL_TIM_ConfigClockSource+0x16c>
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d05c      	beq.n	8004486 <HAL_TIM_ConfigClockSource+0x15a>
 80043cc:	2b10      	cmp	r3, #16
 80043ce:	d05a      	beq.n	8004486 <HAL_TIM_ConfigClockSource+0x15a>
 80043d0:	e062      	b.n	8004498 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043e2:	f000 fae7 	bl	80049b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80043f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68ba      	ldr	r2, [r7, #8]
 80043fc:	609a      	str	r2, [r3, #8]
      break;
 80043fe:	e04f      	b.n	80044a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004410:	f000 fad0 	bl	80049b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689a      	ldr	r2, [r3, #8]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004422:	609a      	str	r2, [r3, #8]
      break;
 8004424:	e03c      	b.n	80044a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004432:	461a      	mov	r2, r3
 8004434:	f000 f98e 	bl	8004754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2150      	movs	r1, #80	@ 0x50
 800443e:	4618      	mov	r0, r3
 8004440:	f000 fa9d 	bl	800497e <TIM_ITRx_SetConfig>
      break;
 8004444:	e02c      	b.n	80044a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004452:	461a      	mov	r2, r3
 8004454:	f000 f9ea 	bl	800482c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2160      	movs	r1, #96	@ 0x60
 800445e:	4618      	mov	r0, r3
 8004460:	f000 fa8d 	bl	800497e <TIM_ITRx_SetConfig>
      break;
 8004464:	e01c      	b.n	80044a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004472:	461a      	mov	r2, r3
 8004474:	f000 f96e 	bl	8004754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2140      	movs	r1, #64	@ 0x40
 800447e:	4618      	mov	r0, r3
 8004480:	f000 fa7d 	bl	800497e <TIM_ITRx_SetConfig>
      break;
 8004484:	e00c      	b.n	80044a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4619      	mov	r1, r3
 8004490:	4610      	mov	r0, r2
 8004492:	f000 fa74 	bl	800497e <TIM_ITRx_SetConfig>
      break;
 8004496:	e003      	b.n	80044a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	73fb      	strb	r3, [r7, #15]
      break;
 800449c:	e000      	b.n	80044a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800449e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ba:	b480      	push	{r7}
 80044bc:	b083      	sub	sp, #12
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80044c2:	bf00      	nop
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ce:	b480      	push	{r7}
 80044d0:	b083      	sub	sp, #12
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044e2:	b480      	push	{r7}
 80044e4:	b083      	sub	sp, #12
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
	...

08004520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a43      	ldr	r2, [pc, #268]	@ (8004640 <TIM_Base_SetConfig+0x120>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d013      	beq.n	8004560 <TIM_Base_SetConfig+0x40>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800453e:	d00f      	beq.n	8004560 <TIM_Base_SetConfig+0x40>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a40      	ldr	r2, [pc, #256]	@ (8004644 <TIM_Base_SetConfig+0x124>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d00b      	beq.n	8004560 <TIM_Base_SetConfig+0x40>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a3f      	ldr	r2, [pc, #252]	@ (8004648 <TIM_Base_SetConfig+0x128>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d007      	beq.n	8004560 <TIM_Base_SetConfig+0x40>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4a3e      	ldr	r2, [pc, #248]	@ (800464c <TIM_Base_SetConfig+0x12c>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d003      	beq.n	8004560 <TIM_Base_SetConfig+0x40>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a3d      	ldr	r2, [pc, #244]	@ (8004650 <TIM_Base_SetConfig+0x130>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d108      	bne.n	8004572 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004566:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	4313      	orrs	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a32      	ldr	r2, [pc, #200]	@ (8004640 <TIM_Base_SetConfig+0x120>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d02b      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004580:	d027      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a2f      	ldr	r2, [pc, #188]	@ (8004644 <TIM_Base_SetConfig+0x124>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d023      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a2e      	ldr	r2, [pc, #184]	@ (8004648 <TIM_Base_SetConfig+0x128>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d01f      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a2d      	ldr	r2, [pc, #180]	@ (800464c <TIM_Base_SetConfig+0x12c>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d01b      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a2c      	ldr	r2, [pc, #176]	@ (8004650 <TIM_Base_SetConfig+0x130>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d017      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004654 <TIM_Base_SetConfig+0x134>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d013      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a2a      	ldr	r2, [pc, #168]	@ (8004658 <TIM_Base_SetConfig+0x138>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d00f      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a29      	ldr	r2, [pc, #164]	@ (800465c <TIM_Base_SetConfig+0x13c>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d00b      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a28      	ldr	r2, [pc, #160]	@ (8004660 <TIM_Base_SetConfig+0x140>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d007      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a27      	ldr	r2, [pc, #156]	@ (8004664 <TIM_Base_SetConfig+0x144>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d003      	beq.n	80045d2 <TIM_Base_SetConfig+0xb2>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a26      	ldr	r2, [pc, #152]	@ (8004668 <TIM_Base_SetConfig+0x148>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d108      	bne.n	80045e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	68fa      	ldr	r2, [r7, #12]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	689a      	ldr	r2, [r3, #8]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a0e      	ldr	r2, [pc, #56]	@ (8004640 <TIM_Base_SetConfig+0x120>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d003      	beq.n	8004612 <TIM_Base_SetConfig+0xf2>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a10      	ldr	r2, [pc, #64]	@ (8004650 <TIM_Base_SetConfig+0x130>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d103      	bne.n	800461a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	691a      	ldr	r2, [r3, #16]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f043 0204 	orr.w	r2, r3, #4
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	601a      	str	r2, [r3, #0]
}
 8004632:	bf00      	nop
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	40010000 	.word	0x40010000
 8004644:	40000400 	.word	0x40000400
 8004648:	40000800 	.word	0x40000800
 800464c:	40000c00 	.word	0x40000c00
 8004650:	40010400 	.word	0x40010400
 8004654:	40014000 	.word	0x40014000
 8004658:	40014400 	.word	0x40014400
 800465c:	40014800 	.word	0x40014800
 8004660:	40001800 	.word	0x40001800
 8004664:	40001c00 	.word	0x40001c00
 8004668:	40002000 	.word	0x40002000

0800466c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800466c:	b480      	push	{r7}
 800466e:	b087      	sub	sp, #28
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
 8004678:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6a1b      	ldr	r3, [r3, #32]
 8004684:	f023 0201 	bic.w	r2, r3, #1
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	4a28      	ldr	r2, [pc, #160]	@ (8004738 <TIM_TI1_SetConfig+0xcc>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d01b      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046a0:	d017      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4a25      	ldr	r2, [pc, #148]	@ (800473c <TIM_TI1_SetConfig+0xd0>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d013      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	4a24      	ldr	r2, [pc, #144]	@ (8004740 <TIM_TI1_SetConfig+0xd4>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d00f      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	4a23      	ldr	r2, [pc, #140]	@ (8004744 <TIM_TI1_SetConfig+0xd8>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d00b      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	4a22      	ldr	r2, [pc, #136]	@ (8004748 <TIM_TI1_SetConfig+0xdc>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d007      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4a21      	ldr	r2, [pc, #132]	@ (800474c <TIM_TI1_SetConfig+0xe0>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d003      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	4a20      	ldr	r2, [pc, #128]	@ (8004750 <TIM_TI1_SetConfig+0xe4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d101      	bne.n	80046d6 <TIM_TI1_SetConfig+0x6a>
 80046d2:	2301      	movs	r3, #1
 80046d4:	e000      	b.n	80046d8 <TIM_TI1_SetConfig+0x6c>
 80046d6:	2300      	movs	r3, #0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d008      	beq.n	80046ee <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	f023 0303 	bic.w	r3, r3, #3
 80046e2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80046e4:	697a      	ldr	r2, [r7, #20]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	617b      	str	r3, [r7, #20]
 80046ec:	e003      	b.n	80046f6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	b2db      	uxtb	r3, r3
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	4313      	orrs	r3, r2
 8004708:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	f023 030a 	bic.w	r3, r3, #10
 8004710:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	f003 030a 	and.w	r3, r3, #10
 8004718:	693a      	ldr	r2, [r7, #16]
 800471a:	4313      	orrs	r3, r2
 800471c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	621a      	str	r2, [r3, #32]
}
 800472a:	bf00      	nop
 800472c:	371c      	adds	r7, #28
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40010000 	.word	0x40010000
 800473c:	40000400 	.word	0x40000400
 8004740:	40000800 	.word	0x40000800
 8004744:	40000c00 	.word	0x40000c00
 8004748:	40010400 	.word	0x40010400
 800474c:	40014000 	.word	0x40014000
 8004750:	40001800 	.word	0x40001800

08004754 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	f023 0201 	bic.w	r2, r3, #1
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800477e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	011b      	lsls	r3, r3, #4
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	4313      	orrs	r3, r2
 8004788:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	f023 030a 	bic.w	r3, r3, #10
 8004790:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	4313      	orrs	r3, r2
 8004798:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	621a      	str	r2, [r3, #32]
}
 80047a6:	bf00      	nop
 80047a8:	371c      	adds	r7, #28
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr

080047b2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b087      	sub	sp, #28
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	60f8      	str	r0, [r7, #12]
 80047ba:	60b9      	str	r1, [r7, #8]
 80047bc:	607a      	str	r2, [r7, #4]
 80047be:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	f023 0210 	bic.w	r2, r3, #16
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	021b      	lsls	r3, r3, #8
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	031b      	lsls	r3, r3, #12
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004804:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	4313      	orrs	r3, r2
 8004812:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	621a      	str	r2, [r3, #32]
}
 8004820:	bf00      	nop
 8004822:	371c      	adds	r7, #28
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800482c:	b480      	push	{r7}
 800482e:	b087      	sub	sp, #28
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6a1b      	ldr	r3, [r3, #32]
 800483c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	f023 0210 	bic.w	r2, r3, #16
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	699b      	ldr	r3, [r3, #24]
 800484e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004856:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	031b      	lsls	r3, r3, #12
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004868:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	621a      	str	r2, [r3, #32]
}
 8004880:	bf00      	nop
 8004882:	371c      	adds	r7, #28
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800488c:	b480      	push	{r7}
 800488e:	b087      	sub	sp, #28
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
 8004898:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6a1b      	ldr	r3, [r3, #32]
 80048a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	f023 0303 	bic.w	r3, r3, #3
 80048b8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4313      	orrs	r3, r2
 80048c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80048dc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	021b      	lsls	r3, r3, #8
 80048e2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	621a      	str	r2, [r3, #32]
}
 80048f8:	bf00      	nop
 80048fa:	371c      	adds	r7, #28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004904:	b480      	push	{r7}
 8004906:	b087      	sub	sp, #28
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]
 8004910:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6a1b      	ldr	r3, [r3, #32]
 800491c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004930:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	021b      	lsls	r3, r3, #8
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	4313      	orrs	r3, r2
 800493a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004942:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	031b      	lsls	r3, r3, #12
 8004948:	b29b      	uxth	r3, r3
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004956:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	031b      	lsls	r3, r3, #12
 800495c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	4313      	orrs	r3, r2
 8004964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	693a      	ldr	r2, [r7, #16]
 800496a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	621a      	str	r2, [r3, #32]
}
 8004972:	bf00      	nop
 8004974:	371c      	adds	r7, #28
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800497e:	b480      	push	{r7}
 8004980:	b085      	sub	sp, #20
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
 8004986:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004994:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4313      	orrs	r3, r2
 800499c:	f043 0307 	orr.w	r3, r3, #7
 80049a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	609a      	str	r2, [r3, #8]
}
 80049a8:	bf00      	nop
 80049aa:	3714      	adds	r7, #20
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
 80049c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	021a      	lsls	r2, r3, #8
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	431a      	orrs	r2, r3
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	4313      	orrs	r3, r2
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	4313      	orrs	r3, r2
 80049e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	609a      	str	r2, [r3, #8]
}
 80049e8:	bf00      	nop
 80049ea:	371c      	adds	r7, #28
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e05a      	b.n	8004ac2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68fa      	ldr	r2, [r7, #12]
 8004a44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a21      	ldr	r2, [pc, #132]	@ (8004ad0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d022      	beq.n	8004a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a58:	d01d      	beq.n	8004a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d018      	beq.n	8004a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a1b      	ldr	r2, [pc, #108]	@ (8004ad8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d013      	beq.n	8004a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a1a      	ldr	r2, [pc, #104]	@ (8004adc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d00e      	beq.n	8004a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a18      	ldr	r2, [pc, #96]	@ (8004ae0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d009      	beq.n	8004a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a17      	ldr	r2, [pc, #92]	@ (8004ae4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d004      	beq.n	8004a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a15      	ldr	r2, [pc, #84]	@ (8004ae8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d10c      	bne.n	8004ab0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	68ba      	ldr	r2, [r7, #8]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68ba      	ldr	r2, [r7, #8]
 8004aae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3714      	adds	r7, #20
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	40010000 	.word	0x40010000
 8004ad4:	40000400 	.word	0x40000400
 8004ad8:	40000800 	.word	0x40000800
 8004adc:	40000c00 	.word	0x40000c00
 8004ae0:	40010400 	.word	0x40010400
 8004ae4:	40014000 	.word	0x40014000
 8004ae8:	40001800 	.word	0x40001800

08004aec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004af4:	bf00      	nop
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr

08004b00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b08:	bf00      	nop
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e042      	b.n	8004bac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d106      	bne.n	8004b40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7fd fad2 	bl	80020e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2224      	movs	r2, #36	@ 0x24
 8004b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68da      	ldr	r2, [r3, #12]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 fe15 	bl	8005788 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	691a      	ldr	r2, [r3, #16]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	695a      	ldr	r2, [r3, #20]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68da      	ldr	r2, [r3, #12]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2220      	movs	r2, #32
 8004b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004baa:	2300      	movs	r3, #0
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3708      	adds	r7, #8
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b08a      	sub	sp, #40	@ 0x28
 8004bb8:	af02      	add	r7, sp, #8
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	603b      	str	r3, [r7, #0]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b20      	cmp	r3, #32
 8004bd2:	d175      	bne.n	8004cc0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d002      	beq.n	8004be0 <HAL_UART_Transmit+0x2c>
 8004bda:	88fb      	ldrh	r3, [r7, #6]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d101      	bne.n	8004be4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e06e      	b.n	8004cc2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2221      	movs	r2, #33	@ 0x21
 8004bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bf2:	f7fd fbed 	bl	80023d0 <HAL_GetTick>
 8004bf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	88fa      	ldrh	r2, [r7, #6]
 8004bfc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	88fa      	ldrh	r2, [r7, #6]
 8004c02:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c0c:	d108      	bne.n	8004c20 <HAL_UART_Transmit+0x6c>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d104      	bne.n	8004c20 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	61bb      	str	r3, [r7, #24]
 8004c1e:	e003      	b.n	8004c28 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c24:	2300      	movs	r3, #0
 8004c26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c28:	e02e      	b.n	8004c88 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	9300      	str	r3, [sp, #0]
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2200      	movs	r2, #0
 8004c32:	2180      	movs	r1, #128	@ 0x80
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 fbb3 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d005      	beq.n	8004c4c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2220      	movs	r2, #32
 8004c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e03a      	b.n	8004cc2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10b      	bne.n	8004c6a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	881b      	ldrh	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	3302      	adds	r3, #2
 8004c66:	61bb      	str	r3, [r7, #24]
 8004c68:	e007      	b.n	8004c7a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	781a      	ldrb	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	3301      	adds	r3, #1
 8004c78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	3b01      	subs	r3, #1
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1cb      	bne.n	8004c2a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	9300      	str	r3, [sp, #0]
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2140      	movs	r1, #64	@ 0x40
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 fb7f 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2220      	movs	r2, #32
 8004cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e006      	b.n	8004cc2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	e000      	b.n	8004cc2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004cc0:	2302      	movs	r3, #2
  }
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3720      	adds	r7, #32
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}

08004cca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b08a      	sub	sp, #40	@ 0x28
 8004cce:	af02      	add	r7, sp, #8
 8004cd0:	60f8      	str	r0, [r7, #12]
 8004cd2:	60b9      	str	r1, [r7, #8]
 8004cd4:	603b      	str	r3, [r7, #0]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b20      	cmp	r3, #32
 8004ce8:	f040 8081 	bne.w	8004dee <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <HAL_UART_Receive+0x2e>
 8004cf2:	88fb      	ldrh	r3, [r7, #6]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d101      	bne.n	8004cfc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e079      	b.n	8004df0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2222      	movs	r2, #34	@ 0x22
 8004d06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d10:	f7fd fb5e 	bl	80023d0 <HAL_GetTick>
 8004d14:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	88fa      	ldrh	r2, [r7, #6]
 8004d1a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	88fa      	ldrh	r2, [r7, #6]
 8004d20:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d2a:	d108      	bne.n	8004d3e <HAL_UART_Receive+0x74>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d104      	bne.n	8004d3e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004d34:	2300      	movs	r3, #0
 8004d36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	61bb      	str	r3, [r7, #24]
 8004d3c:	e003      	b.n	8004d46 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d42:	2300      	movs	r3, #0
 8004d44:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004d46:	e047      	b.n	8004dd8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	9300      	str	r3, [sp, #0]
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	2120      	movs	r1, #32
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 fb24 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d005      	beq.n	8004d6a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2220      	movs	r2, #32
 8004d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e042      	b.n	8004df0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d10c      	bne.n	8004d8a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	3302      	adds	r3, #2
 8004d86:	61bb      	str	r3, [r7, #24]
 8004d88:	e01f      	b.n	8004dca <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d92:	d007      	beq.n	8004da4 <HAL_UART_Receive+0xda>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d10a      	bne.n	8004db2 <HAL_UART_Receive+0xe8>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d106      	bne.n	8004db2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	701a      	strb	r2, [r3, #0]
 8004db0:	e008      	b.n	8004dc4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1b2      	bne.n	8004d48 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004dea:	2300      	movs	r3, #0
 8004dec:	e000      	b.n	8004df0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004dee:	2302      	movs	r3, #2
  }
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3720      	adds	r7, #32
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b0ba      	sub	sp, #232	@ 0xe8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e2e:	f003 030f 	and.w	r3, r3, #15
 8004e32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004e36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10f      	bne.n	8004e5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e42:	f003 0320 	and.w	r3, r3, #32
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d009      	beq.n	8004e5e <HAL_UART_IRQHandler+0x66>
 8004e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e4e:	f003 0320 	and.w	r3, r3, #32
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fbd7 	bl	800560a <UART_Receive_IT>
      return;
 8004e5c:	e273      	b.n	8005346 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 80de 	beq.w	8005024 <HAL_UART_IRQHandler+0x22c>
 8004e68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e6c:	f003 0301 	and.w	r3, r3, #1
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d106      	bne.n	8004e82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e78:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 80d1 	beq.w	8005024 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00b      	beq.n	8004ea6 <HAL_UART_IRQHandler+0xae>
 8004e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d005      	beq.n	8004ea6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e9e:	f043 0201 	orr.w	r2, r3, #1
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00b      	beq.n	8004eca <HAL_UART_IRQHandler+0xd2>
 8004eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d005      	beq.n	8004eca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec2:	f043 0202 	orr.w	r2, r3, #2
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00b      	beq.n	8004eee <HAL_UART_IRQHandler+0xf6>
 8004ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d005      	beq.n	8004eee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ee6:	f043 0204 	orr.w	r2, r3, #4
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef2:	f003 0308 	and.w	r3, r3, #8
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d011      	beq.n	8004f1e <HAL_UART_IRQHandler+0x126>
 8004efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004efe:	f003 0320 	and.w	r3, r3, #32
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d105      	bne.n	8004f12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d005      	beq.n	8004f1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f16:	f043 0208 	orr.w	r2, r3, #8
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 820a 	beq.w	800533c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d008      	beq.n	8004f46 <HAL_UART_IRQHandler+0x14e>
 8004f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f38:	f003 0320 	and.w	r3, r3, #32
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d002      	beq.n	8004f46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 fb62 	bl	800560a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f50:	2b40      	cmp	r3, #64	@ 0x40
 8004f52:	bf0c      	ite	eq
 8004f54:	2301      	moveq	r3, #1
 8004f56:	2300      	movne	r3, #0
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d103      	bne.n	8004f72 <HAL_UART_IRQHandler+0x17a>
 8004f6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d04f      	beq.n	8005012 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 fa6d 	bl	8005452 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f82:	2b40      	cmp	r3, #64	@ 0x40
 8004f84:	d141      	bne.n	800500a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	3314      	adds	r3, #20
 8004f8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004fa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	3314      	adds	r3, #20
 8004fae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004fb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004fbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004fc2:	e841 2300 	strex	r3, r2, [r1]
 8004fc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1d9      	bne.n	8004f86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d013      	beq.n	8005002 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fde:	4a8a      	ldr	r2, [pc, #552]	@ (8005208 <HAL_UART_IRQHandler+0x410>)
 8004fe0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fd fba3 	bl	8002732 <HAL_DMA_Abort_IT>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d016      	beq.n	8005020 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ffc:	4610      	mov	r0, r2
 8004ffe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005000:	e00e      	b.n	8005020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f9b6 	bl	8005374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005008:	e00a      	b.n	8005020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f9b2 	bl	8005374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005010:	e006      	b.n	8005020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f9ae 	bl	8005374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800501e:	e18d      	b.n	800533c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005020:	bf00      	nop
    return;
 8005022:	e18b      	b.n	800533c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005028:	2b01      	cmp	r3, #1
 800502a:	f040 8167 	bne.w	80052fc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800502e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005032:	f003 0310 	and.w	r3, r3, #16
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 8160 	beq.w	80052fc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800503c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005040:	f003 0310 	and.w	r3, r3, #16
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 8159 	beq.w	80052fc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800504a:	2300      	movs	r3, #0
 800504c:	60bb      	str	r3, [r7, #8]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	60bb      	str	r3, [r7, #8]
 800505e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506a:	2b40      	cmp	r3, #64	@ 0x40
 800506c:	f040 80ce 	bne.w	800520c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800507c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 80a9 	beq.w	80051d8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800508a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800508e:	429a      	cmp	r2, r3
 8005090:	f080 80a2 	bcs.w	80051d8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800509a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a6:	f000 8088 	beq.w	80051ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	330c      	adds	r3, #12
 80050b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80050c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80050c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	330c      	adds	r3, #12
 80050d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80050d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80050e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050e6:	e841 2300 	strex	r3, r2, [r1]
 80050ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80050ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1d9      	bne.n	80050aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	3314      	adds	r3, #20
 80050fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005100:	e853 3f00 	ldrex	r3, [r3]
 8005104:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005106:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005108:	f023 0301 	bic.w	r3, r3, #1
 800510c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	3314      	adds	r3, #20
 8005116:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800511a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800511e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005120:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005122:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005126:	e841 2300 	strex	r3, r2, [r1]
 800512a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800512c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1e1      	bne.n	80050f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3314      	adds	r3, #20
 8005138:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800513c:	e853 3f00 	ldrex	r3, [r3]
 8005140:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005148:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	3314      	adds	r3, #20
 8005152:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005156:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005158:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800515c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800515e:	e841 2300 	strex	r3, r2, [r1]
 8005162:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005164:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1e3      	bne.n	8005132 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2220      	movs	r2, #32
 800516e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	330c      	adds	r3, #12
 800517e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005182:	e853 3f00 	ldrex	r3, [r3]
 8005186:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800518a:	f023 0310 	bic.w	r3, r3, #16
 800518e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	330c      	adds	r3, #12
 8005198:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800519c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800519e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80051a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80051a4:	e841 2300 	strex	r3, r2, [r1]
 80051a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80051aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1e3      	bne.n	8005178 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7fd fa4c 	bl	8002652 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2202      	movs	r2, #2
 80051be:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	4619      	mov	r1, r3
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 f8d9 	bl	8005388 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80051d6:	e0b3      	b.n	8005340 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051e0:	429a      	cmp	r2, r3
 80051e2:	f040 80ad 	bne.w	8005340 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051f0:	f040 80a6 	bne.w	8005340 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051fe:	4619      	mov	r1, r3
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f8c1 	bl	8005388 <HAL_UARTEx_RxEventCallback>
      return;
 8005206:	e09b      	b.n	8005340 <HAL_UART_IRQHandler+0x548>
 8005208:	08005519 	.word	0x08005519
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005214:	b29b      	uxth	r3, r3
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005220:	b29b      	uxth	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	f000 808e 	beq.w	8005344 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005228:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800522c:	2b00      	cmp	r3, #0
 800522e:	f000 8089 	beq.w	8005344 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	330c      	adds	r3, #12
 8005238:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800523c:	e853 3f00 	ldrex	r3, [r3]
 8005240:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005244:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005248:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	330c      	adds	r3, #12
 8005252:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005256:	647a      	str	r2, [r7, #68]	@ 0x44
 8005258:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800525c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800525e:	e841 2300 	strex	r3, r2, [r1]
 8005262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1e3      	bne.n	8005232 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	3314      	adds	r3, #20
 8005270:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	e853 3f00 	ldrex	r3, [r3]
 8005278:	623b      	str	r3, [r7, #32]
   return(result);
 800527a:	6a3b      	ldr	r3, [r7, #32]
 800527c:	f023 0301 	bic.w	r3, r3, #1
 8005280:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	3314      	adds	r3, #20
 800528a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800528e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005290:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005296:	e841 2300 	strex	r3, r2, [r1]
 800529a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800529c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1e3      	bne.n	800526a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2220      	movs	r2, #32
 80052a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	330c      	adds	r3, #12
 80052b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	e853 3f00 	ldrex	r3, [r3]
 80052be:	60fb      	str	r3, [r7, #12]
   return(result);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f023 0310 	bic.w	r3, r3, #16
 80052c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	330c      	adds	r3, #12
 80052d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80052d4:	61fa      	str	r2, [r7, #28]
 80052d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d8:	69b9      	ldr	r1, [r7, #24]
 80052da:	69fa      	ldr	r2, [r7, #28]
 80052dc:	e841 2300 	strex	r3, r2, [r1]
 80052e0:	617b      	str	r3, [r7, #20]
   return(result);
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1e3      	bne.n	80052b0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052f2:	4619      	mov	r1, r3
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f847 	bl	8005388 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052fa:	e023      	b.n	8005344 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005304:	2b00      	cmp	r3, #0
 8005306:	d009      	beq.n	800531c <HAL_UART_IRQHandler+0x524>
 8005308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800530c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005310:	2b00      	cmp	r3, #0
 8005312:	d003      	beq.n	800531c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f910 	bl	800553a <UART_Transmit_IT>
    return;
 800531a:	e014      	b.n	8005346 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800531c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00e      	beq.n	8005346 <HAL_UART_IRQHandler+0x54e>
 8005328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800532c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005330:	2b00      	cmp	r3, #0
 8005332:	d008      	beq.n	8005346 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 f950 	bl	80055da <UART_EndTransmit_IT>
    return;
 800533a:	e004      	b.n	8005346 <HAL_UART_IRQHandler+0x54e>
    return;
 800533c:	bf00      	nop
 800533e:	e002      	b.n	8005346 <HAL_UART_IRQHandler+0x54e>
      return;
 8005340:	bf00      	nop
 8005342:	e000      	b.n	8005346 <HAL_UART_IRQHandler+0x54e>
      return;
 8005344:	bf00      	nop
  }
}
 8005346:	37e8      	adds	r7, #232	@ 0xe8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	460b      	mov	r3, r1
 8005392:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	4613      	mov	r3, r2
 80053ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b0:	e03b      	b.n	800542a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b8:	d037      	beq.n	800542a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ba:	f7fd f809 	bl	80023d0 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	6a3a      	ldr	r2, [r7, #32]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d302      	bcc.n	80053d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e03a      	b.n	800544a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d023      	beq.n	800542a <UART_WaitOnFlagUntilTimeout+0x8a>
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b80      	cmp	r3, #128	@ 0x80
 80053e6:	d020      	beq.n	800542a <UART_WaitOnFlagUntilTimeout+0x8a>
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b40      	cmp	r3, #64	@ 0x40
 80053ec:	d01d      	beq.n	800542a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0308 	and.w	r3, r3, #8
 80053f8:	2b08      	cmp	r3, #8
 80053fa:	d116      	bne.n	800542a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80053fc:	2300      	movs	r3, #0
 80053fe:	617b      	str	r3, [r7, #20]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	617b      	str	r3, [r7, #20]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	617b      	str	r3, [r7, #20]
 8005410:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f000 f81d 	bl	8005452 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2208      	movs	r2, #8
 800541c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e00f      	b.n	800544a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	4013      	ands	r3, r2
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	429a      	cmp	r2, r3
 8005438:	bf0c      	ite	eq
 800543a:	2301      	moveq	r3, #1
 800543c:	2300      	movne	r3, #0
 800543e:	b2db      	uxtb	r3, r3
 8005440:	461a      	mov	r2, r3
 8005442:	79fb      	ldrb	r3, [r7, #7]
 8005444:	429a      	cmp	r2, r3
 8005446:	d0b4      	beq.n	80053b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3718      	adds	r7, #24
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005452:	b480      	push	{r7}
 8005454:	b095      	sub	sp, #84	@ 0x54
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	330c      	adds	r3, #12
 8005460:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005464:	e853 3f00 	ldrex	r3, [r3]
 8005468:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800546a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005470:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	330c      	adds	r3, #12
 8005478:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800547a:	643a      	str	r2, [r7, #64]	@ 0x40
 800547c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005480:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e5      	bne.n	800545a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3314      	adds	r3, #20
 8005494:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	e853 3f00 	ldrex	r3, [r3]
 800549c:	61fb      	str	r3, [r7, #28]
   return(result);
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	f023 0301 	bic.w	r3, r3, #1
 80054a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3314      	adds	r3, #20
 80054ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054b6:	e841 2300 	strex	r3, r2, [r1]
 80054ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1e5      	bne.n	800548e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d119      	bne.n	80054fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	330c      	adds	r3, #12
 80054d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	e853 3f00 	ldrex	r3, [r3]
 80054d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	f023 0310 	bic.w	r3, r3, #16
 80054e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	330c      	adds	r3, #12
 80054e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054ea:	61ba      	str	r2, [r7, #24]
 80054ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ee:	6979      	ldr	r1, [r7, #20]
 80054f0:	69ba      	ldr	r2, [r7, #24]
 80054f2:	e841 2300 	strex	r3, r2, [r1]
 80054f6:	613b      	str	r3, [r7, #16]
   return(result);
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1e5      	bne.n	80054ca <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2220      	movs	r2, #32
 8005502:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800550c:	bf00      	nop
 800550e:	3754      	adds	r7, #84	@ 0x54
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005524:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f7ff ff21 	bl	8005374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005532:	bf00      	nop
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}

0800553a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800553a:	b480      	push	{r7}
 800553c:	b085      	sub	sp, #20
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b21      	cmp	r3, #33	@ 0x21
 800554c:	d13e      	bne.n	80055cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005556:	d114      	bne.n	8005582 <UART_Transmit_IT+0x48>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d110      	bne.n	8005582 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	881b      	ldrh	r3, [r3, #0]
 800556a:	461a      	mov	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005574:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	1c9a      	adds	r2, r3, #2
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	621a      	str	r2, [r3, #32]
 8005580:	e008      	b.n	8005594 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	1c59      	adds	r1, r3, #1
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6211      	str	r1, [r2, #32]
 800558c:	781a      	ldrb	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005598:	b29b      	uxth	r3, r3
 800559a:	3b01      	subs	r3, #1
 800559c:	b29b      	uxth	r3, r3
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	4619      	mov	r1, r3
 80055a2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10f      	bne.n	80055c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68da      	ldr	r2, [r3, #12]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80055b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68da      	ldr	r2, [r3, #12]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055c8:	2300      	movs	r3, #0
 80055ca:	e000      	b.n	80055ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055cc:	2302      	movs	r3, #2
  }
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b082      	sub	sp, #8
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68da      	ldr	r2, [r3, #12]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2220      	movs	r2, #32
 80055f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7ff fea6 	bl	800534c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}

0800560a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800560a:	b580      	push	{r7, lr}
 800560c:	b08c      	sub	sp, #48	@ 0x30
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005612:	2300      	movs	r3, #0
 8005614:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005616:	2300      	movs	r3, #0
 8005618:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005620:	b2db      	uxtb	r3, r3
 8005622:	2b22      	cmp	r3, #34	@ 0x22
 8005624:	f040 80aa 	bne.w	800577c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005630:	d115      	bne.n	800565e <UART_Receive_IT+0x54>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d111      	bne.n	800565e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	b29b      	uxth	r3, r3
 8005648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800564c:	b29a      	uxth	r2, r3
 800564e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005650:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005656:	1c9a      	adds	r2, r3, #2
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	629a      	str	r2, [r3, #40]	@ 0x28
 800565c:	e024      	b.n	80056a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005662:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800566c:	d007      	beq.n	800567e <UART_Receive_IT+0x74>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10a      	bne.n	800568c <UART_Receive_IT+0x82>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d106      	bne.n	800568c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	b2da      	uxtb	r2, r3
 8005686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005688:	701a      	strb	r2, [r3, #0]
 800568a:	e008      	b.n	800569e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	b2db      	uxtb	r3, r3
 8005694:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005698:	b2da      	uxtb	r2, r3
 800569a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800569c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	3b01      	subs	r3, #1
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	4619      	mov	r1, r3
 80056b6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d15d      	bne.n	8005778 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0220 	bic.w	r2, r2, #32
 80056ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68da      	ldr	r2, [r3, #12]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695a      	ldr	r2, [r3, #20]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 0201 	bic.w	r2, r2, #1
 80056ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2220      	movs	r2, #32
 80056f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d135      	bne.n	800576e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	330c      	adds	r3, #12
 800570e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	e853 3f00 	ldrex	r3, [r3]
 8005716:	613b      	str	r3, [r7, #16]
   return(result);
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	f023 0310 	bic.w	r3, r3, #16
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	330c      	adds	r3, #12
 8005726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005728:	623a      	str	r2, [r7, #32]
 800572a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572c:	69f9      	ldr	r1, [r7, #28]
 800572e:	6a3a      	ldr	r2, [r7, #32]
 8005730:	e841 2300 	strex	r3, r2, [r1]
 8005734:	61bb      	str	r3, [r7, #24]
   return(result);
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1e5      	bne.n	8005708 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0310 	and.w	r3, r3, #16
 8005746:	2b10      	cmp	r3, #16
 8005748:	d10a      	bne.n	8005760 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800574a:	2300      	movs	r3, #0
 800574c:	60fb      	str	r3, [r7, #12]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	60fb      	str	r3, [r7, #12]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	60fb      	str	r3, [r7, #12]
 800575e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005764:	4619      	mov	r1, r3
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7ff fe0e 	bl	8005388 <HAL_UARTEx_RxEventCallback>
 800576c:	e002      	b.n	8005774 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7ff fdf6 	bl	8005360 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005774:	2300      	movs	r3, #0
 8005776:	e002      	b.n	800577e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005778:	2300      	movs	r3, #0
 800577a:	e000      	b.n	800577e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800577c:	2302      	movs	r3, #2
  }
}
 800577e:	4618      	mov	r0, r3
 8005780:	3730      	adds	r7, #48	@ 0x30
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
	...

08005788 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800578c:	b0c0      	sub	sp, #256	@ 0x100
 800578e:	af00      	add	r7, sp, #0
 8005790:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80057a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a4:	68d9      	ldr	r1, [r3, #12]
 80057a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	ea40 0301 	orr.w	r3, r0, r1
 80057b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80057b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	431a      	orrs	r2, r3
 80057c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	431a      	orrs	r2, r3
 80057c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80057d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80057e0:	f021 010c 	bic.w	r1, r1, #12
 80057e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80057ee:	430b      	orrs	r3, r1
 80057f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80057fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005802:	6999      	ldr	r1, [r3, #24]
 8005804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	ea40 0301 	orr.w	r3, r0, r1
 800580e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	4b8f      	ldr	r3, [pc, #572]	@ (8005a54 <UART_SetConfig+0x2cc>)
 8005818:	429a      	cmp	r2, r3
 800581a:	d005      	beq.n	8005828 <UART_SetConfig+0xa0>
 800581c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	4b8d      	ldr	r3, [pc, #564]	@ (8005a58 <UART_SetConfig+0x2d0>)
 8005824:	429a      	cmp	r2, r3
 8005826:	d104      	bne.n	8005832 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005828:	f7fd fdc8 	bl	80033bc <HAL_RCC_GetPCLK2Freq>
 800582c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005830:	e003      	b.n	800583a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005832:	f7fd fdaf 	bl	8003394 <HAL_RCC_GetPCLK1Freq>
 8005836:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800583a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005844:	f040 810c 	bne.w	8005a60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005848:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800584c:	2200      	movs	r2, #0
 800584e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005852:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005856:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800585a:	4622      	mov	r2, r4
 800585c:	462b      	mov	r3, r5
 800585e:	1891      	adds	r1, r2, r2
 8005860:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005862:	415b      	adcs	r3, r3
 8005864:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005866:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800586a:	4621      	mov	r1, r4
 800586c:	eb12 0801 	adds.w	r8, r2, r1
 8005870:	4629      	mov	r1, r5
 8005872:	eb43 0901 	adc.w	r9, r3, r1
 8005876:	f04f 0200 	mov.w	r2, #0
 800587a:	f04f 0300 	mov.w	r3, #0
 800587e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005882:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005886:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800588a:	4690      	mov	r8, r2
 800588c:	4699      	mov	r9, r3
 800588e:	4623      	mov	r3, r4
 8005890:	eb18 0303 	adds.w	r3, r8, r3
 8005894:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005898:	462b      	mov	r3, r5
 800589a:	eb49 0303 	adc.w	r3, r9, r3
 800589e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80058a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80058ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80058b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80058b6:	460b      	mov	r3, r1
 80058b8:	18db      	adds	r3, r3, r3
 80058ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80058bc:	4613      	mov	r3, r2
 80058be:	eb42 0303 	adc.w	r3, r2, r3
 80058c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80058c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80058c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80058cc:	f7fa fea4 	bl	8000618 <__aeabi_uldivmod>
 80058d0:	4602      	mov	r2, r0
 80058d2:	460b      	mov	r3, r1
 80058d4:	4b61      	ldr	r3, [pc, #388]	@ (8005a5c <UART_SetConfig+0x2d4>)
 80058d6:	fba3 2302 	umull	r2, r3, r3, r2
 80058da:	095b      	lsrs	r3, r3, #5
 80058dc:	011c      	lsls	r4, r3, #4
 80058de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058e2:	2200      	movs	r2, #0
 80058e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80058ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80058f0:	4642      	mov	r2, r8
 80058f2:	464b      	mov	r3, r9
 80058f4:	1891      	adds	r1, r2, r2
 80058f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80058f8:	415b      	adcs	r3, r3
 80058fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005900:	4641      	mov	r1, r8
 8005902:	eb12 0a01 	adds.w	sl, r2, r1
 8005906:	4649      	mov	r1, r9
 8005908:	eb43 0b01 	adc.w	fp, r3, r1
 800590c:	f04f 0200 	mov.w	r2, #0
 8005910:	f04f 0300 	mov.w	r3, #0
 8005914:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005918:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800591c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005920:	4692      	mov	sl, r2
 8005922:	469b      	mov	fp, r3
 8005924:	4643      	mov	r3, r8
 8005926:	eb1a 0303 	adds.w	r3, sl, r3
 800592a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800592e:	464b      	mov	r3, r9
 8005930:	eb4b 0303 	adc.w	r3, fp, r3
 8005934:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005944:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005948:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800594c:	460b      	mov	r3, r1
 800594e:	18db      	adds	r3, r3, r3
 8005950:	643b      	str	r3, [r7, #64]	@ 0x40
 8005952:	4613      	mov	r3, r2
 8005954:	eb42 0303 	adc.w	r3, r2, r3
 8005958:	647b      	str	r3, [r7, #68]	@ 0x44
 800595a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800595e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005962:	f7fa fe59 	bl	8000618 <__aeabi_uldivmod>
 8005966:	4602      	mov	r2, r0
 8005968:	460b      	mov	r3, r1
 800596a:	4611      	mov	r1, r2
 800596c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a5c <UART_SetConfig+0x2d4>)
 800596e:	fba3 2301 	umull	r2, r3, r3, r1
 8005972:	095b      	lsrs	r3, r3, #5
 8005974:	2264      	movs	r2, #100	@ 0x64
 8005976:	fb02 f303 	mul.w	r3, r2, r3
 800597a:	1acb      	subs	r3, r1, r3
 800597c:	00db      	lsls	r3, r3, #3
 800597e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005982:	4b36      	ldr	r3, [pc, #216]	@ (8005a5c <UART_SetConfig+0x2d4>)
 8005984:	fba3 2302 	umull	r2, r3, r3, r2
 8005988:	095b      	lsrs	r3, r3, #5
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005990:	441c      	add	r4, r3
 8005992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005996:	2200      	movs	r2, #0
 8005998:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800599c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80059a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80059a4:	4642      	mov	r2, r8
 80059a6:	464b      	mov	r3, r9
 80059a8:	1891      	adds	r1, r2, r2
 80059aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80059ac:	415b      	adcs	r3, r3
 80059ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80059b4:	4641      	mov	r1, r8
 80059b6:	1851      	adds	r1, r2, r1
 80059b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80059ba:	4649      	mov	r1, r9
 80059bc:	414b      	adcs	r3, r1
 80059be:	637b      	str	r3, [r7, #52]	@ 0x34
 80059c0:	f04f 0200 	mov.w	r2, #0
 80059c4:	f04f 0300 	mov.w	r3, #0
 80059c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80059cc:	4659      	mov	r1, fp
 80059ce:	00cb      	lsls	r3, r1, #3
 80059d0:	4651      	mov	r1, sl
 80059d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059d6:	4651      	mov	r1, sl
 80059d8:	00ca      	lsls	r2, r1, #3
 80059da:	4610      	mov	r0, r2
 80059dc:	4619      	mov	r1, r3
 80059de:	4603      	mov	r3, r0
 80059e0:	4642      	mov	r2, r8
 80059e2:	189b      	adds	r3, r3, r2
 80059e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059e8:	464b      	mov	r3, r9
 80059ea:	460a      	mov	r2, r1
 80059ec:	eb42 0303 	adc.w	r3, r2, r3
 80059f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005a00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005a04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005a08:	460b      	mov	r3, r1
 8005a0a:	18db      	adds	r3, r3, r3
 8005a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a0e:	4613      	mov	r3, r2
 8005a10:	eb42 0303 	adc.w	r3, r2, r3
 8005a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005a1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005a1e:	f7fa fdfb 	bl	8000618 <__aeabi_uldivmod>
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	4b0d      	ldr	r3, [pc, #52]	@ (8005a5c <UART_SetConfig+0x2d4>)
 8005a28:	fba3 1302 	umull	r1, r3, r3, r2
 8005a2c:	095b      	lsrs	r3, r3, #5
 8005a2e:	2164      	movs	r1, #100	@ 0x64
 8005a30:	fb01 f303 	mul.w	r3, r1, r3
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	00db      	lsls	r3, r3, #3
 8005a38:	3332      	adds	r3, #50	@ 0x32
 8005a3a:	4a08      	ldr	r2, [pc, #32]	@ (8005a5c <UART_SetConfig+0x2d4>)
 8005a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a40:	095b      	lsrs	r3, r3, #5
 8005a42:	f003 0207 	and.w	r2, r3, #7
 8005a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4422      	add	r2, r4
 8005a4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a50:	e106      	b.n	8005c60 <UART_SetConfig+0x4d8>
 8005a52:	bf00      	nop
 8005a54:	40011000 	.word	0x40011000
 8005a58:	40011400 	.word	0x40011400
 8005a5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a64:	2200      	movs	r2, #0
 8005a66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a72:	4642      	mov	r2, r8
 8005a74:	464b      	mov	r3, r9
 8005a76:	1891      	adds	r1, r2, r2
 8005a78:	6239      	str	r1, [r7, #32]
 8005a7a:	415b      	adcs	r3, r3
 8005a7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a82:	4641      	mov	r1, r8
 8005a84:	1854      	adds	r4, r2, r1
 8005a86:	4649      	mov	r1, r9
 8005a88:	eb43 0501 	adc.w	r5, r3, r1
 8005a8c:	f04f 0200 	mov.w	r2, #0
 8005a90:	f04f 0300 	mov.w	r3, #0
 8005a94:	00eb      	lsls	r3, r5, #3
 8005a96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a9a:	00e2      	lsls	r2, r4, #3
 8005a9c:	4614      	mov	r4, r2
 8005a9e:	461d      	mov	r5, r3
 8005aa0:	4643      	mov	r3, r8
 8005aa2:	18e3      	adds	r3, r4, r3
 8005aa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005aa8:	464b      	mov	r3, r9
 8005aaa:	eb45 0303 	adc.w	r3, r5, r3
 8005aae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005abe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005ac2:	f04f 0200 	mov.w	r2, #0
 8005ac6:	f04f 0300 	mov.w	r3, #0
 8005aca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005ace:	4629      	mov	r1, r5
 8005ad0:	008b      	lsls	r3, r1, #2
 8005ad2:	4621      	mov	r1, r4
 8005ad4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ad8:	4621      	mov	r1, r4
 8005ada:	008a      	lsls	r2, r1, #2
 8005adc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ae0:	f7fa fd9a 	bl	8000618 <__aeabi_uldivmod>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	4b60      	ldr	r3, [pc, #384]	@ (8005c6c <UART_SetConfig+0x4e4>)
 8005aea:	fba3 2302 	umull	r2, r3, r3, r2
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	011c      	lsls	r4, r3, #4
 8005af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005af6:	2200      	movs	r2, #0
 8005af8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005afc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005b00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005b04:	4642      	mov	r2, r8
 8005b06:	464b      	mov	r3, r9
 8005b08:	1891      	adds	r1, r2, r2
 8005b0a:	61b9      	str	r1, [r7, #24]
 8005b0c:	415b      	adcs	r3, r3
 8005b0e:	61fb      	str	r3, [r7, #28]
 8005b10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b14:	4641      	mov	r1, r8
 8005b16:	1851      	adds	r1, r2, r1
 8005b18:	6139      	str	r1, [r7, #16]
 8005b1a:	4649      	mov	r1, r9
 8005b1c:	414b      	adcs	r3, r1
 8005b1e:	617b      	str	r3, [r7, #20]
 8005b20:	f04f 0200 	mov.w	r2, #0
 8005b24:	f04f 0300 	mov.w	r3, #0
 8005b28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b2c:	4659      	mov	r1, fp
 8005b2e:	00cb      	lsls	r3, r1, #3
 8005b30:	4651      	mov	r1, sl
 8005b32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b36:	4651      	mov	r1, sl
 8005b38:	00ca      	lsls	r2, r1, #3
 8005b3a:	4610      	mov	r0, r2
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	4603      	mov	r3, r0
 8005b40:	4642      	mov	r2, r8
 8005b42:	189b      	adds	r3, r3, r2
 8005b44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005b48:	464b      	mov	r3, r9
 8005b4a:	460a      	mov	r2, r1
 8005b4c:	eb42 0303 	adc.w	r3, r2, r3
 8005b50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005b60:	f04f 0200 	mov.w	r2, #0
 8005b64:	f04f 0300 	mov.w	r3, #0
 8005b68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b6c:	4649      	mov	r1, r9
 8005b6e:	008b      	lsls	r3, r1, #2
 8005b70:	4641      	mov	r1, r8
 8005b72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b76:	4641      	mov	r1, r8
 8005b78:	008a      	lsls	r2, r1, #2
 8005b7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b7e:	f7fa fd4b 	bl	8000618 <__aeabi_uldivmod>
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	4611      	mov	r1, r2
 8005b88:	4b38      	ldr	r3, [pc, #224]	@ (8005c6c <UART_SetConfig+0x4e4>)
 8005b8a:	fba3 2301 	umull	r2, r3, r3, r1
 8005b8e:	095b      	lsrs	r3, r3, #5
 8005b90:	2264      	movs	r2, #100	@ 0x64
 8005b92:	fb02 f303 	mul.w	r3, r2, r3
 8005b96:	1acb      	subs	r3, r1, r3
 8005b98:	011b      	lsls	r3, r3, #4
 8005b9a:	3332      	adds	r3, #50	@ 0x32
 8005b9c:	4a33      	ldr	r2, [pc, #204]	@ (8005c6c <UART_SetConfig+0x4e4>)
 8005b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba2:	095b      	lsrs	r3, r3, #5
 8005ba4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ba8:	441c      	add	r4, r3
 8005baa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bae:	2200      	movs	r2, #0
 8005bb0:	673b      	str	r3, [r7, #112]	@ 0x70
 8005bb2:	677a      	str	r2, [r7, #116]	@ 0x74
 8005bb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005bb8:	4642      	mov	r2, r8
 8005bba:	464b      	mov	r3, r9
 8005bbc:	1891      	adds	r1, r2, r2
 8005bbe:	60b9      	str	r1, [r7, #8]
 8005bc0:	415b      	adcs	r3, r3
 8005bc2:	60fb      	str	r3, [r7, #12]
 8005bc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005bc8:	4641      	mov	r1, r8
 8005bca:	1851      	adds	r1, r2, r1
 8005bcc:	6039      	str	r1, [r7, #0]
 8005bce:	4649      	mov	r1, r9
 8005bd0:	414b      	adcs	r3, r1
 8005bd2:	607b      	str	r3, [r7, #4]
 8005bd4:	f04f 0200 	mov.w	r2, #0
 8005bd8:	f04f 0300 	mov.w	r3, #0
 8005bdc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005be0:	4659      	mov	r1, fp
 8005be2:	00cb      	lsls	r3, r1, #3
 8005be4:	4651      	mov	r1, sl
 8005be6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bea:	4651      	mov	r1, sl
 8005bec:	00ca      	lsls	r2, r1, #3
 8005bee:	4610      	mov	r0, r2
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	4642      	mov	r2, r8
 8005bf6:	189b      	adds	r3, r3, r2
 8005bf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bfa:	464b      	mov	r3, r9
 8005bfc:	460a      	mov	r2, r1
 8005bfe:	eb42 0303 	adc.w	r3, r2, r3
 8005c02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005c10:	f04f 0200 	mov.w	r2, #0
 8005c14:	f04f 0300 	mov.w	r3, #0
 8005c18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005c1c:	4649      	mov	r1, r9
 8005c1e:	008b      	lsls	r3, r1, #2
 8005c20:	4641      	mov	r1, r8
 8005c22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c26:	4641      	mov	r1, r8
 8005c28:	008a      	lsls	r2, r1, #2
 8005c2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005c2e:	f7fa fcf3 	bl	8000618 <__aeabi_uldivmod>
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	4b0d      	ldr	r3, [pc, #52]	@ (8005c6c <UART_SetConfig+0x4e4>)
 8005c38:	fba3 1302 	umull	r1, r3, r3, r2
 8005c3c:	095b      	lsrs	r3, r3, #5
 8005c3e:	2164      	movs	r1, #100	@ 0x64
 8005c40:	fb01 f303 	mul.w	r3, r1, r3
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	3332      	adds	r3, #50	@ 0x32
 8005c4a:	4a08      	ldr	r2, [pc, #32]	@ (8005c6c <UART_SetConfig+0x4e4>)
 8005c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c50:	095b      	lsrs	r3, r3, #5
 8005c52:	f003 020f 	and.w	r2, r3, #15
 8005c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4422      	add	r2, r4
 8005c5e:	609a      	str	r2, [r3, #8]
}
 8005c60:	bf00      	nop
 8005c62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005c66:	46bd      	mov	sp, r7
 8005c68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c6c:	51eb851f 	.word	0x51eb851f

08005c70 <sniprintf>:
 8005c70:	b40c      	push	{r2, r3}
 8005c72:	b530      	push	{r4, r5, lr}
 8005c74:	4b18      	ldr	r3, [pc, #96]	@ (8005cd8 <sniprintf+0x68>)
 8005c76:	1e0c      	subs	r4, r1, #0
 8005c78:	681d      	ldr	r5, [r3, #0]
 8005c7a:	b09d      	sub	sp, #116	@ 0x74
 8005c7c:	da08      	bge.n	8005c90 <sniprintf+0x20>
 8005c7e:	238b      	movs	r3, #139	@ 0x8b
 8005c80:	602b      	str	r3, [r5, #0]
 8005c82:	f04f 30ff 	mov.w	r0, #4294967295
 8005c86:	b01d      	add	sp, #116	@ 0x74
 8005c88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c8c:	b002      	add	sp, #8
 8005c8e:	4770      	bx	lr
 8005c90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005c94:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005c98:	f04f 0300 	mov.w	r3, #0
 8005c9c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005c9e:	bf14      	ite	ne
 8005ca0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005ca4:	4623      	moveq	r3, r4
 8005ca6:	9304      	str	r3, [sp, #16]
 8005ca8:	9307      	str	r3, [sp, #28]
 8005caa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005cae:	9002      	str	r0, [sp, #8]
 8005cb0:	9006      	str	r0, [sp, #24]
 8005cb2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005cb6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005cb8:	ab21      	add	r3, sp, #132	@ 0x84
 8005cba:	a902      	add	r1, sp, #8
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	9301      	str	r3, [sp, #4]
 8005cc0:	f000 f9a4 	bl	800600c <_svfiprintf_r>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	bfbc      	itt	lt
 8005cc8:	238b      	movlt	r3, #139	@ 0x8b
 8005cca:	602b      	strlt	r3, [r5, #0]
 8005ccc:	2c00      	cmp	r4, #0
 8005cce:	d0da      	beq.n	8005c86 <sniprintf+0x16>
 8005cd0:	9b02      	ldr	r3, [sp, #8]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	701a      	strb	r2, [r3, #0]
 8005cd6:	e7d6      	b.n	8005c86 <sniprintf+0x16>
 8005cd8:	20000010 	.word	0x20000010

08005cdc <memcmp>:
 8005cdc:	b510      	push	{r4, lr}
 8005cde:	3901      	subs	r1, #1
 8005ce0:	4402      	add	r2, r0
 8005ce2:	4290      	cmp	r0, r2
 8005ce4:	d101      	bne.n	8005cea <memcmp+0xe>
 8005ce6:	2000      	movs	r0, #0
 8005ce8:	e005      	b.n	8005cf6 <memcmp+0x1a>
 8005cea:	7803      	ldrb	r3, [r0, #0]
 8005cec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005cf0:	42a3      	cmp	r3, r4
 8005cf2:	d001      	beq.n	8005cf8 <memcmp+0x1c>
 8005cf4:	1b18      	subs	r0, r3, r4
 8005cf6:	bd10      	pop	{r4, pc}
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	e7f2      	b.n	8005ce2 <memcmp+0x6>

08005cfc <memset>:
 8005cfc:	4402      	add	r2, r0
 8005cfe:	4603      	mov	r3, r0
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d100      	bne.n	8005d06 <memset+0xa>
 8005d04:	4770      	bx	lr
 8005d06:	f803 1b01 	strb.w	r1, [r3], #1
 8005d0a:	e7f9      	b.n	8005d00 <memset+0x4>

08005d0c <__errno>:
 8005d0c:	4b01      	ldr	r3, [pc, #4]	@ (8005d14 <__errno+0x8>)
 8005d0e:	6818      	ldr	r0, [r3, #0]
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	20000010 	.word	0x20000010

08005d18 <__libc_init_array>:
 8005d18:	b570      	push	{r4, r5, r6, lr}
 8005d1a:	4d0d      	ldr	r5, [pc, #52]	@ (8005d50 <__libc_init_array+0x38>)
 8005d1c:	4c0d      	ldr	r4, [pc, #52]	@ (8005d54 <__libc_init_array+0x3c>)
 8005d1e:	1b64      	subs	r4, r4, r5
 8005d20:	10a4      	asrs	r4, r4, #2
 8005d22:	2600      	movs	r6, #0
 8005d24:	42a6      	cmp	r6, r4
 8005d26:	d109      	bne.n	8005d3c <__libc_init_array+0x24>
 8005d28:	4d0b      	ldr	r5, [pc, #44]	@ (8005d58 <__libc_init_array+0x40>)
 8005d2a:	4c0c      	ldr	r4, [pc, #48]	@ (8005d5c <__libc_init_array+0x44>)
 8005d2c:	f000 fc64 	bl	80065f8 <_init>
 8005d30:	1b64      	subs	r4, r4, r5
 8005d32:	10a4      	asrs	r4, r4, #2
 8005d34:	2600      	movs	r6, #0
 8005d36:	42a6      	cmp	r6, r4
 8005d38:	d105      	bne.n	8005d46 <__libc_init_array+0x2e>
 8005d3a:	bd70      	pop	{r4, r5, r6, pc}
 8005d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d40:	4798      	blx	r3
 8005d42:	3601      	adds	r6, #1
 8005d44:	e7ee      	b.n	8005d24 <__libc_init_array+0xc>
 8005d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d4a:	4798      	blx	r3
 8005d4c:	3601      	adds	r6, #1
 8005d4e:	e7f2      	b.n	8005d36 <__libc_init_array+0x1e>
 8005d50:	08006e70 	.word	0x08006e70
 8005d54:	08006e70 	.word	0x08006e70
 8005d58:	08006e70 	.word	0x08006e70
 8005d5c:	08006e74 	.word	0x08006e74

08005d60 <__retarget_lock_acquire_recursive>:
 8005d60:	4770      	bx	lr

08005d62 <__retarget_lock_release_recursive>:
 8005d62:	4770      	bx	lr

08005d64 <_free_r>:
 8005d64:	b538      	push	{r3, r4, r5, lr}
 8005d66:	4605      	mov	r5, r0
 8005d68:	2900      	cmp	r1, #0
 8005d6a:	d041      	beq.n	8005df0 <_free_r+0x8c>
 8005d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d70:	1f0c      	subs	r4, r1, #4
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	bfb8      	it	lt
 8005d76:	18e4      	addlt	r4, r4, r3
 8005d78:	f000 f8e0 	bl	8005f3c <__malloc_lock>
 8005d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8005df4 <_free_r+0x90>)
 8005d7e:	6813      	ldr	r3, [r2, #0]
 8005d80:	b933      	cbnz	r3, 8005d90 <_free_r+0x2c>
 8005d82:	6063      	str	r3, [r4, #4]
 8005d84:	6014      	str	r4, [r2, #0]
 8005d86:	4628      	mov	r0, r5
 8005d88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d8c:	f000 b8dc 	b.w	8005f48 <__malloc_unlock>
 8005d90:	42a3      	cmp	r3, r4
 8005d92:	d908      	bls.n	8005da6 <_free_r+0x42>
 8005d94:	6820      	ldr	r0, [r4, #0]
 8005d96:	1821      	adds	r1, r4, r0
 8005d98:	428b      	cmp	r3, r1
 8005d9a:	bf01      	itttt	eq
 8005d9c:	6819      	ldreq	r1, [r3, #0]
 8005d9e:	685b      	ldreq	r3, [r3, #4]
 8005da0:	1809      	addeq	r1, r1, r0
 8005da2:	6021      	streq	r1, [r4, #0]
 8005da4:	e7ed      	b.n	8005d82 <_free_r+0x1e>
 8005da6:	461a      	mov	r2, r3
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	b10b      	cbz	r3, 8005db0 <_free_r+0x4c>
 8005dac:	42a3      	cmp	r3, r4
 8005dae:	d9fa      	bls.n	8005da6 <_free_r+0x42>
 8005db0:	6811      	ldr	r1, [r2, #0]
 8005db2:	1850      	adds	r0, r2, r1
 8005db4:	42a0      	cmp	r0, r4
 8005db6:	d10b      	bne.n	8005dd0 <_free_r+0x6c>
 8005db8:	6820      	ldr	r0, [r4, #0]
 8005dba:	4401      	add	r1, r0
 8005dbc:	1850      	adds	r0, r2, r1
 8005dbe:	4283      	cmp	r3, r0
 8005dc0:	6011      	str	r1, [r2, #0]
 8005dc2:	d1e0      	bne.n	8005d86 <_free_r+0x22>
 8005dc4:	6818      	ldr	r0, [r3, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	6053      	str	r3, [r2, #4]
 8005dca:	4408      	add	r0, r1
 8005dcc:	6010      	str	r0, [r2, #0]
 8005dce:	e7da      	b.n	8005d86 <_free_r+0x22>
 8005dd0:	d902      	bls.n	8005dd8 <_free_r+0x74>
 8005dd2:	230c      	movs	r3, #12
 8005dd4:	602b      	str	r3, [r5, #0]
 8005dd6:	e7d6      	b.n	8005d86 <_free_r+0x22>
 8005dd8:	6820      	ldr	r0, [r4, #0]
 8005dda:	1821      	adds	r1, r4, r0
 8005ddc:	428b      	cmp	r3, r1
 8005dde:	bf04      	itt	eq
 8005de0:	6819      	ldreq	r1, [r3, #0]
 8005de2:	685b      	ldreq	r3, [r3, #4]
 8005de4:	6063      	str	r3, [r4, #4]
 8005de6:	bf04      	itt	eq
 8005de8:	1809      	addeq	r1, r1, r0
 8005dea:	6021      	streq	r1, [r4, #0]
 8005dec:	6054      	str	r4, [r2, #4]
 8005dee:	e7ca      	b.n	8005d86 <_free_r+0x22>
 8005df0:	bd38      	pop	{r3, r4, r5, pc}
 8005df2:	bf00      	nop
 8005df4:	20000374 	.word	0x20000374

08005df8 <sbrk_aligned>:
 8005df8:	b570      	push	{r4, r5, r6, lr}
 8005dfa:	4e0f      	ldr	r6, [pc, #60]	@ (8005e38 <sbrk_aligned+0x40>)
 8005dfc:	460c      	mov	r4, r1
 8005dfe:	6831      	ldr	r1, [r6, #0]
 8005e00:	4605      	mov	r5, r0
 8005e02:	b911      	cbnz	r1, 8005e0a <sbrk_aligned+0x12>
 8005e04:	f000 fba4 	bl	8006550 <_sbrk_r>
 8005e08:	6030      	str	r0, [r6, #0]
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	f000 fb9f 	bl	8006550 <_sbrk_r>
 8005e12:	1c43      	adds	r3, r0, #1
 8005e14:	d103      	bne.n	8005e1e <sbrk_aligned+0x26>
 8005e16:	f04f 34ff 	mov.w	r4, #4294967295
 8005e1a:	4620      	mov	r0, r4
 8005e1c:	bd70      	pop	{r4, r5, r6, pc}
 8005e1e:	1cc4      	adds	r4, r0, #3
 8005e20:	f024 0403 	bic.w	r4, r4, #3
 8005e24:	42a0      	cmp	r0, r4
 8005e26:	d0f8      	beq.n	8005e1a <sbrk_aligned+0x22>
 8005e28:	1a21      	subs	r1, r4, r0
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	f000 fb90 	bl	8006550 <_sbrk_r>
 8005e30:	3001      	adds	r0, #1
 8005e32:	d1f2      	bne.n	8005e1a <sbrk_aligned+0x22>
 8005e34:	e7ef      	b.n	8005e16 <sbrk_aligned+0x1e>
 8005e36:	bf00      	nop
 8005e38:	20000370 	.word	0x20000370

08005e3c <_malloc_r>:
 8005e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e40:	1ccd      	adds	r5, r1, #3
 8005e42:	f025 0503 	bic.w	r5, r5, #3
 8005e46:	3508      	adds	r5, #8
 8005e48:	2d0c      	cmp	r5, #12
 8005e4a:	bf38      	it	cc
 8005e4c:	250c      	movcc	r5, #12
 8005e4e:	2d00      	cmp	r5, #0
 8005e50:	4606      	mov	r6, r0
 8005e52:	db01      	blt.n	8005e58 <_malloc_r+0x1c>
 8005e54:	42a9      	cmp	r1, r5
 8005e56:	d904      	bls.n	8005e62 <_malloc_r+0x26>
 8005e58:	230c      	movs	r3, #12
 8005e5a:	6033      	str	r3, [r6, #0]
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f38 <_malloc_r+0xfc>
 8005e66:	f000 f869 	bl	8005f3c <__malloc_lock>
 8005e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8005e6e:	461c      	mov	r4, r3
 8005e70:	bb44      	cbnz	r4, 8005ec4 <_malloc_r+0x88>
 8005e72:	4629      	mov	r1, r5
 8005e74:	4630      	mov	r0, r6
 8005e76:	f7ff ffbf 	bl	8005df8 <sbrk_aligned>
 8005e7a:	1c43      	adds	r3, r0, #1
 8005e7c:	4604      	mov	r4, r0
 8005e7e:	d158      	bne.n	8005f32 <_malloc_r+0xf6>
 8005e80:	f8d8 4000 	ldr.w	r4, [r8]
 8005e84:	4627      	mov	r7, r4
 8005e86:	2f00      	cmp	r7, #0
 8005e88:	d143      	bne.n	8005f12 <_malloc_r+0xd6>
 8005e8a:	2c00      	cmp	r4, #0
 8005e8c:	d04b      	beq.n	8005f26 <_malloc_r+0xea>
 8005e8e:	6823      	ldr	r3, [r4, #0]
 8005e90:	4639      	mov	r1, r7
 8005e92:	4630      	mov	r0, r6
 8005e94:	eb04 0903 	add.w	r9, r4, r3
 8005e98:	f000 fb5a 	bl	8006550 <_sbrk_r>
 8005e9c:	4581      	cmp	r9, r0
 8005e9e:	d142      	bne.n	8005f26 <_malloc_r+0xea>
 8005ea0:	6821      	ldr	r1, [r4, #0]
 8005ea2:	1a6d      	subs	r5, r5, r1
 8005ea4:	4629      	mov	r1, r5
 8005ea6:	4630      	mov	r0, r6
 8005ea8:	f7ff ffa6 	bl	8005df8 <sbrk_aligned>
 8005eac:	3001      	adds	r0, #1
 8005eae:	d03a      	beq.n	8005f26 <_malloc_r+0xea>
 8005eb0:	6823      	ldr	r3, [r4, #0]
 8005eb2:	442b      	add	r3, r5
 8005eb4:	6023      	str	r3, [r4, #0]
 8005eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8005eba:	685a      	ldr	r2, [r3, #4]
 8005ebc:	bb62      	cbnz	r2, 8005f18 <_malloc_r+0xdc>
 8005ebe:	f8c8 7000 	str.w	r7, [r8]
 8005ec2:	e00f      	b.n	8005ee4 <_malloc_r+0xa8>
 8005ec4:	6822      	ldr	r2, [r4, #0]
 8005ec6:	1b52      	subs	r2, r2, r5
 8005ec8:	d420      	bmi.n	8005f0c <_malloc_r+0xd0>
 8005eca:	2a0b      	cmp	r2, #11
 8005ecc:	d917      	bls.n	8005efe <_malloc_r+0xc2>
 8005ece:	1961      	adds	r1, r4, r5
 8005ed0:	42a3      	cmp	r3, r4
 8005ed2:	6025      	str	r5, [r4, #0]
 8005ed4:	bf18      	it	ne
 8005ed6:	6059      	strne	r1, [r3, #4]
 8005ed8:	6863      	ldr	r3, [r4, #4]
 8005eda:	bf08      	it	eq
 8005edc:	f8c8 1000 	streq.w	r1, [r8]
 8005ee0:	5162      	str	r2, [r4, r5]
 8005ee2:	604b      	str	r3, [r1, #4]
 8005ee4:	4630      	mov	r0, r6
 8005ee6:	f000 f82f 	bl	8005f48 <__malloc_unlock>
 8005eea:	f104 000b 	add.w	r0, r4, #11
 8005eee:	1d23      	adds	r3, r4, #4
 8005ef0:	f020 0007 	bic.w	r0, r0, #7
 8005ef4:	1ac2      	subs	r2, r0, r3
 8005ef6:	bf1c      	itt	ne
 8005ef8:	1a1b      	subne	r3, r3, r0
 8005efa:	50a3      	strne	r3, [r4, r2]
 8005efc:	e7af      	b.n	8005e5e <_malloc_r+0x22>
 8005efe:	6862      	ldr	r2, [r4, #4]
 8005f00:	42a3      	cmp	r3, r4
 8005f02:	bf0c      	ite	eq
 8005f04:	f8c8 2000 	streq.w	r2, [r8]
 8005f08:	605a      	strne	r2, [r3, #4]
 8005f0a:	e7eb      	b.n	8005ee4 <_malloc_r+0xa8>
 8005f0c:	4623      	mov	r3, r4
 8005f0e:	6864      	ldr	r4, [r4, #4]
 8005f10:	e7ae      	b.n	8005e70 <_malloc_r+0x34>
 8005f12:	463c      	mov	r4, r7
 8005f14:	687f      	ldr	r7, [r7, #4]
 8005f16:	e7b6      	b.n	8005e86 <_malloc_r+0x4a>
 8005f18:	461a      	mov	r2, r3
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	42a3      	cmp	r3, r4
 8005f1e:	d1fb      	bne.n	8005f18 <_malloc_r+0xdc>
 8005f20:	2300      	movs	r3, #0
 8005f22:	6053      	str	r3, [r2, #4]
 8005f24:	e7de      	b.n	8005ee4 <_malloc_r+0xa8>
 8005f26:	230c      	movs	r3, #12
 8005f28:	6033      	str	r3, [r6, #0]
 8005f2a:	4630      	mov	r0, r6
 8005f2c:	f000 f80c 	bl	8005f48 <__malloc_unlock>
 8005f30:	e794      	b.n	8005e5c <_malloc_r+0x20>
 8005f32:	6005      	str	r5, [r0, #0]
 8005f34:	e7d6      	b.n	8005ee4 <_malloc_r+0xa8>
 8005f36:	bf00      	nop
 8005f38:	20000374 	.word	0x20000374

08005f3c <__malloc_lock>:
 8005f3c:	4801      	ldr	r0, [pc, #4]	@ (8005f44 <__malloc_lock+0x8>)
 8005f3e:	f7ff bf0f 	b.w	8005d60 <__retarget_lock_acquire_recursive>
 8005f42:	bf00      	nop
 8005f44:	2000036c 	.word	0x2000036c

08005f48 <__malloc_unlock>:
 8005f48:	4801      	ldr	r0, [pc, #4]	@ (8005f50 <__malloc_unlock+0x8>)
 8005f4a:	f7ff bf0a 	b.w	8005d62 <__retarget_lock_release_recursive>
 8005f4e:	bf00      	nop
 8005f50:	2000036c 	.word	0x2000036c

08005f54 <__ssputs_r>:
 8005f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f58:	688e      	ldr	r6, [r1, #8]
 8005f5a:	461f      	mov	r7, r3
 8005f5c:	42be      	cmp	r6, r7
 8005f5e:	680b      	ldr	r3, [r1, #0]
 8005f60:	4682      	mov	sl, r0
 8005f62:	460c      	mov	r4, r1
 8005f64:	4690      	mov	r8, r2
 8005f66:	d82d      	bhi.n	8005fc4 <__ssputs_r+0x70>
 8005f68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005f70:	d026      	beq.n	8005fc0 <__ssputs_r+0x6c>
 8005f72:	6965      	ldr	r5, [r4, #20]
 8005f74:	6909      	ldr	r1, [r1, #16]
 8005f76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f7a:	eba3 0901 	sub.w	r9, r3, r1
 8005f7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f82:	1c7b      	adds	r3, r7, #1
 8005f84:	444b      	add	r3, r9
 8005f86:	106d      	asrs	r5, r5, #1
 8005f88:	429d      	cmp	r5, r3
 8005f8a:	bf38      	it	cc
 8005f8c:	461d      	movcc	r5, r3
 8005f8e:	0553      	lsls	r3, r2, #21
 8005f90:	d527      	bpl.n	8005fe2 <__ssputs_r+0x8e>
 8005f92:	4629      	mov	r1, r5
 8005f94:	f7ff ff52 	bl	8005e3c <_malloc_r>
 8005f98:	4606      	mov	r6, r0
 8005f9a:	b360      	cbz	r0, 8005ff6 <__ssputs_r+0xa2>
 8005f9c:	6921      	ldr	r1, [r4, #16]
 8005f9e:	464a      	mov	r2, r9
 8005fa0:	f000 fae6 	bl	8006570 <memcpy>
 8005fa4:	89a3      	ldrh	r3, [r4, #12]
 8005fa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fae:	81a3      	strh	r3, [r4, #12]
 8005fb0:	6126      	str	r6, [r4, #16]
 8005fb2:	6165      	str	r5, [r4, #20]
 8005fb4:	444e      	add	r6, r9
 8005fb6:	eba5 0509 	sub.w	r5, r5, r9
 8005fba:	6026      	str	r6, [r4, #0]
 8005fbc:	60a5      	str	r5, [r4, #8]
 8005fbe:	463e      	mov	r6, r7
 8005fc0:	42be      	cmp	r6, r7
 8005fc2:	d900      	bls.n	8005fc6 <__ssputs_r+0x72>
 8005fc4:	463e      	mov	r6, r7
 8005fc6:	6820      	ldr	r0, [r4, #0]
 8005fc8:	4632      	mov	r2, r6
 8005fca:	4641      	mov	r1, r8
 8005fcc:	f000 faa6 	bl	800651c <memmove>
 8005fd0:	68a3      	ldr	r3, [r4, #8]
 8005fd2:	1b9b      	subs	r3, r3, r6
 8005fd4:	60a3      	str	r3, [r4, #8]
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	4433      	add	r3, r6
 8005fda:	6023      	str	r3, [r4, #0]
 8005fdc:	2000      	movs	r0, #0
 8005fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe2:	462a      	mov	r2, r5
 8005fe4:	f000 fad2 	bl	800658c <_realloc_r>
 8005fe8:	4606      	mov	r6, r0
 8005fea:	2800      	cmp	r0, #0
 8005fec:	d1e0      	bne.n	8005fb0 <__ssputs_r+0x5c>
 8005fee:	6921      	ldr	r1, [r4, #16]
 8005ff0:	4650      	mov	r0, sl
 8005ff2:	f7ff feb7 	bl	8005d64 <_free_r>
 8005ff6:	230c      	movs	r3, #12
 8005ff8:	f8ca 3000 	str.w	r3, [sl]
 8005ffc:	89a3      	ldrh	r3, [r4, #12]
 8005ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006002:	81a3      	strh	r3, [r4, #12]
 8006004:	f04f 30ff 	mov.w	r0, #4294967295
 8006008:	e7e9      	b.n	8005fde <__ssputs_r+0x8a>
	...

0800600c <_svfiprintf_r>:
 800600c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006010:	4698      	mov	r8, r3
 8006012:	898b      	ldrh	r3, [r1, #12]
 8006014:	061b      	lsls	r3, r3, #24
 8006016:	b09d      	sub	sp, #116	@ 0x74
 8006018:	4607      	mov	r7, r0
 800601a:	460d      	mov	r5, r1
 800601c:	4614      	mov	r4, r2
 800601e:	d510      	bpl.n	8006042 <_svfiprintf_r+0x36>
 8006020:	690b      	ldr	r3, [r1, #16]
 8006022:	b973      	cbnz	r3, 8006042 <_svfiprintf_r+0x36>
 8006024:	2140      	movs	r1, #64	@ 0x40
 8006026:	f7ff ff09 	bl	8005e3c <_malloc_r>
 800602a:	6028      	str	r0, [r5, #0]
 800602c:	6128      	str	r0, [r5, #16]
 800602e:	b930      	cbnz	r0, 800603e <_svfiprintf_r+0x32>
 8006030:	230c      	movs	r3, #12
 8006032:	603b      	str	r3, [r7, #0]
 8006034:	f04f 30ff 	mov.w	r0, #4294967295
 8006038:	b01d      	add	sp, #116	@ 0x74
 800603a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603e:	2340      	movs	r3, #64	@ 0x40
 8006040:	616b      	str	r3, [r5, #20]
 8006042:	2300      	movs	r3, #0
 8006044:	9309      	str	r3, [sp, #36]	@ 0x24
 8006046:	2320      	movs	r3, #32
 8006048:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800604c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006050:	2330      	movs	r3, #48	@ 0x30
 8006052:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80061f0 <_svfiprintf_r+0x1e4>
 8006056:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800605a:	f04f 0901 	mov.w	r9, #1
 800605e:	4623      	mov	r3, r4
 8006060:	469a      	mov	sl, r3
 8006062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006066:	b10a      	cbz	r2, 800606c <_svfiprintf_r+0x60>
 8006068:	2a25      	cmp	r2, #37	@ 0x25
 800606a:	d1f9      	bne.n	8006060 <_svfiprintf_r+0x54>
 800606c:	ebba 0b04 	subs.w	fp, sl, r4
 8006070:	d00b      	beq.n	800608a <_svfiprintf_r+0x7e>
 8006072:	465b      	mov	r3, fp
 8006074:	4622      	mov	r2, r4
 8006076:	4629      	mov	r1, r5
 8006078:	4638      	mov	r0, r7
 800607a:	f7ff ff6b 	bl	8005f54 <__ssputs_r>
 800607e:	3001      	adds	r0, #1
 8006080:	f000 80a7 	beq.w	80061d2 <_svfiprintf_r+0x1c6>
 8006084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006086:	445a      	add	r2, fp
 8006088:	9209      	str	r2, [sp, #36]	@ 0x24
 800608a:	f89a 3000 	ldrb.w	r3, [sl]
 800608e:	2b00      	cmp	r3, #0
 8006090:	f000 809f 	beq.w	80061d2 <_svfiprintf_r+0x1c6>
 8006094:	2300      	movs	r3, #0
 8006096:	f04f 32ff 	mov.w	r2, #4294967295
 800609a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800609e:	f10a 0a01 	add.w	sl, sl, #1
 80060a2:	9304      	str	r3, [sp, #16]
 80060a4:	9307      	str	r3, [sp, #28]
 80060a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80060aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80060ac:	4654      	mov	r4, sl
 80060ae:	2205      	movs	r2, #5
 80060b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060b4:	484e      	ldr	r0, [pc, #312]	@ (80061f0 <_svfiprintf_r+0x1e4>)
 80060b6:	f7fa f8a3 	bl	8000200 <memchr>
 80060ba:	9a04      	ldr	r2, [sp, #16]
 80060bc:	b9d8      	cbnz	r0, 80060f6 <_svfiprintf_r+0xea>
 80060be:	06d0      	lsls	r0, r2, #27
 80060c0:	bf44      	itt	mi
 80060c2:	2320      	movmi	r3, #32
 80060c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060c8:	0711      	lsls	r1, r2, #28
 80060ca:	bf44      	itt	mi
 80060cc:	232b      	movmi	r3, #43	@ 0x2b
 80060ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060d2:	f89a 3000 	ldrb.w	r3, [sl]
 80060d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80060d8:	d015      	beq.n	8006106 <_svfiprintf_r+0xfa>
 80060da:	9a07      	ldr	r2, [sp, #28]
 80060dc:	4654      	mov	r4, sl
 80060de:	2000      	movs	r0, #0
 80060e0:	f04f 0c0a 	mov.w	ip, #10
 80060e4:	4621      	mov	r1, r4
 80060e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060ea:	3b30      	subs	r3, #48	@ 0x30
 80060ec:	2b09      	cmp	r3, #9
 80060ee:	d94b      	bls.n	8006188 <_svfiprintf_r+0x17c>
 80060f0:	b1b0      	cbz	r0, 8006120 <_svfiprintf_r+0x114>
 80060f2:	9207      	str	r2, [sp, #28]
 80060f4:	e014      	b.n	8006120 <_svfiprintf_r+0x114>
 80060f6:	eba0 0308 	sub.w	r3, r0, r8
 80060fa:	fa09 f303 	lsl.w	r3, r9, r3
 80060fe:	4313      	orrs	r3, r2
 8006100:	9304      	str	r3, [sp, #16]
 8006102:	46a2      	mov	sl, r4
 8006104:	e7d2      	b.n	80060ac <_svfiprintf_r+0xa0>
 8006106:	9b03      	ldr	r3, [sp, #12]
 8006108:	1d19      	adds	r1, r3, #4
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	9103      	str	r1, [sp, #12]
 800610e:	2b00      	cmp	r3, #0
 8006110:	bfbb      	ittet	lt
 8006112:	425b      	neglt	r3, r3
 8006114:	f042 0202 	orrlt.w	r2, r2, #2
 8006118:	9307      	strge	r3, [sp, #28]
 800611a:	9307      	strlt	r3, [sp, #28]
 800611c:	bfb8      	it	lt
 800611e:	9204      	strlt	r2, [sp, #16]
 8006120:	7823      	ldrb	r3, [r4, #0]
 8006122:	2b2e      	cmp	r3, #46	@ 0x2e
 8006124:	d10a      	bne.n	800613c <_svfiprintf_r+0x130>
 8006126:	7863      	ldrb	r3, [r4, #1]
 8006128:	2b2a      	cmp	r3, #42	@ 0x2a
 800612a:	d132      	bne.n	8006192 <_svfiprintf_r+0x186>
 800612c:	9b03      	ldr	r3, [sp, #12]
 800612e:	1d1a      	adds	r2, r3, #4
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	9203      	str	r2, [sp, #12]
 8006134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006138:	3402      	adds	r4, #2
 800613a:	9305      	str	r3, [sp, #20]
 800613c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006200 <_svfiprintf_r+0x1f4>
 8006140:	7821      	ldrb	r1, [r4, #0]
 8006142:	2203      	movs	r2, #3
 8006144:	4650      	mov	r0, sl
 8006146:	f7fa f85b 	bl	8000200 <memchr>
 800614a:	b138      	cbz	r0, 800615c <_svfiprintf_r+0x150>
 800614c:	9b04      	ldr	r3, [sp, #16]
 800614e:	eba0 000a 	sub.w	r0, r0, sl
 8006152:	2240      	movs	r2, #64	@ 0x40
 8006154:	4082      	lsls	r2, r0
 8006156:	4313      	orrs	r3, r2
 8006158:	3401      	adds	r4, #1
 800615a:	9304      	str	r3, [sp, #16]
 800615c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006160:	4824      	ldr	r0, [pc, #144]	@ (80061f4 <_svfiprintf_r+0x1e8>)
 8006162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006166:	2206      	movs	r2, #6
 8006168:	f7fa f84a 	bl	8000200 <memchr>
 800616c:	2800      	cmp	r0, #0
 800616e:	d036      	beq.n	80061de <_svfiprintf_r+0x1d2>
 8006170:	4b21      	ldr	r3, [pc, #132]	@ (80061f8 <_svfiprintf_r+0x1ec>)
 8006172:	bb1b      	cbnz	r3, 80061bc <_svfiprintf_r+0x1b0>
 8006174:	9b03      	ldr	r3, [sp, #12]
 8006176:	3307      	adds	r3, #7
 8006178:	f023 0307 	bic.w	r3, r3, #7
 800617c:	3308      	adds	r3, #8
 800617e:	9303      	str	r3, [sp, #12]
 8006180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006182:	4433      	add	r3, r6
 8006184:	9309      	str	r3, [sp, #36]	@ 0x24
 8006186:	e76a      	b.n	800605e <_svfiprintf_r+0x52>
 8006188:	fb0c 3202 	mla	r2, ip, r2, r3
 800618c:	460c      	mov	r4, r1
 800618e:	2001      	movs	r0, #1
 8006190:	e7a8      	b.n	80060e4 <_svfiprintf_r+0xd8>
 8006192:	2300      	movs	r3, #0
 8006194:	3401      	adds	r4, #1
 8006196:	9305      	str	r3, [sp, #20]
 8006198:	4619      	mov	r1, r3
 800619a:	f04f 0c0a 	mov.w	ip, #10
 800619e:	4620      	mov	r0, r4
 80061a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061a4:	3a30      	subs	r2, #48	@ 0x30
 80061a6:	2a09      	cmp	r2, #9
 80061a8:	d903      	bls.n	80061b2 <_svfiprintf_r+0x1a6>
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d0c6      	beq.n	800613c <_svfiprintf_r+0x130>
 80061ae:	9105      	str	r1, [sp, #20]
 80061b0:	e7c4      	b.n	800613c <_svfiprintf_r+0x130>
 80061b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80061b6:	4604      	mov	r4, r0
 80061b8:	2301      	movs	r3, #1
 80061ba:	e7f0      	b.n	800619e <_svfiprintf_r+0x192>
 80061bc:	ab03      	add	r3, sp, #12
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	462a      	mov	r2, r5
 80061c2:	4b0e      	ldr	r3, [pc, #56]	@ (80061fc <_svfiprintf_r+0x1f0>)
 80061c4:	a904      	add	r1, sp, #16
 80061c6:	4638      	mov	r0, r7
 80061c8:	f3af 8000 	nop.w
 80061cc:	1c42      	adds	r2, r0, #1
 80061ce:	4606      	mov	r6, r0
 80061d0:	d1d6      	bne.n	8006180 <_svfiprintf_r+0x174>
 80061d2:	89ab      	ldrh	r3, [r5, #12]
 80061d4:	065b      	lsls	r3, r3, #25
 80061d6:	f53f af2d 	bmi.w	8006034 <_svfiprintf_r+0x28>
 80061da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061dc:	e72c      	b.n	8006038 <_svfiprintf_r+0x2c>
 80061de:	ab03      	add	r3, sp, #12
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	462a      	mov	r2, r5
 80061e4:	4b05      	ldr	r3, [pc, #20]	@ (80061fc <_svfiprintf_r+0x1f0>)
 80061e6:	a904      	add	r1, sp, #16
 80061e8:	4638      	mov	r0, r7
 80061ea:	f000 f879 	bl	80062e0 <_printf_i>
 80061ee:	e7ed      	b.n	80061cc <_svfiprintf_r+0x1c0>
 80061f0:	08006e34 	.word	0x08006e34
 80061f4:	08006e3e 	.word	0x08006e3e
 80061f8:	00000000 	.word	0x00000000
 80061fc:	08005f55 	.word	0x08005f55
 8006200:	08006e3a 	.word	0x08006e3a

08006204 <_printf_common>:
 8006204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006208:	4616      	mov	r6, r2
 800620a:	4698      	mov	r8, r3
 800620c:	688a      	ldr	r2, [r1, #8]
 800620e:	690b      	ldr	r3, [r1, #16]
 8006210:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006214:	4293      	cmp	r3, r2
 8006216:	bfb8      	it	lt
 8006218:	4613      	movlt	r3, r2
 800621a:	6033      	str	r3, [r6, #0]
 800621c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006220:	4607      	mov	r7, r0
 8006222:	460c      	mov	r4, r1
 8006224:	b10a      	cbz	r2, 800622a <_printf_common+0x26>
 8006226:	3301      	adds	r3, #1
 8006228:	6033      	str	r3, [r6, #0]
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	0699      	lsls	r1, r3, #26
 800622e:	bf42      	ittt	mi
 8006230:	6833      	ldrmi	r3, [r6, #0]
 8006232:	3302      	addmi	r3, #2
 8006234:	6033      	strmi	r3, [r6, #0]
 8006236:	6825      	ldr	r5, [r4, #0]
 8006238:	f015 0506 	ands.w	r5, r5, #6
 800623c:	d106      	bne.n	800624c <_printf_common+0x48>
 800623e:	f104 0a19 	add.w	sl, r4, #25
 8006242:	68e3      	ldr	r3, [r4, #12]
 8006244:	6832      	ldr	r2, [r6, #0]
 8006246:	1a9b      	subs	r3, r3, r2
 8006248:	42ab      	cmp	r3, r5
 800624a:	dc26      	bgt.n	800629a <_printf_common+0x96>
 800624c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006250:	6822      	ldr	r2, [r4, #0]
 8006252:	3b00      	subs	r3, #0
 8006254:	bf18      	it	ne
 8006256:	2301      	movne	r3, #1
 8006258:	0692      	lsls	r2, r2, #26
 800625a:	d42b      	bmi.n	80062b4 <_printf_common+0xb0>
 800625c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006260:	4641      	mov	r1, r8
 8006262:	4638      	mov	r0, r7
 8006264:	47c8      	blx	r9
 8006266:	3001      	adds	r0, #1
 8006268:	d01e      	beq.n	80062a8 <_printf_common+0xa4>
 800626a:	6823      	ldr	r3, [r4, #0]
 800626c:	6922      	ldr	r2, [r4, #16]
 800626e:	f003 0306 	and.w	r3, r3, #6
 8006272:	2b04      	cmp	r3, #4
 8006274:	bf02      	ittt	eq
 8006276:	68e5      	ldreq	r5, [r4, #12]
 8006278:	6833      	ldreq	r3, [r6, #0]
 800627a:	1aed      	subeq	r5, r5, r3
 800627c:	68a3      	ldr	r3, [r4, #8]
 800627e:	bf0c      	ite	eq
 8006280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006284:	2500      	movne	r5, #0
 8006286:	4293      	cmp	r3, r2
 8006288:	bfc4      	itt	gt
 800628a:	1a9b      	subgt	r3, r3, r2
 800628c:	18ed      	addgt	r5, r5, r3
 800628e:	2600      	movs	r6, #0
 8006290:	341a      	adds	r4, #26
 8006292:	42b5      	cmp	r5, r6
 8006294:	d11a      	bne.n	80062cc <_printf_common+0xc8>
 8006296:	2000      	movs	r0, #0
 8006298:	e008      	b.n	80062ac <_printf_common+0xa8>
 800629a:	2301      	movs	r3, #1
 800629c:	4652      	mov	r2, sl
 800629e:	4641      	mov	r1, r8
 80062a0:	4638      	mov	r0, r7
 80062a2:	47c8      	blx	r9
 80062a4:	3001      	adds	r0, #1
 80062a6:	d103      	bne.n	80062b0 <_printf_common+0xac>
 80062a8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b0:	3501      	adds	r5, #1
 80062b2:	e7c6      	b.n	8006242 <_printf_common+0x3e>
 80062b4:	18e1      	adds	r1, r4, r3
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	2030      	movs	r0, #48	@ 0x30
 80062ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062be:	4422      	add	r2, r4
 80062c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062c8:	3302      	adds	r3, #2
 80062ca:	e7c7      	b.n	800625c <_printf_common+0x58>
 80062cc:	2301      	movs	r3, #1
 80062ce:	4622      	mov	r2, r4
 80062d0:	4641      	mov	r1, r8
 80062d2:	4638      	mov	r0, r7
 80062d4:	47c8      	blx	r9
 80062d6:	3001      	adds	r0, #1
 80062d8:	d0e6      	beq.n	80062a8 <_printf_common+0xa4>
 80062da:	3601      	adds	r6, #1
 80062dc:	e7d9      	b.n	8006292 <_printf_common+0x8e>
	...

080062e0 <_printf_i>:
 80062e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062e4:	7e0f      	ldrb	r7, [r1, #24]
 80062e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062e8:	2f78      	cmp	r7, #120	@ 0x78
 80062ea:	4691      	mov	r9, r2
 80062ec:	4680      	mov	r8, r0
 80062ee:	460c      	mov	r4, r1
 80062f0:	469a      	mov	sl, r3
 80062f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062f6:	d807      	bhi.n	8006308 <_printf_i+0x28>
 80062f8:	2f62      	cmp	r7, #98	@ 0x62
 80062fa:	d80a      	bhi.n	8006312 <_printf_i+0x32>
 80062fc:	2f00      	cmp	r7, #0
 80062fe:	f000 80d1 	beq.w	80064a4 <_printf_i+0x1c4>
 8006302:	2f58      	cmp	r7, #88	@ 0x58
 8006304:	f000 80b8 	beq.w	8006478 <_printf_i+0x198>
 8006308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800630c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006310:	e03a      	b.n	8006388 <_printf_i+0xa8>
 8006312:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006316:	2b15      	cmp	r3, #21
 8006318:	d8f6      	bhi.n	8006308 <_printf_i+0x28>
 800631a:	a101      	add	r1, pc, #4	@ (adr r1, 8006320 <_printf_i+0x40>)
 800631c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006320:	08006379 	.word	0x08006379
 8006324:	0800638d 	.word	0x0800638d
 8006328:	08006309 	.word	0x08006309
 800632c:	08006309 	.word	0x08006309
 8006330:	08006309 	.word	0x08006309
 8006334:	08006309 	.word	0x08006309
 8006338:	0800638d 	.word	0x0800638d
 800633c:	08006309 	.word	0x08006309
 8006340:	08006309 	.word	0x08006309
 8006344:	08006309 	.word	0x08006309
 8006348:	08006309 	.word	0x08006309
 800634c:	0800648b 	.word	0x0800648b
 8006350:	080063b7 	.word	0x080063b7
 8006354:	08006445 	.word	0x08006445
 8006358:	08006309 	.word	0x08006309
 800635c:	08006309 	.word	0x08006309
 8006360:	080064ad 	.word	0x080064ad
 8006364:	08006309 	.word	0x08006309
 8006368:	080063b7 	.word	0x080063b7
 800636c:	08006309 	.word	0x08006309
 8006370:	08006309 	.word	0x08006309
 8006374:	0800644d 	.word	0x0800644d
 8006378:	6833      	ldr	r3, [r6, #0]
 800637a:	1d1a      	adds	r2, r3, #4
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	6032      	str	r2, [r6, #0]
 8006380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006384:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006388:	2301      	movs	r3, #1
 800638a:	e09c      	b.n	80064c6 <_printf_i+0x1e6>
 800638c:	6833      	ldr	r3, [r6, #0]
 800638e:	6820      	ldr	r0, [r4, #0]
 8006390:	1d19      	adds	r1, r3, #4
 8006392:	6031      	str	r1, [r6, #0]
 8006394:	0606      	lsls	r6, r0, #24
 8006396:	d501      	bpl.n	800639c <_printf_i+0xbc>
 8006398:	681d      	ldr	r5, [r3, #0]
 800639a:	e003      	b.n	80063a4 <_printf_i+0xc4>
 800639c:	0645      	lsls	r5, r0, #25
 800639e:	d5fb      	bpl.n	8006398 <_printf_i+0xb8>
 80063a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063a4:	2d00      	cmp	r5, #0
 80063a6:	da03      	bge.n	80063b0 <_printf_i+0xd0>
 80063a8:	232d      	movs	r3, #45	@ 0x2d
 80063aa:	426d      	negs	r5, r5
 80063ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063b0:	4858      	ldr	r0, [pc, #352]	@ (8006514 <_printf_i+0x234>)
 80063b2:	230a      	movs	r3, #10
 80063b4:	e011      	b.n	80063da <_printf_i+0xfa>
 80063b6:	6821      	ldr	r1, [r4, #0]
 80063b8:	6833      	ldr	r3, [r6, #0]
 80063ba:	0608      	lsls	r0, r1, #24
 80063bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80063c0:	d402      	bmi.n	80063c8 <_printf_i+0xe8>
 80063c2:	0649      	lsls	r1, r1, #25
 80063c4:	bf48      	it	mi
 80063c6:	b2ad      	uxthmi	r5, r5
 80063c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80063ca:	4852      	ldr	r0, [pc, #328]	@ (8006514 <_printf_i+0x234>)
 80063cc:	6033      	str	r3, [r6, #0]
 80063ce:	bf14      	ite	ne
 80063d0:	230a      	movne	r3, #10
 80063d2:	2308      	moveq	r3, #8
 80063d4:	2100      	movs	r1, #0
 80063d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063da:	6866      	ldr	r6, [r4, #4]
 80063dc:	60a6      	str	r6, [r4, #8]
 80063de:	2e00      	cmp	r6, #0
 80063e0:	db05      	blt.n	80063ee <_printf_i+0x10e>
 80063e2:	6821      	ldr	r1, [r4, #0]
 80063e4:	432e      	orrs	r6, r5
 80063e6:	f021 0104 	bic.w	r1, r1, #4
 80063ea:	6021      	str	r1, [r4, #0]
 80063ec:	d04b      	beq.n	8006486 <_printf_i+0x1a6>
 80063ee:	4616      	mov	r6, r2
 80063f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80063f4:	fb03 5711 	mls	r7, r3, r1, r5
 80063f8:	5dc7      	ldrb	r7, [r0, r7]
 80063fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063fe:	462f      	mov	r7, r5
 8006400:	42bb      	cmp	r3, r7
 8006402:	460d      	mov	r5, r1
 8006404:	d9f4      	bls.n	80063f0 <_printf_i+0x110>
 8006406:	2b08      	cmp	r3, #8
 8006408:	d10b      	bne.n	8006422 <_printf_i+0x142>
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	07df      	lsls	r7, r3, #31
 800640e:	d508      	bpl.n	8006422 <_printf_i+0x142>
 8006410:	6923      	ldr	r3, [r4, #16]
 8006412:	6861      	ldr	r1, [r4, #4]
 8006414:	4299      	cmp	r1, r3
 8006416:	bfde      	ittt	le
 8006418:	2330      	movle	r3, #48	@ 0x30
 800641a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800641e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006422:	1b92      	subs	r2, r2, r6
 8006424:	6122      	str	r2, [r4, #16]
 8006426:	f8cd a000 	str.w	sl, [sp]
 800642a:	464b      	mov	r3, r9
 800642c:	aa03      	add	r2, sp, #12
 800642e:	4621      	mov	r1, r4
 8006430:	4640      	mov	r0, r8
 8006432:	f7ff fee7 	bl	8006204 <_printf_common>
 8006436:	3001      	adds	r0, #1
 8006438:	d14a      	bne.n	80064d0 <_printf_i+0x1f0>
 800643a:	f04f 30ff 	mov.w	r0, #4294967295
 800643e:	b004      	add	sp, #16
 8006440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	f043 0320 	orr.w	r3, r3, #32
 800644a:	6023      	str	r3, [r4, #0]
 800644c:	4832      	ldr	r0, [pc, #200]	@ (8006518 <_printf_i+0x238>)
 800644e:	2778      	movs	r7, #120	@ 0x78
 8006450:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	6831      	ldr	r1, [r6, #0]
 8006458:	061f      	lsls	r7, r3, #24
 800645a:	f851 5b04 	ldr.w	r5, [r1], #4
 800645e:	d402      	bmi.n	8006466 <_printf_i+0x186>
 8006460:	065f      	lsls	r7, r3, #25
 8006462:	bf48      	it	mi
 8006464:	b2ad      	uxthmi	r5, r5
 8006466:	6031      	str	r1, [r6, #0]
 8006468:	07d9      	lsls	r1, r3, #31
 800646a:	bf44      	itt	mi
 800646c:	f043 0320 	orrmi.w	r3, r3, #32
 8006470:	6023      	strmi	r3, [r4, #0]
 8006472:	b11d      	cbz	r5, 800647c <_printf_i+0x19c>
 8006474:	2310      	movs	r3, #16
 8006476:	e7ad      	b.n	80063d4 <_printf_i+0xf4>
 8006478:	4826      	ldr	r0, [pc, #152]	@ (8006514 <_printf_i+0x234>)
 800647a:	e7e9      	b.n	8006450 <_printf_i+0x170>
 800647c:	6823      	ldr	r3, [r4, #0]
 800647e:	f023 0320 	bic.w	r3, r3, #32
 8006482:	6023      	str	r3, [r4, #0]
 8006484:	e7f6      	b.n	8006474 <_printf_i+0x194>
 8006486:	4616      	mov	r6, r2
 8006488:	e7bd      	b.n	8006406 <_printf_i+0x126>
 800648a:	6833      	ldr	r3, [r6, #0]
 800648c:	6825      	ldr	r5, [r4, #0]
 800648e:	6961      	ldr	r1, [r4, #20]
 8006490:	1d18      	adds	r0, r3, #4
 8006492:	6030      	str	r0, [r6, #0]
 8006494:	062e      	lsls	r6, r5, #24
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	d501      	bpl.n	800649e <_printf_i+0x1be>
 800649a:	6019      	str	r1, [r3, #0]
 800649c:	e002      	b.n	80064a4 <_printf_i+0x1c4>
 800649e:	0668      	lsls	r0, r5, #25
 80064a0:	d5fb      	bpl.n	800649a <_printf_i+0x1ba>
 80064a2:	8019      	strh	r1, [r3, #0]
 80064a4:	2300      	movs	r3, #0
 80064a6:	6123      	str	r3, [r4, #16]
 80064a8:	4616      	mov	r6, r2
 80064aa:	e7bc      	b.n	8006426 <_printf_i+0x146>
 80064ac:	6833      	ldr	r3, [r6, #0]
 80064ae:	1d1a      	adds	r2, r3, #4
 80064b0:	6032      	str	r2, [r6, #0]
 80064b2:	681e      	ldr	r6, [r3, #0]
 80064b4:	6862      	ldr	r2, [r4, #4]
 80064b6:	2100      	movs	r1, #0
 80064b8:	4630      	mov	r0, r6
 80064ba:	f7f9 fea1 	bl	8000200 <memchr>
 80064be:	b108      	cbz	r0, 80064c4 <_printf_i+0x1e4>
 80064c0:	1b80      	subs	r0, r0, r6
 80064c2:	6060      	str	r0, [r4, #4]
 80064c4:	6863      	ldr	r3, [r4, #4]
 80064c6:	6123      	str	r3, [r4, #16]
 80064c8:	2300      	movs	r3, #0
 80064ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064ce:	e7aa      	b.n	8006426 <_printf_i+0x146>
 80064d0:	6923      	ldr	r3, [r4, #16]
 80064d2:	4632      	mov	r2, r6
 80064d4:	4649      	mov	r1, r9
 80064d6:	4640      	mov	r0, r8
 80064d8:	47d0      	blx	sl
 80064da:	3001      	adds	r0, #1
 80064dc:	d0ad      	beq.n	800643a <_printf_i+0x15a>
 80064de:	6823      	ldr	r3, [r4, #0]
 80064e0:	079b      	lsls	r3, r3, #30
 80064e2:	d413      	bmi.n	800650c <_printf_i+0x22c>
 80064e4:	68e0      	ldr	r0, [r4, #12]
 80064e6:	9b03      	ldr	r3, [sp, #12]
 80064e8:	4298      	cmp	r0, r3
 80064ea:	bfb8      	it	lt
 80064ec:	4618      	movlt	r0, r3
 80064ee:	e7a6      	b.n	800643e <_printf_i+0x15e>
 80064f0:	2301      	movs	r3, #1
 80064f2:	4632      	mov	r2, r6
 80064f4:	4649      	mov	r1, r9
 80064f6:	4640      	mov	r0, r8
 80064f8:	47d0      	blx	sl
 80064fa:	3001      	adds	r0, #1
 80064fc:	d09d      	beq.n	800643a <_printf_i+0x15a>
 80064fe:	3501      	adds	r5, #1
 8006500:	68e3      	ldr	r3, [r4, #12]
 8006502:	9903      	ldr	r1, [sp, #12]
 8006504:	1a5b      	subs	r3, r3, r1
 8006506:	42ab      	cmp	r3, r5
 8006508:	dcf2      	bgt.n	80064f0 <_printf_i+0x210>
 800650a:	e7eb      	b.n	80064e4 <_printf_i+0x204>
 800650c:	2500      	movs	r5, #0
 800650e:	f104 0619 	add.w	r6, r4, #25
 8006512:	e7f5      	b.n	8006500 <_printf_i+0x220>
 8006514:	08006e45 	.word	0x08006e45
 8006518:	08006e56 	.word	0x08006e56

0800651c <memmove>:
 800651c:	4288      	cmp	r0, r1
 800651e:	b510      	push	{r4, lr}
 8006520:	eb01 0402 	add.w	r4, r1, r2
 8006524:	d902      	bls.n	800652c <memmove+0x10>
 8006526:	4284      	cmp	r4, r0
 8006528:	4623      	mov	r3, r4
 800652a:	d807      	bhi.n	800653c <memmove+0x20>
 800652c:	1e43      	subs	r3, r0, #1
 800652e:	42a1      	cmp	r1, r4
 8006530:	d008      	beq.n	8006544 <memmove+0x28>
 8006532:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800653a:	e7f8      	b.n	800652e <memmove+0x12>
 800653c:	4402      	add	r2, r0
 800653e:	4601      	mov	r1, r0
 8006540:	428a      	cmp	r2, r1
 8006542:	d100      	bne.n	8006546 <memmove+0x2a>
 8006544:	bd10      	pop	{r4, pc}
 8006546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800654a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800654e:	e7f7      	b.n	8006540 <memmove+0x24>

08006550 <_sbrk_r>:
 8006550:	b538      	push	{r3, r4, r5, lr}
 8006552:	4d06      	ldr	r5, [pc, #24]	@ (800656c <_sbrk_r+0x1c>)
 8006554:	2300      	movs	r3, #0
 8006556:	4604      	mov	r4, r0
 8006558:	4608      	mov	r0, r1
 800655a:	602b      	str	r3, [r5, #0]
 800655c:	f7fb fe60 	bl	8002220 <_sbrk>
 8006560:	1c43      	adds	r3, r0, #1
 8006562:	d102      	bne.n	800656a <_sbrk_r+0x1a>
 8006564:	682b      	ldr	r3, [r5, #0]
 8006566:	b103      	cbz	r3, 800656a <_sbrk_r+0x1a>
 8006568:	6023      	str	r3, [r4, #0]
 800656a:	bd38      	pop	{r3, r4, r5, pc}
 800656c:	20000368 	.word	0x20000368

08006570 <memcpy>:
 8006570:	440a      	add	r2, r1
 8006572:	4291      	cmp	r1, r2
 8006574:	f100 33ff 	add.w	r3, r0, #4294967295
 8006578:	d100      	bne.n	800657c <memcpy+0xc>
 800657a:	4770      	bx	lr
 800657c:	b510      	push	{r4, lr}
 800657e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006582:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006586:	4291      	cmp	r1, r2
 8006588:	d1f9      	bne.n	800657e <memcpy+0xe>
 800658a:	bd10      	pop	{r4, pc}

0800658c <_realloc_r>:
 800658c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006590:	4607      	mov	r7, r0
 8006592:	4614      	mov	r4, r2
 8006594:	460d      	mov	r5, r1
 8006596:	b921      	cbnz	r1, 80065a2 <_realloc_r+0x16>
 8006598:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800659c:	4611      	mov	r1, r2
 800659e:	f7ff bc4d 	b.w	8005e3c <_malloc_r>
 80065a2:	b92a      	cbnz	r2, 80065b0 <_realloc_r+0x24>
 80065a4:	f7ff fbde 	bl	8005d64 <_free_r>
 80065a8:	4625      	mov	r5, r4
 80065aa:	4628      	mov	r0, r5
 80065ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065b0:	f000 f81a 	bl	80065e8 <_malloc_usable_size_r>
 80065b4:	4284      	cmp	r4, r0
 80065b6:	4606      	mov	r6, r0
 80065b8:	d802      	bhi.n	80065c0 <_realloc_r+0x34>
 80065ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80065be:	d8f4      	bhi.n	80065aa <_realloc_r+0x1e>
 80065c0:	4621      	mov	r1, r4
 80065c2:	4638      	mov	r0, r7
 80065c4:	f7ff fc3a 	bl	8005e3c <_malloc_r>
 80065c8:	4680      	mov	r8, r0
 80065ca:	b908      	cbnz	r0, 80065d0 <_realloc_r+0x44>
 80065cc:	4645      	mov	r5, r8
 80065ce:	e7ec      	b.n	80065aa <_realloc_r+0x1e>
 80065d0:	42b4      	cmp	r4, r6
 80065d2:	4622      	mov	r2, r4
 80065d4:	4629      	mov	r1, r5
 80065d6:	bf28      	it	cs
 80065d8:	4632      	movcs	r2, r6
 80065da:	f7ff ffc9 	bl	8006570 <memcpy>
 80065de:	4629      	mov	r1, r5
 80065e0:	4638      	mov	r0, r7
 80065e2:	f7ff fbbf 	bl	8005d64 <_free_r>
 80065e6:	e7f1      	b.n	80065cc <_realloc_r+0x40>

080065e8 <_malloc_usable_size_r>:
 80065e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065ec:	1f18      	subs	r0, r3, #4
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	bfbc      	itt	lt
 80065f2:	580b      	ldrlt	r3, [r1, r0]
 80065f4:	18c0      	addlt	r0, r0, r3
 80065f6:	4770      	bx	lr

080065f8 <_init>:
 80065f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065fa:	bf00      	nop
 80065fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065fe:	bc08      	pop	{r3}
 8006600:	469e      	mov	lr, r3
 8006602:	4770      	bx	lr

08006604 <_fini>:
 8006604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006606:	bf00      	nop
 8006608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800660a:	bc08      	pop	{r3}
 800660c:	469e      	mov	lr, r3
 800660e:	4770      	bx	lr
