%%%%%%%%%%%%%%% FPGA BACKGROUND %%%%%%%%%%%%%%
@article{Saldana:2010:MPM:1862648.1862652,
 author = {Salda\~{n}a, Manuel and Patel, Arun and Madill, Christopher and Nunes, Daniel and Wang, Danyao and Chow, Paul and Wittig, Ralph and Styles, Henry and Putnam, Andrew},
 title = {MPI as a Programming Model for High-Performance Reconfigurable Computers},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {November 2010},
 volume = {3},
 number = {4},
 month = nov,
 year = {2010},
 issn = {1936-7406},
 pages = {22:1--22:29},
 articleno = {22},
 numpages = {29},
 url = {http://doi.acm.org/10.1145/1862648.1862652},
 doi = {10.1145/1862648.1862652},
 acmid = {1862652},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Co-design, FPGA, High-Performance, MPI, Parallel Programming, Programming Model, Reconfigurable},
} 

@phdthesis{Chang:2005:DAR:1195478,
 author = {Chang, Chen},
 advisor = {Brodersen, Robert W.},
 title = {Design and applications of a reconfigurable computing system for high performance digital signal processing},
 school = {University of California at Berkeley},
 year = {2005},
 isbn = {978-0-542-59387-1},
 note = {AAI3210531},
 publisher = {University of California at Berkeley},
 address = {Berkeley, CA, USA},
} 

@electronic{xilinx:embedded,
  author        = "Xilinx",
  title         = "Xilinx Zynq-7000 EPP",
  url           = "http://www.xilinx.com/innovation/research-labs/conferences/hotchips23-wittig.pdf",
  month         = "August",
  year          = "2011"
}

@inproceedings{Betz:1997:VNP:647924.738755,
 author = {Betz, Vaughn and Rose, Jonathan},
 title = {VPR: A new packing, placement and routing tool for FPGA research},
 booktitle = {Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications},
 series = {FPL '97},
 year = {1997},
 isbn = {3-540-63465-7},
 pages = {213--222},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=647924.738755},
 acmid = {738755},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
} 

@inproceedings{Rose:2012:VPA:2145694.2145708,
 author = {Rose, Jonathan and Luu, Jason and Yu, Chi Wai and Densmore, Opal and Goeders, Jeffrey and Somerville, Andrew and Kent, Kenneth B. and Jamieson, Peter and Anderson, Jason},
 title = {The VTR project: architecture and CAD for FPGAs from verilog to routing},
 booktitle = {Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays},
 series = {FPGA '12},
 year = {2012},
 isbn = {978-1-4503-1155-7},
 location = {Monterey, California, USA},
 pages = {77--86},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2145694.2145708},
 doi = {10.1145/2145694.2145708},
 acmid = {2145708},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CAD, FPGA, architecture},
} 

@inproceedings{Wawrzynek:2011:ACL:1950413.1950417,
 author = {Wawrzynek, John},
 title = {Should the academic community launch an open-source FPGA device and tools effort?: evening panel},
 booktitle = {Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
 series = {FPGA '11},
 year = {2011},
 isbn = {978-1-4503-0554-9},
 location = {Monterey, CA, USA},
 pages = {3--4},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/1950413.1950417},
 doi = {10.1145/1950413.1950417},
 acmid = {1950417},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {design tools, dsp, fpga, high level programming models, open source, reconfigurable computing, signal processing},
}

%%%%%%%%%%%%%%% COMMERCIAL %%%%%%%%%%%%%%%%%%%
@electronic{xilinx:v4_arch,
  author        = "Xilinx",
  title         = "Xilinx Unveils Virtex-4â„¢ FPGA Family",
  url           = "http://www.xilinx.com/company/press/kits/v4_arch/v4arch_editorpres_final3.pdf",
  month         = "June",
  year          = "2004"
}

%%%%%%%%%%%%%%% FPGA ROUTING %%%%%%%%%%%%%%%%%
@INPROCEEDINGS{5377675, 
    author={Jamieson, P. and Luk, W. and Wilton, S. J E and Constantinides, G.A.}, 
    booktitle={Field-Programmable Technology, 2009. FPT 2009. International Conference on}, 
    title={An energy and power consumption analysis of FPGA routing architectures}, 
    year={2009}, 
    pages={324-327}, 
    keywords={field programmable gate arrays;network routing;reconfigurable architectures;VPR 5.0;bidirectional FPGA routing architectures;clock frequencies;critical path delay;energy consumption;field programmable gate arrays;power consumption analysis;power estimation framework;routing buffer sizing;unidirectional FPGA routing architectures;Batteries;Bidirectional control;Clocks;Computer architecture;Educational institutions;Energy consumption;Energy efficiency;Field programmable gate arrays;Reconfigurable architectures;Routing}, 
    doi={10.1109/FPT.2009.5377675},
}

@INPROCEEDINGS{1393249, 
author={Lemieux, G. and Lee, E. and Tom, M. and Yu, A.}, 
booktitle={Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on}, 
title={Directional and single-driver wires in FPGA interconnect}, 
year={2004}, 
pages={41-48}, 
keywords={field programmable gate arrays;integrated circuit design;integrated circuit interconnections;Altera;FPGA architectures;FPGA interconnect;Xilinx;circuit design;directional driver wires;interconnect wire;physical wire length shrinkage;single-driver wires;switch loading;wiring capacitance;Delay;Driver circuits;Field programmable gate arrays;Integrated circuit interconnections;Logic;Multiplexing;Routing;Switches;Wires;Wiring}, 
doi={10.1109/FPT.2004.1393249},}

@ARTICLE{655177, 
author={Betz, Vaughn and Rose, J.}, 
journal={Design Test of Computers, IEEE}, 
title={How much logic should go in an FPGA logic block}, 
year={1998}, 
volume={15}, 
number={1}, 
pages={10-15}, 
keywords={circuit layout CAD;field programmable gate arrays;logic CAD;table lookup;FPGA routing;cluster size;flip-flops;logic blocks;lookup tables;programmable routing;Clocks;Combinational circuits;Field programmable gate arrays;Flip-flops;Integrated circuit interconnections;Logic design;Logic testing;Routing;Sequential circuits;Table lookup}, 
doi={10.1109/54.655177}, 
ISSN={0740-7475},}

%%%%%%%%%%%%%%% FPGA TOOL FLOW %%%%%%%%%%%%%%%%
@inproceedings{Brayton:2010:AAI:2144310.2144317,
 author = {Brayton, Robert and Mishchenko, Alan},
 title = {ABC: an academic industrial-strength verification tool},
 booktitle = {Proceedings of the 22nd international conference on Computer Aided Verification},
 series = {CAV'10},
 year = {2010},
 isbn = {3-642-14294-X, 978-3-642-14294-9},
 location = {Edinburgh, UK},
 pages = {24--40},
 numpages = {17},
 url = {http://dx.doi.org/10.1007/978-3-642-14295-6_5},
 doi = {10.1007/978-3-642-14295-6_5},
 acmid = {2144317},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
 keywords = {equivalence checking, integrated sequential verification flow, logic synthesis, model checking, simulation},
} 

@article{Luu:2011:VFC:2068716.2068718,
 author = {Luu, Jason and Kuon, Ian and Jamieson, Peter and Campbell, Ted and Ye, Andy and Fang, Wei Mark and Kent, Kenneth and Rose, Jonathan},
 title = {VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {December 2011},
 volume = {4},
 number = {4},
 month = dec,
 year = {2011},
 issn = {1936-7406},
 pages = {32:1--32:23},
 articleno = {32},
 numpages = {23},
 url = {http://doi.acm.org/10.1145/2068716.2068718},
 doi = {10.1145/2068716.2068718},
 acmid = {2068718},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, VPR, field-programmable gate arrays, hard blocks, heterogeneous, placement, routing},
} 

@inproceedings{Jamieson:2010:OIO:1827716.1827870,
 author = {Jamieson, Peter and Kent, Kenneth B. and Gharibian, Farnaz and Shannon, Lesley},
 title = {Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research},
 booktitle = {Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines},
 series = {FCCM '10},
 year = {2010},
 isbn = {978-0-7695-4056-6},
 pages = {149--156},
 numpages = {8},
 url = {http://dx.doi.org/10.1109/FCCM.2010.31},
 doi = {10.1109/FCCM.2010.31},
 acmid = {1827870},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

%%%%%%%%%%%%%%%%%%%% FPGA HDW %%%%%%%%%%%%%%%%%%%%
@ARTICLE{1281800, 
author={Ahmed, E. and Rose, J.}, 
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, 
title={The effect of LUT and cluster size on deep-submicron FPGA performance and density}, 
year={2004}, 
volume={12}, 
number={3}, 
pages={288-298}, 
keywords={VLSI;field programmable gate arrays;flip-flops;integrated logic circuits;logic CAD;reconfigurable architectures;table lookup;CAD;FPGA density;VLSI;area delay product;benchmark circuits;cluster based island style FPGA;cluster size effect;computer aided design;deep submicron FPGA performance;field programmable gate array;flip-flops;logic block architectures;lookup table size effect;very large scale integrated circuits;Area measurement;Circuit synthesis;Delay;Design automation;Field programmable gate arrays;Flip-flops;Logic circuits;Logic design;Table lookup;Very large scale integration}, 
doi={10.1109/TVLSI.2004.824300}, 
ISSN={1063-8210},}

@inproceedings{Kuon:2005:DLV:1046192.1046220,
 author = {Kuon, Ian and Egier, Aaron and Rose, Jonathan},
 title = {Design, layout and verification of an FPGA using automated tools},
 booktitle = {Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays},
 series = {FPGA '05},
 year = {2005},
 isbn = {1-59593-029-9},
 location = {Monterey, California, USA},
 pages = {215--226},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1046192.1046220},
 doi = {10.1145/1046192.1046220},
 acmid = {1046220},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, PLD, automatic layout, programmable logic},
}

@inproceedings{Chen:2011:RFR:1950413.1950484,
 author = {Chen, Xun and Zhu, Jianwen},
 title = {Regular fabric for regular FPGA (abstract only)},
 booktitle = {Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
 series = {FPGA '11},
 year = {2011},
 isbn = {978-1-4503-0554-9},
 location = {Monterey, CA, USA},
 pages = {284--284},
 numpages = {1},
 url = {http://doi.acm.org/10.1145/1950413.1950484},
 doi = {10.1145/1950413.1950484},
 acmid = {1950484},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {design for manufacturability, fpga, layout atutomation, regular design fabric},
}

@inproceedings{Padalia:2003:ATP:611817.611842,
 author = {Padalia, Ketan and Fung, Ryan and Bourgeault, Mark and Egier, Aaron and Rose, Jonathan},
 title = {Automatic transistor and physical design of FPGA tiles from an architectural specification},
 booktitle = {Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays},
 series = {FPGA '03},
 year = {2003},
 isbn = {1-58113-651-X},
 location = {Monterey, California, USA},
 pages = {164--172},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/611817.611842},
 doi = {10.1145/611817.611842},
 acmid = {611842},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, PLD, automatic layout, programmable logic},
} 

@inproceedings{Neumann:2008:DFE:1403375.1403391,
 author = {Neumann, B. and von Sydow, T. and Blume, H. and Noll, T. G.},
 title = {Design flow for embedded FPGAs based on a flexible architecture template},
 booktitle = {Proceedings of the conference on Design, automation and test in Europe},
 series = {DATE '08},
 year = {2008},
 isbn = {978-3-9810801-3-1},
 location = {Munich, Germany},
 pages = {56--61},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1403375.1403391},
 doi = {10.1145/1403375.1403391},
 acmid = {1403391},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Chaudhuri:2008:RRF:1391469.1391500,
 author = {Chaudhuri, Sumanta and Guilley, Sylvain and Flament, Florent and Hoogvorst, Philippe and Danger, Jean-Luc},
 title = {An 8x8 run-time reconfigurable FPGA embedded in a SoC},
 booktitle = {Proceedings of the 45th annual Design Automation Conference},
 series = {DAC '08},
 year = {2008},
 isbn = {978-1-60558-115-6},
 location = {Anaheim, California},
 pages = {120--125},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1391469.1391500},
 doi = {10.1145/1391469.1391500},
 acmid = {1391500},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, RTR},
} 

%%%%%%%%%%%%%%%%%%%%% ASIC TOOL FLOW %%%%%%%%%%%
@inproceedings{Bachrach:2012:CCH:2228488.2228584,
 author = {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi\v{z}ienis, Rimas and Wawrzynek, John and Asanovi\'{c}, Krste},
 title = {Chisel: constructing hardware in a Scala embedded language},
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
 location = {San Francisco, California},
 pages = {1216--1225},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2228488.2228584},
 doi = {10.1145/2228488.2228584},
 acmid = {2228584},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CAD},
}
