Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarc
   hitectures/0_noHA/system.mhs line 307 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarc
   hitectures/0_noHA/system.mhs line 307 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 7 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43060000-0x4306ffff) axi_vdma_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 7
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarc
   hitectures/0_noHA/system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarc
   hitectures/0_noHA/system.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 -
   floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarc
   hitectures/0_noHA/system.mhs line 154 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR:
   processing_system7_0_FCLK_RESET1_N - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarc
   hitectures/0_noHA/system.mhs line 155 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR:
   axi_vdma_0_mm2s_buffer_empty - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarc
   hitectures/0_noHA/system.mhs line 214 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR:
   axi_vdma_0_mm2s_buffer_almost_empty - floating connection -
   /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarc
   hitectures/0_noHA/system.mhs line 213 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 198 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 229 - Copying cache implementation netlist
IPNAME:axi_hdmi_tx INSTANCE:axi_hdmi_tx_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 237 - Copying cache implementation netlist
IPNAME:axi_spdif_tx INSTANCE:axi_spdif_tx_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 258 - Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 279 - Copying cache implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 295 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 317 - Copying cache implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 326 - Copying cache implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 361 - Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 374 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 307 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 55 - Running XST synthesis
INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 221 - Running XST synthesis
INSTANCE:axi_hdmi_tx_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 237 - Running XST synthesis
INSTANCE:axi_spdif_tx_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 258 - Running XST synthesis
INSTANCE:axi_clkgen_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 295 - Running XST synthesis
INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 307 - Running XST synthesis
INSTANCE:axi_i2s_adi_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 326 - Running XST synthesis
INSTANCE:util_i2c_mixer_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 361 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 221 - Running NGCBUILD
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchit
ectures/0_noHA/system.mhs line 307 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 153.00 seconds
