.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001010000000000
000000001000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000001000
000000000000010001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
001100000000000000
100001110000000000
000000000000000001
000001011000100001
000000000011110000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
100001111000000010
001101011000000000
000010000000000000
000001110000000001
000001011010000101
000000000001010000
001100000000000100
000000000000000000
000000000000000000
000100000000000000
000000000000000100
001000000000001000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
010000000000000010
000100000000000000
010010000000000000
000001110000000001
000000111010100001
000000001001010000
001100000000000100
000000000000000000
010000011000000000
100100000000000000
000000000000110110
000011110011111100
000000000000000100
000000000000000001
000010000000000001
000000010000000000

.io_tile 24 0
000000000000000010
000100000000000000
000001110000000000
000000000000011001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000001110000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010100000000000000000001101010110000110000001000
000000010000000001000000000001000000110000110010000000
011000000000000111000010000001101100110000110010001000
100000000000000000100110010111100000110000110000000000
000001000000000011000000001011011000110000110010001000
000000000000001001100000001101010000110000110000000000
000000000000000111000010011011011010110000110000001000
000000000000000000000111011101100000110000110000100000
000000000000000111000111011111111100110000110000001000
000000000000000011100011110011100000110000110010000000
000000000000001001000010000101001110110000110000001000
000000000000000111000000001011010000110000110010000000
000000000000000001000111011011101110110000110000001000
000000000000000011000011100111110000110000110010000000
000000000001010111000010001111011110110000110010001000
000000000000101001100111100111010000110000110000000000

.logic_tile 1 1
000001000010100000000000010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
011000000110000001100000000000011110001100111100000000
100000000000000000000000000000001100110011000001000000
010000000000100000000000000000001000001100111100000000
000010000000000000000000000000001001110011000000000001
000000000000000000000110000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000000000110001000000000000000001001001100111100000001
000000000000000001000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000100
110000000000000001000000010101101000001100111100000001
100000000000000000000010000000100000110011000000000000

.logic_tile 2 1
000000000000000001100000010000000001000000001000000000
000000000001010000000010000000001000000000000000001000
011000001110001001100110000000011000001100111110000000
100000000000001111000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000000000001000001100111110000000
000000000001000000000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000001
000000000000000000000000000111101000001100111100000001
000000000000000000000000000000100000110011000000000000
110000001000001000000000010000001001001100111100000001
100000000000000001000010000000001001110011000000000000

.logic_tile 3 1
000001000100000111000000001111111000100001010000000000
000010000000000000100000001001001110010000000001000000
000000000000000111000111110000000000111001110000000000
000000000000000000100010111011001111110110110000000100
000000000000000001000000001001111100100000010000000000
000000000000000111000000001001001010010100000000000001
000000000001000011100111000101111000111000000000000010
000000000000000111100000000001111010100000000000000000
000000000000000000000111001001111001001000000000000000
000000000000000000000111111001101010000110100000000100
000000000000000111100010001001101111101001000000000000
000000001000000000100100001111111000100000000000000001
000000000000000111000011101001111101010000110000000000
000010100000000000100110000111011001000000010000000001
000000000000001001000000011001101101000001010000000000
000000001000000111000011100001111010001001000010000000

.logic_tile 4 1
000000000110001011000000001001001110000001000000000000
000000000000001111000000000111001000100001010010000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000001111000000000001011010000001000000000010
000010000000001111100000000011001000100001010000000000
000000000000101011100000000000000000000000000000000000
000000000011011111110000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100000000000000000000010101101010101000010000000000
000000000000000000000010000001001010000100000010000000
000000000000000000000000000000000001001111000100000000
000000000000000001000000000000001101001111000001000100
110000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000000000000000000000001001111010100000000000000000
000000000000000000000000001011011001110100000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000111001000111110100100000000
010000000000000000000000000000110000111110101000000000

.logic_tile 15 1
000000000000100111100011110101001100111101010100000000
000000000000000001100111111111000000101000001000000000
011000000000101000000110100111011010111000100100000000
100000000011001011000000000000111011111000101000000000
110001000000000000000110010011100000101001010100000000
010010000000000111000010000001001111011001101000000000
000000000000001000000111010111000000100000010100000000
000001000000000001000010000111101000110110111000000000
000000000000000001100000000000011000110100010100000000
000000000000000000000010001111011001111000101000000000
000000000000000001100000001111000001100000010100000000
000000000000000000000000001101101110110110111000000000
000000000000001000000011100001011010111101010100000000
000000000000000001000000001111100000101000001000000000
010000000000000000000000000111001010010100000100000000
010000000000001111000000000000110000010100001000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000110001001000000011001100000000000
000000000000000000000000000111101110101001010000000000
011000000000000000000000001011101110010101010000000000
100000000000000000000000001111100000101001010001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000001000000000000000000000000000000000000000000000000
000000000000001000000010010000000000000000000000000000
000000000100000011000111010000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000111000000000010000010000000
000000000000000111000000000000001100000100000100000000
000000000000000011000010010000010000000000000000000000
110000000000000101100000010000000000000000100100000000
100000000000000000000010100000001111000000000010000000

.logic_tile 21 1
100000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000001100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111011000000111010000000000
000000000000000000000000000000001011000111010000000000
000000000100000001000000000101000001011111100000000000
000000000000000000000000000111001111000110000000000000
000000000000000000000110000000000000000000100100000000
000000000000100000000000000000001010000000000000000000

.logic_tile 22 1
100000000000100000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000001101000110001011111000000001010000000000
100000000000000001100000001111000000010111110000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000100001100000001000001010010011100000000000
000000000001010000000000001001011110100011010000000000
000000000000100000000000000111011001001011100000000000
000000100000000000000000000000001010001011100000000000
000000000000001000000000000000000001000000100100000000
000000000000001011010000000000001000000000000000000000
000001000000000000000110010111011110001101010000000000
000000000000000001000011100000101111001101010000000000
000000000000000000000000010000000000000000100100000000
000000000000000111000011100000001001000000000000000000

.logic_tile 23 1
000000000000101001000000001011000000000000000000000000
000000000000000001100000001111001111001001000000000000
011010100000001101000000000000000000000000000000000000
100001000000001111100000000000000000000000000000000000
010000000100000000000010000000011110000011000000000000
110000000001000000000000000000011111000011000000000001
000000000100000000000000000001000001010000100000000000
000000000000000000000011100001001011000000000010000000
000000000000000011100110011001111110110100010100000000
000000000000010000000010000011011111010100100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111001000001100101101010000000000
000000000000000000000100000001011101011110100001000000
010000000000000000000111000000011000111100110000000000
010000000000000000000010110000001101111100110010000010

.logic_tile 24 1
000000000000000001000000011111111000000000100000000000
000000000000000000100010100001111100000111010000000000
011000000000000111000010100000011011111000000000000000
100000001110001101000100000111001111110100000000000000
110010100000001001100011101101011100010000110000000000
110011000000001111000110011111011110000000010001000000
000000000000001111100110000101001110100000000000000000
000000000000000001100000000001101011110100000000000100
000000000000001001100000000001111101100000000000000000
000000000100000111000000000101101000010010000000000000
000000000000000001100010001101100001111111110100000001
000000000000001101000100000101101000011111100000000100
000000000000001011100011100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
110000000001011111000010001001011100111101110000000000
110000000000100011100010110111101100010100100000000000

.ipcon_tile 25 1
000000010110001111000011100011101110110000110010001000
000100010000001101100000001011110000110000110000000000
011000000000000111000000000011101110110000110010001000
100000000000000111000000000011000000110000110000000000
000100000000000111010011101001111110110000110000001000
000000000000000111000000001011010000110000110000000100
000000000000000000000000000111101100110000110000001000
000000000000000000000000000111100000110000110000000100
000000000000001011100111100111101100110000110000001000
000000000000001101000111111111010000110000110000000100
000000000000000111000011110001011000110000110000001000
000000000000001011000011000101000000110000110000000100
000000000000001011100111101001011100110000110000001000
000000000000001101000111110111000000110000110000000100
000000000000000111000111110101001010110000110000001000
000000000000001111000011001001010000110000110000100000

.ipcon_tile 0 2
000000000000000111000000001101111110110000110010001000
000000000000000000100011110101010000110000110000000000
011000000000000000000000000011101110110000110000001000
100000000000000011000011000111010000110000110000000001
000000000000100111100000010001001010110000110000001000
000001000001010000000011110011010000110000110000000100
000000000000001011000111101111111110110000110000001000
000000000000001101000010001011010000110000110000000100
000000000001000111100111001011101100110000110000001000
000000000000001111100100001001010000110000110010000000
000000000000001111100011111001101010110000110000001000
000000000000000111000011111101000000110000110000000100
000000000000001000000010011111001100110000110000001000
000000000000001111000011011101100000110000110001000000
000000000000001111100010001001011100110000110000001000
000000000000000111100011100111110000110000110010000000

.logic_tile 1 2
000000000001001000000110000000001000001100111100000000
000001000000000001000000000000001000110011000000010001
011000000110000000000000000000001000001100111100000000
100010100000000000000000000000001100110011000001000000
010000000000000000000000000111001000001100111100000001
000000000011010000000000000000100000110011000000000000
000000000110100001100110000000001000001100111110000000
000000000001000000000000000000001001110011000000000000
000000100000000001100000000000001001001100111110000000
000001000000000000000000000000001100110011000000000000
000000000000001000000000000101101000001100111100000001
000000000001000001000000000000000000110011000000000000
000000000000000000000000010111101000001100111110000000
000000000000000000000010000000100000110011000000000000
110000000000000000000000010101101000001100111100000000
100000000001000000000010000000100000110011000000000001

.logic_tile 2 2
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
011001000000000000000000000101001000001100111100000000
100010000000000000000000000000000000110011000010000000
000000000000000001100000000000001000001100111100000001
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000001001000000000010000001001001100111110000000
000000000000000001000010000000001100110011000000000000
000000000000001000000000010111101000001100111100000000
000000000000000001000010000000000000110011000000000000
000000000000000000010000000000001001001100111100000001
000000000000000000000000000000001101110011000000000000
110000000000000001100110000111101000001100111110000000
100000000000000000000000000000100000110011000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001001000000000001011111110111000000000000000
000000000000001011000000000011011110010000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001001000000001111111100101000010000000000
000000000000001011000000000101101111000000010010000000
000010100000001000000000000000000000000000000000000000
000001000000001111000011100000000000000000000000000000
110000100000000000000010000000000001001111000100000000
100000001000000000000100000000001001001111000010000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000

.logic_tile 5 2
000001000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000011111110000010100000000000
000000000000000000000010011001100000101011110000000000
011000000000000000000011101111101110010100000000000000
100000000000000000000100000101001111000110000000000000
110000000000001101000110011001101101001000010100000011
110000000000000001100010000101101100111111110000000101
000000000000001011100011100101101001010011100000000000
000000000000000001100000000000111101010011100000000000
000000000010000001100010100011011101101100010000000000
000010100000000101000000000101111110011100010000000000
000001000000001000000010000111101101111001100000000000
000010000000000001000000001101001101110000100000000000
000000000000000111000010011111001110110110110000000100
000000000000001111000110100111101011111000100000000000
000000000000001111100000000111101100100010110000000000
000000000001000101100000000111001010110110110000000000

.logic_tile 8 2
000001000000000001100000000011011101000000100000000000
000000000000001111000010011001011011001001010000000000
011000000000100101000111000001000001010110100000000000
100000000000010000100100001111001001011001100000000000
110000000000000000000000011111101101001100110110000001
110000000000001111000010100111111010111100110010000101
000000000000001001000110001011001000110011110000000000
000000100001010001100000001001011000110010100000000000
000000000000001101000111111001101111001000010110000101
000000000000001011100110001111001011111111110010000000
000000000000000000000111101011001001101000110000000000
000000000000000000000000000101011001011000110000000000
000000000000001000000011100101001011000000100000000000
000000000000000001000010111001101110001001010000000000
000000000000000001100111110011001001101000110000000000
000000000000000000000110001111111001011000110000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101111100111110100100000000
000000000000000000000011010000110000111110100000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110010000000
011000000000000101000010100000011010000010100100000000
100010100000000000100110110011010000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000001110000001011011110010100000100000000
000000000000000000000000001101000000000001010000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000011000000011110000000000
000010000000000000000000000000010000000011110010000000
110001000000101000000000000000011000000011110000000000
100000100001000001000000000000010000000011110010000000

.logic_tile 14 2
000000000000000101100000010000000000001111000000000000
000000000000000000000010000000001011001111000000000001
011000001100001000000000000000001100000011110000000000
100000000000000101000000000000010000000011110001000000
000000000000001000000110000000000000001100110100000000
000000000000000001000000001101001001110011000000000100
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000100
000000000000000000000000000000000000001111000000000000
000000001010000000000010110000001111001111000000000010
000000000001000000000000000000011000000011110000000000
000000000000001101000000000000000000000011110010000000
000000000000000000000010101000000000010110100000000000
000010000000000000000100000011000000101001010010000000
010000000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000010000000

.logic_tile 15 2
000000000110000101100000000101100001000000001000000000
000000001010000000000000000000001011000000000000001000
000001000000001101100111110101100001000000001000000000
000010100000100101000010100000001000000000000000000000
000000000000010000000011100001000001000000001000000000
000000000001100000000010010000001111000000000000000000
000000000000001111100110110001100000000000001000000000
000000000000000111000011100000001011000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000111000000000000101110000000000000000000
000001000000000000000000000111100000000000001000000000
000000100000001111000000000000101101000000000000000000
000000000000000000000010010011100001000000001000000000
000000000000000000000111100000001011000000000000000000

.logic_tile 16 2
000001001000000000000000010101000001000000001000000000
000000000000000000000011100000001101000000000000001000
000000000000100000000000000011000001000000001000000000
000000000001000000000011110000101100000000000000000000
000000000000001111000111100011100001000000001000000000
000000000000000111100000000000101001000000000000000000
000000000000001001000000000001000001000000001000000000
000000000000001111100000000000101010000000000000000000
000000000000000000000110110111100001000000001000000000
000010100000000000000011100000001010000000000000000000
000001000000000011000111010111100000000000001000000000
000010100000100000000011100000001111000000000000000000
000000000000001000000000000011000000000000001000000000
000000000001010111000011100000101011000000000000000000
000000100000101111100000000101000000000000001000000000
000000000001000111000000000000001110000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000001110000000000000000011100000000000000100000001
000000000000000000000000000000000000000001000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000111000000000000000100000010
000000000000000000000000000000000000000001000011000100
011000001100000000000000000000000000000000000110000000
100000100001000000000000001101000000000010000011000100
110000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000100100001100000000011100000000000000100000000
000000100000000000000000000000000000000001000000000000
011000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000000
110001000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010100000001111000000000011111110000000010000000100
000000000000000011000000000001001100010110110000100000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000101100000000011111111010001110010000000
100000000000000000000000000011001011010000100000100000

.logic_tile 21 2
000001000000100000000110000000011010101000000000000000
000010000000000000000010010101000000010100000000000000
011000100000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001101000000000000011100110000000000000000
010000000000000101100000000000011010110000000000000000
000000000000000000000111001111100000010000100000000000
000000000000000111000100000011001101010110100000000000
000001000000000000000010110101011000001001010010000000
000010000000000000000011000111011001001001100010000000
000000000000011101000010000101100000000000000100000000
000000001100100011000000000000100000000001000000000000
000000000000100111100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000001100000010000000001000110000000000000
010000000000000000000010101001001111001001000000000000

.logic_tile 22 2
000000000000000000000010100001101000010000000000000000
000010000000001101000110110000011101010000000000000000
011000000000000101000010110000011101110100010010000000
100000000000000000100110000011001111111000100001000000
110000000100100000000000000000011110000100000100000000
110000000111011001000011010000000000000000000000000000
000000000000000101000000000011011010101001010000000000
000000000000000000100000001011001010010000000000000000
000000000000001011100010000101000000000000000100000000
000000000001000001100010100000100000000001000000000000
000000000000001000000000001001101100110000100000000000
000000000000000001000000001001111101100000010000000000
000000000000000000000010010001101000000010000000000000
000000000000010000000010000000011000000010000010100101
110000000000001000000000010000001000111001000010000000
100000000000000111000010101111011100110110000000000100

.logic_tile 23 2
000010000000000000000000000011100001000000001000000000
000011000000000000000000000000001000000000000000001000
011000000000000000000111010101101000111100001000000000
100000000000000101000110100000100000111100000000000000
110000000011010000000000000011000001000000001000000000
110010100000000000000000000000101011000000000000000000
000000000000000001100111001011101001011110111000000000
000000000000000000100100001111001001010010000000000000
000001000000000001100110101001101001000110110000000000
000000000000000000000010110101101101111001000000000000
000000000000001101000000011001111101001110100000000000
000000000000000101000010001001011100110010100010000000
000000000001010000000110100000000001000110000100000100
000010000000000000000100001011001101001001000000000000
110001000000000011100000010001111100001001000000000000
110010100000000000000010000011111101100001000000000000

.logic_tile 24 2
000000000000000101000110011001111010100000000000000000
000000000000000000100011001101101011000000000000000000
011000000000000101000111111011001010111000100000000000
100000000000000000100110100111011000111101010000000000
010000000110000000000110111001101000001010110000000000
010000001110000101000010001001011111010011010000000000
000010000000011001000110111101101100110110100100000000
000001000000100101100010001101101001110000000000000000
000010000001010000000000000000001010110110100100000000
000001000001011111000000000111001100111001010000000000
000000000000001000000000000011011100000000000000000000
000000001100001001000010001101001110000000100000000000
000000000100000001100111100101011110000001010000000000
000000000001010001000100000011100000000011110000000000
010000000000001000000000000011111100000010100000000000
110000000000000111000000001001100000000000000000000000

.ipcon_tile 25 2
000001000000000000000000001111101110110000110010001000
000000000001000000000011101101010000110000110000000000
011000000000000111100000001101101110110000110010001000
100000000000000000100011101111010000110000110000000000
000000000001010111100011100001101010110000110000001000
000010000000111111100111110101010000110000110000000100
000010000000000111000111111101001100110000110000001000
000000000000000111100111110101100000110000110000000100
000010100001011111100011100011001100110000110000001000
000001000000101111100100001001010000110000110000000100
000000000000000011100000001001111110110000110000001000
000000000000000000100011111101110000110000110000000100
000010000000000111100011011111011100110000110000001100
000001000110001111000111011011000000110000110000000000
000000000000000111100011010111011110110000110000001000
000000000000001111100111110101000000110000110010000000

.ipcon_tile 0 3
000000000000001000000000000111101010110000110000001000
000000000000000111000000000001010000110000110010000000
000000000000000000000111110011011100110000110010001000
000000000000000000000011100101100000110000110000000000
000000100000001011000000001111101100110000110000001000
000000000000000111100011111101100000110000110010000000
000000000000000000000111111011101110110000110000001000
000000000000000000000011101001110000110000110010000000
000000000000000111100000010101111100110000110000001000
000000000000000000100011010001110000110000110000100000
000000000000000001010011000001101010110000110000001000
000000000000001001000110010101100000110000110000100000
000000000000000001000010011011101110110000110000001001
000000000000000000100011111101010000110000110000000000
000000000000000011100000011111101110110000110000001000
000000000000001111000011111001000000110000110000100000

.logic_tile 1 3
000000000000000000000000000111001000001100111100000000
000001000000000000000000000000000000110011000000010001
011000000001010000000110000101001000001100111100000010
100000000000100000000000000000000000110011000000000000
010001000000000001100110000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000110000000000000000101001000001100111100000010
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000001001000000000000000000000001100110011000010000000
000000000110001000010000000111101000001100111100000100
000000000000000001000000000000000000110011000000000000
000000001110001000000000010111101000001100111100000100
000000000010000001000010000000100000110011000000000000
110000000000000001100000010000001001001100111100000100
100000000001000000000010000000001001110011000000000000

.logic_tile 2 3
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010100
011010000000000000000000000000001000001100111100000010
100001000000000000000000000000001100110011000000000000
000001000000000000000000000111001000001100111100000010
000000100000000000000000000000100000110011000000000000
000000000110000000000000000000001000001100111100000010
000000001100000000000000000000001101110011000000000000
000000001100000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000011000000110000111101000001100111100000000
000000000000100001000000000000000000110011000000000100
000000000000001000010000010111101000001100111100000000
000000000000000001000010000000100000110011000001000000
110000000001000001100000010000001001001100111100000000
100000000000100000000010000000001101110011000000000100

.logic_tile 3 3
000001000000001000000010110101101011011110100000000001
000000101110000111000111110111101110111101010000000000
000000000001100000000010110000011100011100000000000000
000000001100011001000011101111011011101100000000000000
000000000000100000000011110011111010110000100010000000
000000000001001101000011101101111110010000100000000000
000000000000000101000000000001001001010000110000000000
000010000000000000100011100000011111010000110000000000
000000001100001000000000000101011000101001000000000000
000000000000010011000000000111111100000110000000000000
000000000000010000000110011101101110110100000000000001
000000001110000000000011011101001110010100000000000000
000000000100001101000000011000001000011100000000000000
000000000000101001000011100001011000101100000000000000
000000000000001001100000010001100001010000100000000000
000000000000000011100011001101101110110000110000000000

.logic_tile 4 3
000010100000001101100110110000000000000000000000000000
000001000000001111000011110000000000000000000000000000
000000000000001000000000011101001000101001000000000000
000000000001010101000010101101011001001001000000000000
000101001000000101000000000001011010110000100000000100
000010000000000000100000000001011010010000100000000000
000000000000001101000000011101011000100001010000000000
000000000000000011100011011101011101000001010000000001
000000000000100000000010000000011010110000000010000000
000000000000000000000100000000011010110000000000000001
000100000000000000000000001001111011010100000000000000
000100000001010000000000000101001110000100000000000000
000000000000100000000000000000000000000010000011100001
000000000000000000000000000000000000000000000010100011
000000001010001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 3
000000000000001001100000000111001010000001010000000000
000000000000000001000000001101100000101001010000000000
011000001010001101100000011111011111000001010000000000
100000000000001011000011010011001111000010010000000000
110100000000000101000111101101001111000110100000000000
110000000000000111100010111111101101001111110000000000
000000001000000001100000010011111000001100110000000000
000000000001010000000011110000100000110011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000001000000011001101010101110000000000000
000000100000000000100010001101101101011110100000000000
000100000000000011100111011001001110111110100110000111
000000000001010111100010000101000000101001010010000010
000000000000101011100010001001000001100000010001000000
000000000000010011100010000111001000101001010000000000

.ramb_tile 6 3
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 3
000010001000001001100110001101111001111100010000000000
000000000000001011000110010001111110101000100000000000
011000000000011101000110100101011011001000010110000001
100000000000100111100111110101001101111111110011000000
010001000000001101000000000001101011011110100100000000
010010000000000011100011100000001011011110100010100100
000000000000001101000010100111111001000001100000000000
000000001000001001000010110001001110000001010000000000
000001000000010101100110001001101101101000000000000000
000000000000000000000000000001101100111001110000000000
000000000000001001110110011001011000011101010110000000
000000000000000011000011110111011101110101010010000100
000001000000000000000000001001001011110011110000000000
000000001110000000000000001001111101100001010000000000
000000000000101011100000001001111011010100100000000000
000000000000010001000000000101001100000000100000000000

.logic_tile 8 3
000000000001010000000110011011111001011101010110000000
000000000000100011000010000001111101111010100011100000
011001000000001011100010101101011000011101010100000000
100000101101011111100100000111001011110101010010000111
110000001000000001000000010011001001101000000000000000
110000000000001101100010000001011010110110110000000000
000000000000000101100011111011011000001100110110000010
000000000000001101000110001101001111111100110001000101
000000001010101111000010100111001100010100100000000000
000000000001000101100100000111011001001000000000000000
000001000000000000000110110001111011111101100000000000
000010000000000000000010100101011000101001100000000000
000010100000101111000111000101111110000100000000000000
000011100000000001100111000011011110001110000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000

.logic_tile 9 3
000000000000000101100011001001101000111100010000000000
000000000000010000000000001011011010101000100000000000
000000000000000111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000001000000100101100011000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000001110100000000010010000000000000000000000000000
000001000001010000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100001011111000010000000000000000000000000000000
000000001000000000000000000111101111111001010000000000
000010000000000000000011111101011101100110000000000000
000000000000000000000000001101111100010000100000000000
000010100000001101000000001101101000000010100000000000

.logic_tile 10 3
000000000000000000000000010011101110010101010000000001
000000100000000000000011110000110000010101010000000000
011000000000000111100000001000000001011001100000000010
100000000000001001100000000001001011100110010000000000
010000000100000000000000001000000001011001100000000100
010000000000000000000000001111001010100110010000000000
000000000000100011100000000000000000000000100110000000
000000000000010000100011110000001111000000000000000010
000001001010000101100111101011101100100001010000000001
000000001110000000000010010011011110010000000000000000
000000000000000001000010000000011110000100000100000100
000000000000000111000000000000010000000000000000000100
000000000110100101100000000011101101101001000000000000
000000000000010000000010001011001000010000000000000001
000000000000000000000111001000000000000000000110000001
000000000000000000000000001101000000000010000000000001

.logic_tile 11 3
000000001000100101100010000101111100110010110000000000
000000000000001101000010111101011010100001110000000000
011000000000001101000000001001011010111111110100000000
100000000000001111000011110111001011101001110000000000
000000001000101111100111111111011000101000000000000000
000000000000011011100110100011101111100000010001000000
000000100000000011000111101111011001101000000000000000
000000001000000011000100000001111111011000000000000100
000000000111010111100000000011011010101111000000000000
000000000000100000000011110101001101010110100000000000
000000000000001000000111000001111010010001100000000000
000000000011010011000100000101001001010110110000000000
000000001010001000000010011001001110110011110100000000
000010100001010001000011010101001001111011110000000000
000000000000001001100000010111111011010110100000000000
000000000010100001000011111001011010010010100000000000

.logic_tile 12 3
000000000000000111100000011001111011110010110000000000
000010100001010000100011111101101100010010110000000000
011000000000000001100111100001111010010110100000000000
100001000010100000000011101101111000101001000000000000
110000000000000000000000011101101100010001110000000000
010000000001010000000010001001111001000110110000000000
000000000000001011100011000001100000000000000100000000
000000100000001011100011000000100000000001000010000100
000000000000000000000011100000000001001111000000000000
000000000000000000000110000000001101001111000010000000
000000000000000111000010101111111010011101000000000000
000000000000001111000010101101001101001101010000000000
000000000000100000000000001001111101000110100000000000
000000000000010000000000001101001010010110100000000000
000000000000000111000000001000000000010110100000000000
000001000000100000000000001011000000101001010010000000

.logic_tile 13 3
000000000000100101000000000001000000000000001000000000
000000000000010000000000000000000000000000000000001000
011000000010000000000110000000000001000000001000000000
100010100000000000000011110000001010000000000000000000
000000000000000000000110001000001000000100101100000000
000000000001000000000000001001001101001000010000000000
000000100000000000000000001101001000010100001100000000
000000000010000101000011111101100000000001010000000000
000000000000000000000000011000001001000100101100000000
000000000000000000000010001001001100001000010000000000
000101001110001001100000001000001001000100101100000000
000000100000000001000000001101001100001000010000000000
000000001110000000000000001111101000010100001100000000
000000000101010000000000001001100000000001010000000000
110000000000000000000000011000001001000100101100000000
100000000000000000000010001101001001001000010000000000

.logic_tile 14 3
000000000000000000000000000000001110000011110000000000
000000000000000000000010100000000000000011110010000000
000000000000000000000000000000000001001111000000000000
000001000001000000000000000000001110001111000001000000
000000000000000000000000000000000000010110100000000000
000010000000000000000000001111000000101001010010000000
000001000001000000000000001000000000010110100000000001
000110100010000000000000001011000000101001010000000000
000000000000000000000000001000000000010110100000000000
000010000000000000000010110111000000101001010010000000
000000000000000000010111000000001100000011110000000000
000000001000000000000000000000010000000011110000000010
000000000000000101000010100000000000001111000000000000
000000000000001101100100000000001001001111000000000010
000001000000000101000000000111000000010110100000000000
000100100000001101100000000000000000010110100010000000

.logic_tile 15 3
000001000110001101100011110101000001000000001000000000
000010000000000111000111100000001111000000000000010000
000001000000001000000110100111000001000000001000000000
000000100000000111000000000000001001000000000000000000
000000000110101000000000010101100001000000001000000000
000000100001010101000010100000101010000000000000000000
000000000000001101100000010001100000000000001000000000
000000000010100101000011110000001011000000000000000000
000000100000000000000010000001000000000000001000000000
000011001110000000000100000000001000000000000000000000
000001000000000000000000000001000001000000001000000000
000000100000000000000000000000101010000000000000000000
000100000000000001000111000011000001000000001000000000
000000000000000000100100000000101110000000000000000000
000000000000000111100010000111000000000000001000000000
000001000000000000100100000000101001000000000000000000

.logic_tile 16 3
000010100110000000000000000111000000000000001000000000
000001000000000000000000000000001110000000000000010000
000000000000000111100000000011100001000000001000000000
000000000000100000100000000000101101000000000000000000
000000001010001111000000000101000000000000001000000000
000000000000011111100000000000001101000000000000000000
000001000001000000000000010011100001000000001000000000
000010100000001111000011100000001000000000000000000000
000000000000101000000111010011100000000000001000000000
000000100000010111000110100000001010000000000000000000
000100000001010111000110110011000000000000001000000000
000001000000101111100011100000001101000000000000000000
000100000000000111000010000101100001000000001000000000
000000000000001111000100000000001110000000000000000000
000000000000000011100000000111000001000000001000000000
000000000000100000000000000000101011000000000000000000

.logic_tile 17 3
000000000110000000000000000000011000000100000100000001
000000000000000001000011100000000000000000000001000100
011000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010001000000100000000000000000000000000000100100000000
010000000000010000000000000000001111000000000001000100
000000001110000000000000000011100000010110100000000000
000000000000100000000011110000100000010110100000000100
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000001000000010110100000000000
000000100000000000000011110000000000010110100000000000
000000000100000000000111100101100000010110100000000100
000000000000000000000100000000100000010110100000000000
110010100000000000000000011000000000000000000100000101
100000000000100000000011101111000000000010000001000000

.logic_tile 18 3
000000000000000111000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
011000000000100000000000010001001101101111000100000001
100000001011010000000010000000101101101111000000000001
010000000000001000000111101001001010101000000100000001
110000000000001011000010000101010000111110100010000001
000000000000100001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000010001001010001111110000000000
000000000000000001000010001011001001001001110000000000
000000000000001001100110000011111000110110100110000101
000000000000000001000000000000011000110110100000000000
000000000000000000000000000001001010110100010100000001
000000000000000000000000000000011101110100010000100010
000000000000000000000000001001101000011110100000000000
000000000000000000000000000011111000101110010000000000

.ramb_tile 19 3
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000010100000000000000000000000000000000000000000000000
000001000110000000000011100000000000000000000000000000
011000000000010000000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000111000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011111110101000000000000000
100000001000000000000000000000100000101000000000000000
000000000000000000000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000111001101001101000110000000
000000000000000000000010111011011100000100000001000101
000000001000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000001000000001000110000100000001
000000000000000001100011110011001011001001000000000000
000000100001010011100000001001011110111000100010000100
000000000000100000100000000011111011100000010000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 22 3
000000000001000000000000001111000000101001010100000000
000000000000000001000010111011100000000000000011000110
011000000100000000000000010111111000001100000000000000
100000000000000000000010011011011110011100000000000000
010000001010100001100000000000000000000000000100000000
010000000000000000000000000011000000000010001000000000
000000000000000001000000000011100000010000100110000000
000001000000000000000011110000101111010000100000000010
000000000000000000000110000101100000001001000000000001
000010000000001011000000000001101010000000000010000000
000000000000000000000000010000011100000100000110000101
000000000000000101000011010000010000000000000010000010
000000000000001000000000011011001111111001010000000000
000000001010000001000011011001101110110010100000000000
010000101000100001100000011011111110010111100000000000
110000000000010000000010101111001101010111010000000000

.logic_tile 23 3
000001000101010000000000010000000001101111010000000100
000000000000101101000011111101001110011111100000000000
011000000000000001100000010001111101100011110010000001
100000000000001101000010100000101110100011110000100000
010000001011000000000010001011011011111101010110000000
010010000000101111000110110011101111101110000000000000
000000000001000101100000000001000001100000010000000000
000000000000010111000010110000001100100000010000000000
000000100000000000000110000011101011001000000000000000
000001000001010000000000000000101110001000000000000000
000001000000001001000010011001100000101001010000000000
000000100000001011000110000011000000000000000000000000
000000000000000000000010000001111011101001110110000000
000000001110000000000100001111011100100110110000000000
000010100000001101100110011101111100010111100000000000
000010000000000001000010011111011011001011100000000000

.logic_tile 24 3
000000001010000111100000000011100000000000001000000000
000010100000000000100000000000001011000000000000001000
011000000000000101000010101001101000011110111000000000
100000000000100101000000001111001000010010000000000000
110000000000000001100010111101001001000110110000100000
110000000000000101000011000101101101110110000000000000
000000000000000111100010100011111000100000110000000000
000000000010000000100000000111101111110000110000000000
000000000000000000000110011011001011000010100000000000
000000000000000000000010001111101011000001000000000100
000000000000000001100000011000011000000001010000000000
000000000000100000000010011001000000000010100000100000
000000100000000000000111110000000001000000100100000100
000001000000001111000111100000001010000000000001000000
110000000000010111000110010101001101100000000000000000
110000000000100000100010010000011000100000000000000000

.ipcon_tile 25 3
000000000010000111100011101011011010110000110000001000
000000001110000000000011010111000000110000110000000100
000010000000000000000000000111011110110000110000001000
000000000000000000000011101111010000110000110000100000
000000000001011111000011101001011010110000110000001000
000000000000100111100000000011010000110000110000000100
000000000000001111100000001101101010110000110010001000
000000000100000111000011110111000000110000110000000000
000011100000000111100011101001001100110000110000001100
000010001110010000100100000111110000110000110000000000
000001000000001000010000000101001000110000110000001000
000000100000000011000000001111110000110000110000100000
000000000001000111000011111111101010110000110000001100
000010100000100000100011010011100000110000110000000000
000000000000001011100011111001101110110000110000001100
000000000000000011000011000111110000110000110000000000

.ipcon_tile 0 4
000000000000100000000000000000011110110000110000101000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000001110110000110010001000
000000000000000000000011110000010000110000110000000000
000000000000000000000000000000011110110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000001110110000110000001001
000000000000000000000011110000010000110000110000000000
000000010000000000000000000000011010110000110000001000
000000010000000000000000000000010000110000110010000000
000000010000000000000000000000011000110000110000001000
000000010000000000000000000000010000110000110010000000
000000010001000000000010000000000000110000110000001000
000000010000100000000100000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000001001000000000000000000110000110000000010

.logic_tile 1 4
000000100000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010001
011000000000000001100000000000001000001100111100000000
100000000000000000000000000000001000110011000000000001
010001000000100000000000000111001000001100111100000000
000000000001010000000000000000100000110011000000100000
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001101110011000000100000
000000110000100000000110000000001001001100111100000100
000010010000000000000000000000001100110011000000000000
000000010000001000000000000000001001001100111100000000
000000010000000001000000000000001000110011000000000001
000000110000001000000000010101101000001100111100000010
000001010000000001000010000000100000110011000000000000
110000010000000000000000000101101000001100111100000010
100000010000000000000000000000100000110011000000000000

.logic_tile 2 4
000000000010100000000110000101001000001100111100000010
000000000000000000000000000000000000110011000000010000
011010000000000000000000000000001000001100111100000010
100001000000000000000000000000001100110011000000000000
000001000000101000000000000000001000001100111100000000
000000100000000001000000000000001101110011000000000001
000000000000001001100110010000001000001100111100000000
000000001110000001010010000000001001110011000000000100
000001010100000001100000010101101000001100111100000100
000010110000010000000010000000000000110011000000000000
000000010000000000000000000101101000001100111100000010
000000010000000000000000000000000000110011000000000000
000001010000000000000000000101101000001100111100000100
000000110000000000000000000000100000110011000000000000
110000010000000000000000000101101000001100111100000000
100000010000000000000000000000100000110011000000100000

.logic_tile 3 4
000000000000001000000111101101101000000001010000000000
000000000000010011000000000101110000101001010000000000
000000000000001000000110010001001110010011110000000000
000000000000001111000011100101001111110011110000000000
000000001100101000000111100001101001001001010000000000
000000000001000111000111110000111101001001010000000000
000000000000001111100111110111011011010111100000000000
000000000000000001100010001101111110001011100000000000
000000010000001011100111001011011111010111100000000000
000000010000010111000110110001011100001011100000000000
000000010000000000000011100000001101010000110000000000
000000010000000111000011111101001010100000110000000000
000100010110010101100010111011011111010111100000000000
000000010000010000000110001001101111000111010000000000
000000010000000000000011111101001101000110100000000000
000000010000000111000011011011111110001111110000000000

.logic_tile 4 4
000001000111011111100110011001111100110000100000000000
000010100001101111100010001011001110100000010000000000
000000000000000111100000000011001110000010100000000001
000000000000000101100000000111110000000000000001100101
000010100000000000000000000111101101000110100000000000
000000000000000000000000001011111111001111110000000000
000000100000001000000000001011001111000110100000000000
000001000100001011000011110101111101001111110000000000
000000010010100000000011000111100000101001010010000110
000010010001000000000011101011000000000000000000000100
000000010000000001000111001011011110000110100000000000
000010010000000000010110111101101101001111110000000000
000000010000000001100011000000001001011100000000000000
000000010000001001000000000001011000101100000000000001
000010110000001101100110100001101000010100000000000000
000000010000000011000010010001010000111100000000000000

.logic_tile 5 4
000000000000001000000000010000011111110000000000000000
000000001000000001000011110000001100110000000000000000
011000001100001101100000011101111001111111100000000000
100000000000000001100010110101011100010110000000000000
010000100000010111000000000011100000001100110000000000
010001100000010000100000000000001010110011000000000000
000000000000000011000000001011111001110000100000000000
000000000000001011100000001011101000010000100000000100
000001010000100000000011100111000000000000000100000011
000010110000010000000000000000100000000001001000000000
000010111000000001010111010000011010000100000100000100
000000010000000111000110000000000000000000001010100000
000001010000100001100011100111001100000110000000000000
000000010000000000100110010001111110000001000000000000
110000010000001000000000000000001110000100000100000010
100000011100001011000000000000010000000000001000000001

.ramt_tile 6 4
000000001010000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100001000000000000000000000000000000
000001000000000000000000000000000000000000
000001010000100000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000010110110100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 4
000000000110000001000010101001001110110110100000000000
000000000000000101100100001011011101111010100000000000
011100100000001111100000000011111110111101010000000000
100001000000000111100010100111001001000111010000000000
110000001110101001100110010001101010000001100000000000
110000001010001111100110000101001000000001010000000000
000000000000001111000010111001011100011101010110000010
000010000000000011100111000101001011111010100010000001
000010010000001101100011000000011101011111000110000011
000000011010000001000111010011001001101111000011000010
000100010000000111010000000101111011101111010000000000
000000010000000111100010100111011011011101000000000000
000000010000000000000010011011011111011101010110000011
000000010000001001000011010011011111111010100001000100
000000010000000011100110010001101010010000100000000000
000000010000000000000011010011011101000010100000000000

.logic_tile 8 4
000001101010001000000110100111111001110110100000000000
000011100001001111000010110101001011111001100000000000
011000000000000011000000010101111110111001010000000000
100000000000000000000011011111001001010001010000000000
110001000110001111100010100011111011000001000000000000
110010000001011111100000001101101110000111000000000000
000000000000011001000111001101111111101011110000000000
000000000110000101100010010001111011001011100000000000
000001010000000000000110010111111100011001110110000001
000000010100000111000010001011111000111001100000100001
000000010000000000000110110000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000100010000100000000010000111001011101100100000000000
000000010000010111000010111001001001101101110000000000
000000010000000111000011110011101100101100000000000000
000000010000000101100010000101101101011111110000000000

.logic_tile 9 4
000001001100000000000000010000000000110110110100000000
000010000001011111000011100101001001111001110000000000
011000001010001011100000000001001101101100000000000000
100000001110001111100000000111011110111000000000000000
000001000001000001100110011111011110110010110000000000
000010000000100000000011111101001110010010110000000000
000000000000001000000011101001001100010100000000000000
000000001000000001000000001011000000000010100000000000
000000010000000111100111110011101101100011110000000000
000000010000000011000110000111101011010110100000000000
000000010110001101100111001101000000111111110100000000
000000010000000111000100000101101011111001110000000000
000010110000101001000000000011101101010010000000000010
000001010000011001100000000001011000010110100000000000
000000010000000011100000000011111111110101010000000000
000001010000001001000000000111001000110100000000000000

.logic_tile 10 4
000010000000000111000011111101101110111000000000000000
000001000001010111000010000101111101100000000010000000
000010000000001111100011100011101100000000000000000100
000001000000001011000011110101101000100001000000000000
000010100000000000000000001000000000001100110000000000
000001000000000101000000001001001110110011000000000000
000000000001001101100000011001001111000110100000000000
000000000000000111100010010111011001101001010000000100
000000010000000111000000000001101101010001110000000000
000000110000001111000011101111001000000110110000000000
000000010000001000000010010011101000110000010000000000
000000010000000101000010001001011110100000000000000000
000000010000000111100111110111111011100010000000000000
000000010000000111000111001111101000001000100000000000
000000010000001000000000001011011011100001010000000100
000000010000100001000011111011101011010000000000000000

.logic_tile 11 4
000000100001010000000110001111101101111000000000000000
000000000000101001000000001001001101100000000000000000
000000000000000000000000001101001100110000010000000000
000000001000001001000011101101001100100000000001000000
000001001010000011100011101101101100100000000000000000
000000000000000000100100001111101000110100000000000000
000000000000000000000111101000000000010110100000000100
000000000000000001000011100101000000101001010000000000
000000010000001011100000001111001000001100110000000000
000000010100000111000000001101110000110011000000000000
000000010000000000000000001111101110110000010000000000
000000010000000000000011111101001100100000000001000000
000000111110000111100000000000000000010110100000000000
000001010000000111000011111101000000101001010000000001
000001010001001111000010000001111000100000010000000000
000010110000001011000100000011101110010100000000100000

.logic_tile 12 4
000010100000100101000000001111001111100000010000000000
000001001100010000000000000101101110010100000000000000
011000000000001111000110001111011010101000000000000000
100000000000000001000010100111001111100100000000000000
000001001000100011000000000001011000111110100100000000
000010001010010101000011100000010000111110100000000000
000010000000000001000111100001100000110110110100000001
000001000000000000100110010000101100110110110000000000
000000010000001001100011100101011101111111110100000000
000001010000000001000000000011001011010110110000000000
000000010000000111100000001101011001101000000000000000
000000010000000000010000001101001000010000100001000000
000000010001000011100000000001101011100000000000000000
000000010001111001100010010101011000111000000000000000
000001010000000011100111000101111110101000000000000000
000000110010001001000000001111011101100000010000000000

.logic_tile 13 4
000000000000001001100010000000001000000100101100000000
000000000000000001000000001101001000001000010000010000
011000000000000000000000000000001000000100101100000000
100000001000000000000000001001001000001000010000000000
000000000000000000000010010101001000010100001100000000
000000000000000000000110001101100000000001010000000000
000000001000100000010000000000001000000100101100000000
000000000011000000000000001001001101001000010000000000
000000010000000000000110000111101000010100001100000000
000000010000000000000000001101000000000001010000000000
000001010001100000000000000111101000010100001100000000
000010110001010000010000001001000000000001010000000000
000000011010000000000000000111101000010100001100000000
000000010000000000000000001101100000000001010000000000
110001010000001001100110010111101000010100001100000000
100000110000000001000010001001100000000001010000000000

.logic_tile 14 4
000000000000000000000000000011100000010110100010000000
000000000000000000000000000000000000010110100000000000
000000000000000101000000000000000001001111000000000000
000000000000001101100000000000001110001111000010000000
000000000000000000000000000000001010000011110000000000
000000000000000000000010110000010000000011110010000000
000000000000000000000000000000000000010110100010000000
000000000000000000000000000111000000101001010000000000
000000010000000000000000000000011000000011110000000000
000000010000000000000000000000000000000011110010000000
000100010000000101000000000111000000010110100000000000
000000010000000000100000000000000000010110100000000010
000000011100000101000000000000000001001111000000000000
000000010000001101100000000000001111001111000010000000
000000010000000000000010100000011000000011110000000000
000000010000001101000100000000000000000011110010000000

.logic_tile 15 4
000001000000000101100110100001000001000000001000000000
000000100000000011000000000000101011000000000000010000
000000000000001101100000010001100001000000001000000000
000000000000001111000010100000001000000000000000000000
000001000100001000000010000111000001000000001000000000
000010100000000101000100000000101110000000000000000000
000000000000000000000111110011100000000000001000000000
000000000000001111000111100000101101000000000000000000
000010010110000000000110000001000000000000001000000000
000000010000000000000100000000001000000000000000000000
000000011110001000000000000101000000000000001000000000
000000010000000011000010010000101010000000000000000000
000000011100100000000000000101100001000000001000000000
000000010001000000000010010000101100000000000000000000
000000010000000011000000000001100001000000001000000000
000000010000000000100000000000101010000000000000000000

.logic_tile 16 4
000000000001000111100011000111100001000000001000000000
000000000000100000100000000000101101000000000000010000
000000000000000000000000010001100001000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000000001000000000111000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000101111000100000000101001000000000000000000
000000111010001000000111000011000000000000001000000000
000001010110001111000011110000101101000000000000000000
000001010000000000000000000011000000000000001000000000
000000110000000000000011110000001110000000000000000000
000000011010000000000000000001000001000000001000000000
000000010000001111000011100000001110000000000000000000
000000110000001011100011010101000001000000001000000000
000000010000000111000011110000001110000000000000000000

.logic_tile 17 4
000000000010100000000011100111100000000000001000000000
000000000110000000000111110000101111000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001000000000000000011000001000000001000000000
000000100000100000000000000000001011000000000000000000
000000001110000101000111010101100000000000001000000000
000000000000000000000111010000001111000000000000000000
000000010000000111100000000001000000000000001000000000
000010010100000001100010000000101101000000000000000000
000000010000000111100010100001000001000000001000000000
000000010000000101100000000000101100000000000000000000
000000011000000000000011100011100001000000001000000000
000000010000001111000111100000101110000000000000000000
000000010000000101000000000011100001000000001000000000
000000010000000000000010100000001011000000000000000000

.logic_tile 18 4
000000001100001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000000000000001001000001110110110110000000
100000100000000000000000000101001100010110100010000000
110000000000000101000110000101101101010010100000000000
110000000000000000000010101101001110111011110000000000
000001000001010101000000001101111110111110100110000000
000010000100101111000000001111000000101001010010000000
000000010000000001100000000000001111100011110100000001
000000010000000000000000000101011110010011110001000000
000001010000000001100110001101000001110110110110000001
000010010000000000000000001011001010101001010010000010
000000010000000001100010010101111101010010100000000000
000000010000000000000010000111001110111011110000000000
000000010000000001000000010101111111010110110000000000
000000110000000000000010001101001010101010110000000000

.ramt_tile 19 4
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010110000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010010100000000000000000000000000000

.logic_tile 20 4
000000000001000000000011101011011101010110110000000000
000000000000100000000000000101011100010101110001000000
011000100000000000000000000000000000000000000000000000
100000000000100000000010110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000001010000000000000000000001111000000000000000000
000000100110000111100000000000011000001100000010000000
000000000000000000000000000000011001001100000000000000
000000010000000111000000010011100000000000000100000000
000000010110000000100010100000000000000001000000000000
000000010000000101100111000011000000000000000100000100
000000010000001111000100000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000001000000000010100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
011000100000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
110000000000000001000000000111000000000000000100000000
010000000010000000100000000000000000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000011110000000000010100000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000011000000000000000000111000000000010000000000000
000000011000001000000000000001011011000110100000000000
000000010000000101000000000101101010000100000000000000
010000010000001000000000010000000001000000100100000000
010000010000000101000010100000001111000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000100100000000
000000000100001101000011100000001000000000000000000000
011001000000000000000000000000000000000000000000000000
100000100000100000000000000000000000000000000000000000
010000001100000000000000001000000001011111100010000000
010000000000000000000000001011001100101111010000100010
000001000100000000000000000011100000010110100010000001
000010100000000000000000000000000000010110100000100001
000000010000000011100000000000001100111100110100000000
000000010000000000100000000000001110111100110000000000
000000010000011001100000000000000000000000000000000000
000001010000101011100010100000000000000000000000000000
000010110000000011100000000011100000000000000100000000
000000010000000000000000000000000000000001000000000000
110001010000000011100000000000000000000000000000000000
110000111000010000100000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000110000111101101111001100100100000
000000000000010111000000001011111001110110100000000000
011100000000000111000110000000011010110000000000000000
100000000000000000000010110000011010110000000000000000
110000000000000001100000000001000001011001100100000000
110010000000000001000010000111101001010110100000000000
000000000000000111000110001101111111011111100000000000
000000000000100000000000000011001001011101000000000000
000000011100000101100110100111101011111100110100000000
000000010000000000000010000101011001011100100000000000
000000010000000001100110101111111000100001010100000000
000001010000000000000000000001111100010001010000000000
000010110000001001000111101001101111010111100000000000
000000010000000001000100000111001011000111010000000000
000000010000001001100010011001011000010101010100000000
000000010000000101100110101011010000101001010000000000

.logic_tile 24 4
000000000000010001000000011001001100100000000000000000
000000000000000000000011111101011010111000000001000000
011000001100000000000111100000000000000000000100000000
100000000000000111000000001111000000000010000000000000
010000000000001001000000010000000000000000000000000000
010000000000000011000010100000000000000000000000000000
000010000000001101100011110000000000100000010000000000
000000000000000101000011101101001010010000100000000000
000000010000000001100011101111101010010111100000000000
000000010000000000000000001111011110000111010000000000
000001010000000000000000001011100001110000110000000000
000000010000000000000010111101101001110110110000000001
000000010000000001100000001101111111010111100000000000
000000011010000000000010011111001010000111010000000000
010000010000010000000111001111111010000111010000000000
010000010000101111000100000111101100101011110000000000

.ipcon_tile 25 4
000000000000000000000111100000001000110000110000001000
000000000000000000000000000000010000110000110000000100
000010000000000000000000000000001010110000110000001000
000000000000000000000011110000010000110000110000100000
000000000000000000000111100000001000110000110000001000
000000000001110000000000000000010000110000110000000100
000010100000000000000000000000001010110000110010001000
000000000000000000000011110000010000110000110000000000
000010110001010000000000000000011010110000110000001100
000010110000100000000000000000010000110000110000000000
000000110000000000000000000000011000110000110000001000
000001010000000000000000000000010000110000110000000100
000000010001100000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000100
000010010000000000000000000000000000110000110000001100
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000010010000
011000000001000000000000010000001000001100111100000000
100000000000100000000010000000001100110011000010000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000000000001010000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000010000000001100000000000001001001100111100000000
000010010000000000000000000000001100110011000010000000
000000010000001000000110000111101000001100111100000000
000000010000000001000000000000000000110011000010000000
000000010000000000000110000000001001001100111100000000
000000010000000000000000000000001001110011000010000000
110000010000000001100000000000001001001100111100000000
100000010000000000000000000000001101110011000010000000

.logic_tile 2 5
000000000000000000000000010000001000001100111100000000
000010000000000000000010000000001100110011000000010000
011000100000010000000110000111001000001100111100000000
100001001010000000000000000000000000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000010000000000000000000000101001000001100111100000000
000000000110000000000000000000100000110011000000000000
000000010000001000000000000111101000001100111100000000
000000010000000001000000000000000000110011000000000000
000010010000000000000000010111101000001100111100000000
000000010000000000000010000000000000110011000000000000
000100010000000001100000000000001001001100111100000000
000000010000000000000000000000001101110011000000000000
110000010000001001100000000000001001001100111100000000
100000010000000001000000000000001001110011000000000000

.logic_tile 3 5
000001000000001001100000010111111100000110100000100000
000000001000000101100011010001111100001111110000000000
000000000000001011100000010111111100100001010000000000
000000000000000101000010100001101110000010100000000000
000000000000000101100000000011111111000110100000100000
000000000000000000000000001011111010001111110000000000
000010000000000101100110101101111100010111100000100000
000000000000000000000000001011111100001011100000000000
000000010000100011100111011001101100010111100000000000
000000010001011111100011100001011110000111010000000000
000000010000001001100111010111001001010111100000000000
000000010000000001000111101111111101000111010000000000
000000010000001011100111000011011100011100000000000000
000000010000010111100011110000001010011100000000000000
000000010000001000000111011111011001010111100000000000
000000010000000111000111000111011101000111010000100000

.logic_tile 4 5
000000100000001101000000011011001111010111100000000000
000001000100000011000010001111101110000111010000000000
000001000000001001000111101001011001000110100000000000
000010000000001011100010011011111100000000000000000000
000000000000001101100000000111111000101000000000000000
000000000000000001000011100000110000101000000000000000
000000000001101111100010100011011010010110110000000000
000000000000010001100010010001101100111001110000000000
000000010010001101000111100101111110000010100000000000
000000010000001101110011100011101111000001000000000000
000000110000000011000010000001011111101001000000000000
000001010000000000100000001101011010000110000000000000
000000010000100001100111001101011000000000010000000000
000000010010000011100010000001001110100000010000000000
000000010000001011100111011101011010010100000000000000
000000011010000101100011001101011111000100000001000000

.logic_tile 5 5
000000000000100000000010101111001100010111100000000000
000010000000010000000100000101111110000111010000000000
011000000001011101100000000101001101000001000000000000
100000000110000011000000001001101000001001000000000001
110010100000101001000111110101011111001001010000000000
110010000111000001100010000000001110001001010000000000
000000000000000001000000001000000000000000000100000011
000000001100000000100000000111000000000010001000000100
000000010000000000000110010111011110101000000000000000
000000110000001111000011100000110000101000000000000000
000010010000000000000000000000001010000100000110000000
000000010000000011000000000000000000000000001000000000
000000111100001011100111110000000000000000100100000000
000000010000001001000011000000001101000000001000000000
110000010000001011100000010011111000001001010010000000
100000010000000011000010001101001110000001010000000000

.ramb_tile 6 5
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010100000000000000000000000000000000
000010010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000010010000100000000000000000000000000000
000001010001000000000000000000000000000000

.logic_tile 7 5
000000000000000011100000010001011101110011110000000000
000000000001011101100011000011011010100001010000000000
011000001000001001100000011001011101101100010000000000
100000000000000001000011101101111111101100100000000000
110001000001011011100000010001111100011101010110100000
110010000000000001000011110001001110111010100010000001
000000000000000001000111100001111110110110100000000000
000000001100000000100110101011111100110101010000000000
000001010000001011000110101011001111110011110000000000
000000010000000011100111001101001111100011010000000000
000000010000000011110111011111001010010000100000000000
000000010000000000000111111111001011000001010000000000
000000010000100001100011110101001111011110100110000100
000000010000000011000111110000011000011110100011000010
000000010100001000000011000011011111101110100000000000
000000010110000101000111110011111110011110100000000000

.logic_tile 8 5
000001000000000001100110010011111000111001110000000000
000000100000000000000011100011011011000111010000000010
011000000001010011100010101101101100010111100000000000
100000000101100111000100000001001110001011100000000000
010000101110000111000111111111001101110111110000000000
100001000000000000000111110011101110100001010000000000
000001000000000011000000010011000001001001000000000000
000000100001010101000011100001101011010110100000000000
000001111110001101100000000000000000000000000110000000
000011110000000111000011111001000000000010000010000000
000000010001001011100000000111111000100000110001000000
000000010000100011000000000000101001100000110000000000
000010110001010000000000000000001010000100000100000010
000001010000001011000011100000010000000000000001000000
110000010000000111000111101101101011010111100000000000
100000010100001111100000000101001110000111010001000000

.logic_tile 9 5
000000000000000001000111001001001011100000000000000000
000010100000000000100100001001001000110000010000000000
011000000001000101000000000111000000000000000100100001
100000000000000111000011110000100000000001000000000000
010000000000000000000000000111101000010101010000000000
100000000000000101000000000000110000010101010010000000
000000000000001101000000001000000000000000000100000000
000000000000000111000000000101000000000010000001100000
000010110000100111100000001000000000000000000100000010
000011010000010000000010011111000000000010000000100000
000000010000000000000010001001111000111000000000000000
000000010000000000000000000001101100010000000000000001
000000010000000000000110101011101101101000010000000000
000000011100010000000000000101101001001000000000000000
110000010001000000000110111001101100100000010000000000
100000010110100000000011011011111010010100000000000000

.logic_tile 10 5
000000000000100000000111110000000001011001100010000000
000000001010010000000110100011001010100110010000000000
011000000001000011100011101001100000000000000000000000
100001000000001111100100000111000000111111110000000000
110010100110111001000111000101011000000010000000000000
110000000110000001000000001001001110000000000000000001
000100000000001111000111101101001010111100000000000010
000000000001011111000111100011100000111110100000000000
000010010100000001000000001011011010111000000000000000
000011010110001111000011001101011101010000000000000000
000010110000001101100000000011011010101001000000000000
000001010000000001100000000111111001010000000000000100
000000010000101001100010000000011110000100000101100000
000000010100001111000000000000000000000000000010000010
000100011110000000000000001011100001101001010000000000
000000010000001001000000000101001001101111010010000001

.logic_tile 11 5
000000000001000111000111100001001101111111110100000000
000010000001100000100100000101011100010110110000000000
011000001010001000000000011001101110101000010000000000
100000000000001011000011011111011001001000000000000000
000000001000000001100000011000001011110001110000000010
000000001010000000000011111011011001110010110001000001
000000000000100000000000010011000000010110100000000000
000000000001011001000011110000100000010110100000000000
000000011100000011100010000000000000001111000000000000
000010010000000000100011100000001110001111000000000000
000000011010000000000000000000000000001111000000000000
000000010000001111000011010000001100001111000000000000
000010110000010111000010000101100000010110100000000000
000000011010100000000100000000000000010110100000000000
000100110000000000000000010000000001001111000000000000
000100110000000000000011000000001011001111000000000000

.logic_tile 12 5
000010000000001000000111100000000000010110100000000000
000001000000000011000110111111000000101001010010000000
011000100000000000000011100101111110101000010000000000
100000000001010000000100001101101001001000000000000000
000010000000000001100000000011101010101011010000000000
000000000000001001000010100111001000000111100000000000
000000000000000111100111001000001101110100110010000010
000000000000000000000010101011001011111000110000000000
000000010110000000000111111011001011101000000010000000
000000010100100111000110000101111110010000100000000000
000000010000000111000011111101011110111101010001000100
000001010000000000100111111011010000101001010010000000
000000010000001111000010100001111101101111000000000000
000000010000001111100011010111101101010110100010000000
000000011000000011100011000001001100101011110100000000
000010110000000000000100000111111111101111110000000000

.logic_tile 13 5
000000000000000000000000001000001000000100101100000000
000000000000000000000000001011001100001000010000010000
011000000000000000000000010000001000000100101100000000
100001000000000000000010001111001100001000010000000000
000000000110000000000000001000001000000100101110000000
000000000000000000000000001011001101001000010000000000
000000000000001000000000000111001000010100001100000000
000001000000000001000000001111100000000001010000000010
000000010000001001100000011101101000010100001100000000
000000010001000001000010001011000000000001010000000000
000000010000000000000000000111101000010100001100000000
000000010000000000000010001111000000000001010000000000
000000010000100000000110001000001001000100101100000000
000000010000010000000010001011001001001000010000000010
110001010100000001100110000111101000010100001100000000
100000110000000000000000001111100000000001010000000000

.logic_tile 14 5
000000000000000000000000010000000000000000001000000000
000000000001000000000010000000001011000000000000001000
011000001110000000000000010101000000000000001000000000
100000000000000000000010000000000000000000000000000000
000000001000000011100111000000001000001100111100000000
000000001010000000000000000000001001110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000010110110000000000110000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000110000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000010000000000000000001001110011000010000000
010001010000001000000000000000001001001100111100000000
000000110000000001000000000000001101110011000010000000

.logic_tile 15 5
000000000011000101000111100101100001000000001000000000
000000000000100000100000000000101010000000000000010000
000000100000000000000010100101000000000000001000000000
000000000100100000000110110000101001000000000000000000
000000000000001000000010100001100001000000001000000000
000000000000001111000100000000101100000000000000000000
000000000000100101000000000111100001000000001000000000
000000001001011101100011000000001100000000000000000000
000000010000000000000000010001000000000000001000000000
000000011000000111000011010000001100000000000000000000
000000110000000001000011000111100001000000001000000000
000001010000001001100100000000101010000000000000000000
000000010001000000000000000101000001000000001000000000
000000010000100000000000000000001001000000000000000000
000001010000000111100010000011000001000000001000000000
000010110000000000000100000000101101000000000000000000

.logic_tile 16 5
000000000001010000000011100011100001000000001000000000
000000000000000001000100000000001001000000000000010000
000000001111000000000000010011100000000000001000000000
000000000000000000000011110000001101000000000000000000
000001000001010000000000000011100001000000001000000000
000010000000000000000000000000101110000000000000000000
000000000001010111100000000101100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000010000000101000010100011000001000000001000000000
000000010010000000100100000000001111000000000000000000
000001010000101101000010110001000001000000001000000000
000010110001001011110111110000001110000000000000000000
000000010000110001000000000111100000000000001000000000
000000010100000000100000000000101110000000000000000000
000000010000000011100011100011101000111100001000000000
000000010000001101100010110000100000111100000000000010

.logic_tile 17 5
000000001001000000000000000011000001000000001000000000
000000000000100000000000000000001110000000000000010000
000000000000001000000000000111000001000000001000000000
000000000010001011000000000000101111000000000000000000
000000000000001000000000000111100001000000001000000000
000000100000001011000000000000001011000000000000000000
000000000000000000000010010001100001000000001000000000
000000000000000000000011110000001100000000000000000000
000000010000000101000000000101000001000000001000000000
000000010000000101000000000000001101000000000000000000
000000010000000101000010100011000000000000001000000000
000000010000100000100110110000001111000000000000000000
000000010000100111000010100101100001000000001000000000
000000010000010000100110110000101111000000000000000000
000000110000000101000010100111000001000000001000000000
000000010000001101000010100000001101000000000000000000

.logic_tile 18 5
000010100001010000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
011000000000001000000000010000000000000000000000000000
100000000000000111000011100000000000000000000000000000
010000001000000000000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000111010000000011010000000000000000000000000000
000010010000000000000000001000000000010110100000000000
000000010000000000000000001001000000101001010000000000
000000010001010000000000000000000001000000100110000000
000000011000100000000000000000001011000000000001000000
000000011010000000000000000000000000000000000100000000
000000010001000000000000001101000000000010001001100000
110000010000000000000000000000011000000011110000000000
100000010000000000000000000000000000000011110000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001000000000000000000000000000000
000001010000010000000000000000000000000000
000000110000000000000000000000000000000000
000001011010000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000110000000000000000000000000000
000100010001010000000000000000000000000000

.logic_tile 20 5
000000000000000000000111100111111100000001010000000000
000100000000000000000010011111110000000011110000000001
011000000000000000000000000000000000000000000000000000
100000000000100101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000010000000000101000000000001100000000000000000000000
000000000000000101000000001001001011001001000000000000
000010010001010000000000001101101010000000000000000000
000000010000000000000000000101010000000010100000000000
000100010000001000000010010000011100000100000110000000
000000010000001111000111110000010000000000000010000001
000000010000000000000010101101011011000000000000000001
000000010000010000000000000101101111000000010000000000
110000010000000000000010010000000000000000000000000000
010000010000000000000010000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000011111101111110000000000000
000010000000000000000000001111011001111100000000000010
011000000001000000000010110101011010101001000000000000
100000000100100000000110000000101110101001000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101011010000000010000000000
000000000000001111000000000000101110000000010000000000
000000011010000000000000000101101110101001010100000000
000000010000000000000000000101011110100001010010000000
000000010000000101000111001000011000111101010000000000
000000010000000000000100001011010000111110100000000000
000000110000001101000110010111011000000000000000000000
000000010100000111000010101101110000000001010000000000
110001010000000001100000000000000000000000000000000000
110010110000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000001010101000000000000001110111100110000000000
000000000000001001100000000000001101111100110000000000
011000000000000000000110011011101101000000100000000000
100000000000100000000010000111001011000000000000000000
000000000000110101100000000011011110101000000000000000
000000000001010000000000000000010000101000000000000000
000000100000000111100010101001111111000000000010000000
000000000000001001000111100111111011000000010000000100
000000011110001001100000010101111100001111000000000000
000000011000000001000011000001011010001110000000000000
000000010000001000000010001111111010000001010100000000
000000010010000011000011101011011000000001100000100000
000000010000000000000111000000011011000010000000000000
000000010000001101000000001111001101000001000000000000
010000110000000001100010110001011011000001110100000000
110000010000001101000110000001011001000000010000100000

.logic_tile 23 5
000000000001010011100000001011101010000000010000000000
000000000000000000100000001011101100000000000000000100
011000000000000001100000000011111010111111110000000000
100000000000001111000000000111110000010111110000000010
000000001110010000000000000001000000010110100000000000
000000001010000001000000000000000000010110100000000000
000001000000000000000110000000000001000000100100000000
000000000010000000000000000000001000000000001000000000
000000010000001000000000011000011110001100110000000000
000000010000000111000010000111011101110011000000000000
000000010000001101110110000101100000001001000000000000
000010010000000101000010110000101010001001000000000000
000000010000001000000000001101011100111111110010000000
000000010000000001000000001011011100101111110001100011
010001010000000011100110111111111101000010000000000000
010000110010000000000010100011101111000000000000100110

.logic_tile 24 5
000000000010000000000000010111100000000000001000000000
000000000000000000000010100000101001000000000000001000
011000000000001001100000010011001001001100111000000000
100000000100000101000010100000101101110011000000000000
010000000000000111000111010001101000001100111000000000
110000000110000000100010000000001101110011000000000000
000000100000000000000010010011001001001100110000000000
000000000000000111000110100000101110110011000000000000
000000010000000000000000010101111010100000010100000000
000000011010000011000011110101101111110100010000000000
000000010000000000000110000001101101111001010100000000
000000010000000000000000001101101010010000000000000000
000010010000000001100110011101111011111001010100000000
000001010100000000000011010001101011010000000000000000
110000010000011111000000011111011000101000010100000000
110001010000000001100010000101011111101000100000000000

.dsp0_tile 25 5
000010000000100000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000110001010000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010110000000000000000000000000110000110000000000
000010110001000000000000000000000000110000110000001000
000000011010100000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000001000001100111100000000
000000001000000000000000000000001100110011000000010100
011000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000010000000
010000100001000001100110010101001000001100111110000000
000001001000000000000010000000100000110011000000000000
000010100001010000000000010101001000001100111100000000
000001000000000000000010000000100000110011000010000000
000000000000001000000000000111101000001100111110000000
000000000000000001000000000000000000110011000000000000
000000000000010001100110000000001001001100111100000001
000000000110100000000000000000001100110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000001000000
110000000000011000000000000000001001001100111100000000
100000001010100001000000000000001101110011000000000001

.logic_tile 2 6
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010010
011000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000001010000000000000000001001110011000000000000
000000000001010000000110010000001000001100111100000000
000000001110000000000010000000001101110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000001011001100000000000001001001100111100000000
000000000110000001000000000000001100110011000000000010
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000000000000000000101101000001100111100000100
100000000000000000000000000000100000110011000000000000

.logic_tile 3 6
000000000000101101100011110111101110110000100000000000
000000000000001111000011010001111101010000100000000000
000000000000001011100000010000011101010000110000000000
000000000000000101000011011111011110100000110000000000
000001000100000011100110111111001011010111100000000000
000010000000000000100010100111111100001011100000000000
000000000000000001000000010101101111010000110000000000
000000000000000000000010100000011101010000110000000000
000000000000000000000010001011001000000110100000000000
000010000000000000000010001001111011001111110000000000
000000000000001000000110000001011000010111100000000000
000000000000001111000011110001111001000111010000000000
000000000000000000000111011101101000010111100000000000
000000000000000000000111001001111010000111010000000000
000000000000001101100000011001111000010111100000000000
000000000000000001100010000001011001001011100000000000

.logic_tile 4 6
000000000000000111100011101101101010010100000000000010
000010000110000000000111100011011100001000000000000000
000010000000001000000110001101011100110000100000000000
000000000000001011000010111101111101010000100010000000
000000000000001101000110101101001001010000100000000000
000010000100000101000010111111011110000000100010000000
000000000000000101100011110001101111000010000000000000
000000000000000001000011100111111111000000000000000000
000000000001010000010010001011011101100000000000000000
000010001010101111000000000101111101101001010000000000
000010000001011001000111110001001010100000110010000000
000000000000100001000011000111101000000000110000000000
000000000010000000000010101001111111010100000000000000
000010000000001101000100001111101011000100000000000000
000000000000001001000010000000011001110000000000000000
000000000000000011000010110000001100110000000000000000

.logic_tile 5 6
000010000000001000000110101000000000100000010110000000
000010000000000001000100000101001000010000100000000100
011000001000001111100000000001111100101000000010000000
100010100000001111000010111101010000010110100000000000
010000000001000001000111110001011000000001010000000000
110000000000110000000110001011100000101001010000000000
000000001000000101000011100111000001100000010100000000
000000000100000000000010100000101011100000010000000000
000010000000100001000110001000000000010000100001000001
000000000111000000100110010101001000100000010000000000
000000000000100011100000010000001010000000010000000000
000000000000000000100010011111001100000000100010000000
000001000000000000000110000000011010000000110000000100
000000000100010000000011110000011111000000110010000000
110001000000100000000000001001111010000000010000000000
100000000000000000000000000011111101100000010000000001

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000110100000000011100110010111101110101100000000000000
000011100000000111100010000001101001011111110000000000
000000000000011011100111100001011110110101110000100000
000000000000100001100000001001011110100101010000000000
000000000000111011100011111011111101100110110000000000
000000000000010011000011011011101100010110110000000000
000000000000001001100000001011111101101110100000000000
000000000100001111000011111101101010101101010000000000
000000001110001000000000000111001010000110100000000000
000010000000001111000000000011101111001111110000000000
000000000000000011100011000111111100101110000000000000
000000000010001011100111001101011000011111100000000000
000000101100000000000010001001111000000001000000000000
000001000000000001000111100001011010000010100000100000
000010000000000001000111000101101011101100100000000000
000001000000001001000110010111011110011110110000100000

.logic_tile 8 6
000000001101001001000000010011011111010111100001000000
000000000000101001100011000101011100001011100000000000
000000000000001001100111111001001101111111110000000010
000000000000000111000111101101011101111001010001000000
000000000110101011100110000001011101111110110010000000
000010001011001111000000001101011000111001110000100000
000000000000000111100010011101101000010111100000000000
000000001000001111000010000101011101001011100000000000
000001000000000111000111111001111101111110110010000100
000010100000000000000011111101011101110110110000000000
000000100000000001000010110111011011000110100000000000
000001000000001111110111100101101100001111110000000000
000010000110000101100111001111100001010110100000000000
000001001100000000000110011111001110001001000000000000
000010000000001001000111111111011000101110000000000000
000001000000001111000111111001011111011111100000000000

.logic_tile 9 6
000000001100101000000000000111001111110001110000000000
000000000001000001000000000000011001110001110011000000
011000000111000111100110000000011010000100000100000000
100000000000100000000010100000000000000000000000100000
010000000000010111100000000111111010111110110010000000
100000000000100011000000000111011111110110110001000000
000000001000000111000010111000000000000000000100100000
000000100000000000100011101001000000000010000000000100
000001000000000000010011001101011000000110100000000000
000000001011011111010100000111001100001111110000000000
000000001110000000000000000001000000000000000110000010
000000000000000000000000000000000000000001000000100000
000000100000101111000010000000000000000000000100000010
000001000000011111000110010101000000000010000001100000
110000000000001111000000000000011010111101000000000001
100000000100000001100000001011011111111110000000000000

.logic_tile 10 6
000010000001010000000000000000000000010110100000000000
000000000000100000000010011001000000101001010000000000
011000000001011111100000001101000000111111110110000000
100000000000001011100000001101100000101001010000000000
000000000000000101000010110101011111100001010000000000
000000000000000111000111100011001110100000000000000000
000000000000100001100000011001101110100011110000000000
000000000000010000000011011011001110101001010000000000
000000001101001011100000000000001100000011110000000000
000000000001100111000000000000000000000011110000000000
000000000000000000000111001001101000100011110000000000
000000000000000111000100001111011110101001010000000000
000010100001000001000110011001101010111110100100000001
000001000000100111100010000101011010111101110000000000
000000000000101101000000001011101110110011110100000000
000000000001001011000011110001011111111011110000000001

.logic_tile 11 6
000000000000001111000010100111100000000000001000000000
000000001010000101000000000000001101000000000000001000
000000100010001101000010100001001000001100111000000000
000000000010000101000000000000001101110011000000000000
000000000000000011100000000001001001001100111000000000
000010000000000000100000000000101100110011000000000010
000001000001010000000011100001101000001100111000000000
000010000000000101000010100000001000110011000000000010
000010000000000000000111110101101000001100111000000000
000000000000000001000110110000001100110011000000000010
000000000000001000000000000101001001001100111000000000
000000001110000111000000000000001011110011000000000010
000000000000010111000000000001101000001100111000000000
000000000000000000100000000000101110110011000000100000
000000000000000000000000000101101001001100111000000000
000000000000000001000000000000101000110011000000000100

.logic_tile 12 6
000000001010000101000011101001011010100000010000000000
000000000000000000100100001101111100010000010000000000
000001000000000000000110010101011000101000000000000000
000000100000000000000011100001011111100100000001000000
000000000000001101100000000111001101100000000000000000
000000000110000001000000001011101001110000100000000000
000000000000000000000010100111101110100000010000000000
000000000000000000000011100111111101010000010001000000
000000000000001101000111111001100001101001010000000000
000000000000000111100111000011101110101111010001000001
000000000000100000000000000101101110100000010000000001
000000000001011001000000001001111101100000100000000000
000000001000001111000010000101000001101001010000000100
000000000000001001000110000111001110101111010011000000
000000000001000001000011001111101100100000000000000000
000000000000000000100000001101101110111000000000000000

.logic_tile 13 6
000000000000101000000000000000001000000100101100000000
000000000000010001000000001101001000001000010010010000
011000100000000000000110010101001000010100001110000000
100000000000000000000010000101000000000001010000000000
000100000001011001100010010101001000010100001100000000
000000000100001111000010001101100000000001010000000010
000000001001001000000000000000001000000100101100000000
000000000000000001000000000101001101001000010000000000
000010000000000000000110000101101000010100001100000000
000001000000000000000000001101000000000001010010000000
000000000000000001100000000000001001000100101100000000
000000000010000000010000000101001100001000010010000000
000000100001000000000000000000001001000100101110000000
000011100000000000000000001101001001001000010000000000
110000000110000000000000001101001000010100000100000000
100000000000000000000000001001100000000010100000000010

.logic_tile 14 6
000000000000001000000000000000001000001100111100000000
000000000110000001000000000000001000110011000010010000
011000000110101001100000000000001000001100111100000000
100000000001000001000000000000001100110011000010000000
000000100000000000000000000111001000001100111100000000
000010101010000000000000000000100000110011000010000000
000000000000000000000110000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000001000000000001100110000000001001001100111100000000
000010101110000000010000000000001000110011000010000000
000000000000010000000000000000001001001100111100000000
000000000000000000010000000000001000110011000000000010
000000000000100000000000010111101000001100111100000000
000000000001010000000010000000100000110011000010000000
010000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000010000000

.logic_tile 15 6
000000000000000000000111100000001000111100001000000001
000000000000000000000100000000000000111100000010010000
000001000000000000000000000000001100000011110000000000
000000100000001111000000000000000000000011110000000000
000000001000000000000000000001000000010110100000100000
000000000000000000000000000000100000010110100000000010
000000000001000000000000010000000000010110100000000000
000000000000100000000011111111000000101001010000000000
000000000000001000000000010000000000001111000000000000
000001000000000111000011100000001101001111000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000100000000000011000000000010110100000000000
000000000101001111000011110001000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000

.logic_tile 16 6
000010100000001000000000000101101001100000000000000000
000000000000000101000000000000001111100000000000010000
000000100000000000000000010001011111000010100000100001
000001001000000000000011110101001010000000010011000000
000000000000001000000000000000000001001111000000000000
000001001000000001000000000000001001001111000000000000
000001000000101000000000000011000000010110100000000000
000010100000011011000000000000100000010110100000000000
000000000000001000000000000000000001001111000000000000
000000000000000111000011110000001100001111000000000000
000000000000000000000000011000000000010110100000000000
000000000000001111000011101111000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000001000000000000000000011000000101001010000000000
000000000001000001000011110011100000010110100000000000
000000001000100000000111110000100000010110100000000000

.logic_tile 17 6
000000001100000111000000000101100000000000001000000000
000000000001000000000000000000001011000000000000010000
000000000000001000000011100101100000000000001000000000
000000000000001111000100000000001111000000000000000000
000000000110100011100111000001100000000000001000000000
000000000110000000100000000000101100000000000000000000
000000001100001111100000000111100000000000001000000000
000000000000000011000000000000001000000000000000000000
000001100000100001000000000111000000000000001000000000
000001000001011101100000000000001110000000000000000000
000001001100000001000000000001100001000000001000000000
000000100000001101000000000000001111000000000000000000
000000000010100111000000000011100000000000001000000000
000010001011000101100010110000001010000000000000000000
000000000000000101000000000011100000000000001000000000
000001000000000000100010110000001100000000000000000000

.logic_tile 18 6
000000001110000000000011101000000000000000000100100001
000000000000000000000110001111000000000010000000100000
011000000000000000000000000011000000000000000100100000
100000000000000000000000000000000000000001000001000000
010011000000000111100000000000000000000000000000000000
010011000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000101001000000000000000000000000000000000000
000000000111010000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000000000001
110000000000000000000011100000001010000011110000000000
100000000000000000000000000000000000000011110000000000

.ramt_tile 19 6
000001000100010000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 6
000000000001000000000000001000011000000000010000000010
000000000100100000000000000001011101000000100000000101
011001000001010000000010100000011100000100000100000000
100010100000000101000100000000000000000000000001000001
110000100000000000000010100101000000100000010000000001
110001000000000000000011101011101011000000000010000100
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000011111101101000110000000000
000000000000000000000010000000011100101000110000000000
000000000000000111100010100011001010001000000010000110
000000000000000001100000000000111011001000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010101000000000000000000000000000000000000000000000

.logic_tile 21 6
000001000000011000000000001001101110000000010100000000
000010000000000001000000000011001000000010110000000010
011000000000001111100000010000000000000000000000000000
100000001000000111000010000000000000000000000000000000
000000000000000000000000000001101101101111010000000000
000000001110000000000000000011001000010111110000000000
000000000000001000000000001000011100111101010000000000
000000000110000111000000000101010000111110100000000100
000000000000001101100000010111011001010000000100000000
000000100000000101000010000111001100010010100000000010
000000001011011000000010100000000000000000000000000000
000000000010000001000110100000000000000000000000000000
000001000001011101000000001000011111000111000000000000
000010101000100101000000001011011110001011000000000000
000010000000000101100000000001101101000111110100000001
000000001010100000000010000000111101000111110010100001

.logic_tile 22 6
000000000000100000000011100001000001111001110000100000
000000000001000000000000000000101001111001110011100001
011000000000000000000110101000011000101000000000000000
100000000000001101000010111001000000010100000000100000
000000000001000000000010110011000000000000000000000000
000000000100000000000110000011000000101001010000000000
000000001110000011100110000101111100001111110000000000
000000000000000101000011101001101011000110100000000000
000000100001011101100000001000011010100001010000000000
000001000000000001000000001011001011010010100000000000
000000100000001000000110101000011000000001010000000000
000000000010000101000010101001000000000010100000000000
000000000001000000000000000011101101000111110100000000
000000000000000000000000000000101100000111110010100010
010000000001000000000000001000011000010100000000000000
110000000000000000000000001101010000101000000000000000

.logic_tile 23 6
000000000001011000000110101101001011111001010100000000
000000000000000101000000001111101010110000000010000001
011010000000000101000000001111001011101001010000000000
100001000000000000000010110011111000000000010001000000
000000000110001000000010110000001001100011110100000000
000000001010000001000010101011011010010011110001000001
000000000001000101000000011111101010001000000000000000
000000000000000111100010101101011101010110100000000000
000000100000000000000110111101011111111001010100000000
000001001110000000000010001001011100110000000000000000
000000000001001001100000000000000001000000100100000000
000000001000000001000000000000001010000000000000000000
000000100001010001100110000000000000000110000000000000
000001000000000000000010110001001110001001000000000000
000000000100000001100110011111111000111001010100000000
000000000000000000000010001111111111110000000000000000

.logic_tile 24 6
000000000000000000000011110101111101010000100000000000
000000000000000001000010101011111011000000010000000000
011001000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001010001111100000000111000000100000010000000000
000000000000000101100000000000101010100000010000000000
000000000000010001100110000111000000000000000100000000
000000001100000000000011110000100000000001001000000000
000001100000000000000000011111001000011100000000000001
000011000000000000000010001111011000000100000000000000
000000000001001000000011100011100001011111100000000000
000000000100000111000000000000001000011111100000000000
000000000000000000000110000000000000000000000000000000
000000000110000001000111110000000000000000000000000000
010000100001010000000011100000001000000011000010000000
110000000000000000000000000000011010000011000000000000

.dsp1_tile 25 6
000010100000000000000000000000000000110000110000001000
000101000000000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001100110011000000010000
011000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000000100000
010010100000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000100000011000010000000000001000001100111100000000
000001000000000001000000000000001101110011000000000001
000010000000001000000110000101101000001100111100000010
000000000000000001000000000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000001
000000100000000001100000010111101000001100111100000100
000001000000000000000010000000100000110011000000000000
110000000000000000000000010000001001001100111100000000
100000000110000000000010000000001101110011000000000001

.logic_tile 2 7
000000000100000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010100
011010000000010001100000000111001000001100111100000000
100000000000100000000000000000000000110011000010000000
000000000000100000000000000111001000001100111100000000
000000000001010000000000000000100000110011000000000100
000010000000011000000110010000001000001100111100000000
000000000000000001000010000000001101110011000000000100
000000000000001000000110000101101000001100111100000010
000000000000000001000000000000000000110011000000000000
000010000000010000000000000000001001001100111100000000
000000001010000000000000000000001000110011000000100000
000000000000000001100000010101101000001100111100000000
000000000000000000000010000000100000110011000000000001
110010000000000000000000000101101000001100111100000100
100000000100000000000000000000100000110011000000000000

.logic_tile 3 7
000001000000001001000010101001011011101000000100000000
000000000000001111100110100101101111011101000000000000
011000000000000000000111000001011011101001000010000000
100000000000000000000011100001011110000110000000000000
000010100000001001000000001001100000001100110000000000
000000000000011011000010111011101111110011000000000000
000000100001001001000011101011011010110000000110000000
000001001110100111000100001011101111110001010000000000
000010000100000000000000011101000000010000100000000000
000000000000001001000010001001001001110000110000000000
000000000000000000000010010011101100000000000000000001
000000000000000000000110101101111001000001000000000000
000100100000000000000110011101001111110000000100000000
000001001010001001000011101111101010111001000000000010
110010100000001000000010011011001010111110100010000101
100000001010000001000011011111000000010110100001000110

.logic_tile 4 7
000000000011010101000000000111111000000010000000000000
000000001010001101100010110111001001000000000000000000
011000000000000001100111001101111000110000000100000000
100000000110001101000011110011111101110110000000000000
000010100000000111100010111101011000000110100000000000
000010000000000000100011100111111000001111110000000000
000000000000000101000011100001101101101001000000000000
000000000000001111100010100011011011000110000001000000
000110100000000111000110111101101101101001000100000000
000100001010000000000111111111011011101010000000000010
000000000000000101000111010011111011100000010100000000
000000000000001101100110001011011111010001110000000010
000000000101001001100000000011011101101011010100000000
000010000110100001000000000101111101000010000000100000
110000000000001001000010100101011010100000000000000100
100000000000100001100110010111101000000000000000000000

.logic_tile 5 7
000000100101000111000000000000000001000000100100000000
000001000101110000100011110000001010000000001000000000
011000000000001001100000010000011100000100000100000000
100000000000001111000011100000000000000000001001000001
010000000001000101100010100111001010010100000000000000
010000000100100000000010110000010000010100000010000001
000000000000000111100010110001101010010111100000000000
000000000000001101000111000001101110001011100000000000
000010100000001001000010101101101010000010000000000100
000000000000000011010100001101011011000000000000000000
000000001111000000000000000011000000000000000100000000
000000000100001001000000000000000000000001001000000000
000001000000001000000110001011011001000110100000000000
000010100100010001000000000001101001001111110000000000
110000001110000000000000000111011011000000000000000000
100000000000000000000000000011101011001001010000000001

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000100000000000000000000000000000
000100000000000000000000000000000000000000
000100000100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000010000001010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 7 7
000000100000000001100111100101111000000000010000000000
000001000000010111000100000000111101000000010010000000
000000000000010001100111100111011110111111100000000000
000000000000000000000111111011101001010110000000000000
000000000101011011000110001011011001010100000001000000
000000000000000011000011110101001100000100000000000000
000000001110000111000111011111111010110011110000000000
000000000000000000000011101011011101100011010000000000
000011101110101111100011000101011110101100000000000000
000001000110011011000111100011001011101111110000100000
000000000000000011100111000111111100010111100000000000
000000001110000001000110011101111110000111010000000000
000010001110000000000111001001011110110101100000000000
000000000000000001000000001001001000110110010000100000
000000000000001011000011100000001011001100000010000010
000000000000000111000000000000001100001100000000000011

.logic_tile 8 7
000000100000100111100000010001001100110111110000000000
000000000001001111100011101101001100100001010000000000
000001000000001000000110111111111010111101000000000100
000010101100000001000011110101001101010111010000000000
000000000110011011100111111111111110000110100000000000
000000000100000001000010001111101000001111110000000000
000000001110000111100011100001101100101110000000000000
000000000000001111100000000001101110011111100000000000
000000000000000001000110001111111110010111100000000000
000000000000101111100000001101101111001011100000000000
000001000000010101000000000101011101111111110010000100
000000100000100001100010011101011001111001010000000000
000000000010000000000111101111011001101111010001000000
000000000100010001000010010011111000111111100010000000
000010000000000111000111000001011011101100100000000000
000000000000001001000011100101101100101101110000000010

.logic_tile 9 7
000000000000100111000111111011101111111111000110000000
000010100000000000000010000001011011111111010000000000
011000000000000001100000011001001111111111110100000000
100000000000000111000011101111101010011110100000000000
000000001100000111100111001001011111111110000000000000
000000000000001111000010000101001001011110000000000000
000000000000000001000110010011111100000110100000000000
000000001010000111100011000101101100001111110000000000
000010101010100111100010000111001100111110110000000100
000000000001011111000000001111011010111101010001000000
000000000000000011100000000011101100000011100000000000
000000000100000111000011100000001001000011100000000000
000001000101001011000110011001101010111110110000000000
000010000010001011100010101111011010111110100011000000
000000000001001000000010011101011011101111000000000000
000000000000000111000110100111101011010110100000000000

.logic_tile 10 7
000000000000000111000000010000001010000100000100000000
000000000100010000000011110000010000000000000011000000
011010001100000000000011100101100000010110100000000000
100011100000001001000100000000100000010110100000000000
010001000001000000000000000001111100101000010000000000
100000001010100000000010111011111110001000000000000000
000000000000000000000011100111111111110000010000000000
000000000000000000000000000011101001100000000000000000
000100100010000011100000010000000000010110100000000000
000001000110000000000010101111000000101001010000000000
000001000000000000000010010000011000000011110000000000
000000100000000000000010100000000000000011110000000000
000010000000000011100011111001011000101000000000000000
000000001000000000000111011011011001011000000000000000
110000000000000001000110100000000000010110100000000000
100000000000000000000000001111000000101001010000000000

.logic_tile 11 7
000000000000010000000111000111001001001100111000000000
000000000000000000000011110000001011110011000010010000
000010100000001111000110100001101001001100111000000000
000000001010001111100011100000001011110011000000000000
000000000001100101100000000001101000001100111000000000
000010100001010000000010000000001001110011000000000000
000000100000001101100111000101001000001100111000100000
000000000000000101000010010000001011110011000000000000
000000000010000011100000000001001000001100111000000000
000000000000000001100000000000101100110011000000100000
000000000000000000000000000101101000001100111000000000
000000000110000000000000000000001100110011000000000000
000000101110000000000000000101101001001100111000000000
000001000000001101000000000000001111110011000000000000
000001000001110000000010000001101001001100111000000000
000000100001010000000000000000101001110011000000000000

.logic_tile 12 7
000000000000001011100000000001000001000000001000000000
000000000000000011100000000000001000000000000000000000
000001000000001111000000000101001000001100111000000000
000010100100101011000000000000001010110011000000000000
000000000000000111000000010101001001001100111000000000
000000000110101001000011110000101110110011000000000010
000001000001000001000111100101101001001100111000100000
000010100000100000100100000000101000110011000000000000
000001000000000111100000000011101001001100111000000000
000010100000000000100000000000101100110011000000000010
000000001010000000000111100111001000001100111000000000
000000000000000001000000000000101110110011000000100000
000000000000001000000011100011001001001100111000000000
000000000000000011000111110000001010110011000000000010
000000000000000001000000000001001000001100111000000000
000000000010000000000000000000001111110011000000000010

.logic_tile 13 7
000010000000000000000000010101000000000000001000000000
000000001010000000000011100000100000000000000000001000
011000000000001111000010100101100001000000001000000000
100000000000000001100100000000001001000000000000000000
010000001100000000000011100000001001111100001000000000
110000000000010001000010110000001010111100000000000000
000000000000000001000110000101100000000000001000000000
000100000001010000000000000000101010000000000000000000
000010000000000000000000010111101001111111110100000000
000000001100000000000010000111001000110111100000000000
000000000000000000000000000001000000010110100010000000
000000100000100000000000000000100000010110100000000000
000000001000000001000000000001100000010110100000000000
000000000100000000000000000000000000010110100001000000
110000000001110000000000001101101101001111100100000000
100000000000001001000010001111111110101111000000000000

.logic_tile 14 7
000000000000100000000110010111001000001100111100000000
000000000101000000000010000000000000110011000000010010
011010100000001000000000000111001000001100111110000000
100000000000000001000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000010000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000100000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000101001100000000111101000001100111100000000
000000000111010001000000000000100000110011000010000000
010000001110000001100110010111101000001100111100000000
000000001010000000000010000000100000110011000010000000

.logic_tile 15 7
000000000000000000000000000000011100101000000000100000
000000000000000001000010000111010000010100000000000000
011000000000000000000010000001001011011100000000000000
100000000000000000000100000111011110001000000000000100
110000000000000000000010001011011001100000000000000000
110001000000000000000100001011111010110100000000100000
000000000001010001000111100000001000000011110000000000
000001000100000000000010000000010000000011110000000010
000010100000000000000111000011100000010110100000000000
000000000000000000000100000000000000010110100010000000
000000000001000101000111010000011010000011110000000000
000000000000100000100011000000010000000011110000100000
000000000000000001000111100000011010000100000100000000
000000000000000001000000000000010000000000000010000000
110010000000000001000000001111100000101001010000100000
100000000000000001100000001011000000000000000001000000

.logic_tile 16 7
000000100000000000000000001000000000010110100000000000
000001001000000000000011100011000000101001010000000000
011000000000000000000000000000000000000000100100000100
100000000000000000000000000000001100000000000000000101
010000100000000000000000010000001110000011110000000000
010011000000000000000011000000010000000011110000000000
000000000000100000000000010000000001000000100100000000
000000000001000000000011000000001011000000000000100011
000000000000000111100000010000000001001111000000000000
000000000000000000100011100000001101001111000000000000
000000000000000000000000010000000001001111000000000000
000001000110001111000011100000001111001111000000000000
000010001110000000000000010000000000010110100000000000
000000000000000000000011111011000000101001010000000000
110000000001000000000000000000000000000000100100000000
100000000000100000000011110000001011000000000010000010

.logic_tile 17 7
000000000000010111000000000011000000000000001000000000
000001001100000111000010110000001000000000000000010000
000000000000000000000000010111000001000000001000000000
000000000000000000000011100000001110000000000000000000
000001100000000000000000010111100001000000001000000000
000001001010000000000011110000101110000000000000000000
000000000001010000000000000011100000000000001000000000
000000000000001111000011100000101011000000000000000000
000000000000001101000000000111000001000000001000000000
000000000000100111100000000000101111000000000000000000
000001000001000000000000000011000001000000001000000000
000010100000100000000010110000001011000000000000000000
000000000000000111000000000101100000000000001000000000
000000000100000000100011110000001001000000000000000000
000001100000010101000010100001100000000000001000000000
000010100001001101100111100000101000000000000000000000

.logic_tile 18 7
000000100000000000000000010000001010000011110000000000
000000000000000000000011110000000000000011110000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000100000001000000000000000000000000000100100000001
000000000000001011000000000000001110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110100000000000000000000000000000000000000000

.ramb_tile 19 7
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 7
000000000000000001100111001101011110011111100000100000
000000000000000000000000000001111111101111100000000000
011000001001010000000000001011100000010110100000000000
100000000100000101000000001111000000000000000000000000
010010000000010111000011110111101100100011110010100000
110000000000000000000011100000011010100011110000000000
000000000000000001000110001000001010101111000000000000
000000000000000111000000000101001101011111000000100000
000001000000000000000111000001001010001111010000000010
000010100000000000000100000000011111001111010001000000
000000001100001001000000001101111010010100000000000000
000000000000000101100000000011100000010110100001000000
000000001001000000000111000000001110000100000110000000
000000000000100000000110100000010000000000000000000000
110000000000000000000000010000000000110110110010000001
100000000000000111000010101011001001111001110010000110

.logic_tile 21 7
000000001010000101100000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
011001000000000001100000000000000001000000001000000000
100010100000000000000000000000001000000000000000000000
010000000000100101100111110101001000000001011100000000
110000100001000000000110000101100000010100000000000000
000000001110000000000110000111001000010000010100000000
000000000110000000000000000000101000010000010000000000
000000000000000000000000000001101011000001000000000100
000000000000000000000000001111011011000000000011000000
000000000000000000000110001111111011110100000100000000
000000001111000000000000000111011111110001000000000000
000001000000000000000110000101011000000010100000000000
000010100000000000000000001111100000000000000010000000
110000000000101001100000010111101111001111000100000000
100000000001010001000010001101011101000111000000000001

.logic_tile 22 7
000010100000000000000110001001101011000110000000000000
000001000000000000000000001001011101000100000001100100
011000000000001101000000011000001011111001010100100000
100000000000000001000011010101001100110110100000000000
000000000000100001100000010101011101111000110100100000
000000000000000000000010000000101101111000110000000000
000000000000000111000111100000011111111100010110000001
000000000000000101100010111001011100111100100010100001
000010000000000111100000011000000000010000100000000000
000001000000000000010010100101001110100000010000000000
000000001110000101100111010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000010011100010001011111011000000010000000000
000000000000000000000100001101111000010000100000000000
000010000000000000000110011011001110101000010000000000
000000000000000000000010101111111100000000000000000000

.logic_tile 23 7
000000000000000000000110100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000000000000001111011101010111100000000000
100000000000000000000000000101001110000111010000000000
000010100000001000000000010101011011000100000100100000
000001000000001011000010000011101110101000010000000011
000000000000000000000000000111011110011111110000000000
000000000000000001000000001001111010101001110000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000011011110010100000000000000
000000000000001001100000000000000000010100000000000000
000000000000010111100010000000000001000110000000000000
000000001110000000000000000011001110001001000000000000
000000001100001001000011100011000001111001110000000000
000000000000001011000000000000001100111001110000000001

.logic_tile 24 7
000000000000001101100110101101011111010111100000000000
000000000000000001000000000101111111101011110000000000
011000000000000011100000001001000000010110100100000000
100000000110001001100011110111000000111111111000100000
010000000000000111100111110000000000000000000000000000
110000000000000101000010100000000000000000000000000000
000000000000000111000110001101111100101111000100000000
000000000000000000000000000001011010111111001000000010
000001100000001000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000000000000000000000000000011011010111111110100000000
000000000110000000000011111001011000111111011000100000
000001000000100000000000010000000000000000000000000000
000000000000010000000010010000000000000000000000000000
010001000000000000000010000101011000010000110000000000
010000100000001001000111110000011111010000110000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000100000000000000000000000110000110000001000
000000000101000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010001
011000000000000000000000010111001000001100111100000000
100000000000000000000010000000000000110011000000000000
010000100000001000000000010101001000001100111100000000
000001000000000001000010000000100000110011000000000000
000010100000001000000110000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000010001100000000000001001001100111100000000
000000000000100000000000000000001100110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000101101000001100110100000100
100000000000000000000000000000100000110011000000000000

.logic_tile 2 8
000000000000000000000000000111001000001100111100000000
000000000000010000000000000000000000110011000000010001
011010100000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000010000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000100000001001100110000101001000001100111100000000
000001000100000001000000000000100000110011000000000000
000000000001000001100000010101101000001100111100000000
000000000100100000000010000000000000110011000000000000
000000000001010000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000100001000000000000111101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000000000000000010101101000001100110100000100
100000000000000000000010000000100000110011000000000000

.logic_tile 3 8
000000000001010000000000000101100000000000001000000000
000000000000000101000000000000100000000000000000001000
000000000000001000000000000101000000000000001000000000
000000000000001001000010100000101100000000000000000000
000010000000100001100010100011001001001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000001100000010001001000001100111000000000
000000000000000000100010010000001100110011000000000000
000110000000000001000000010011001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000100001010000000000000011001000001100111000000000
000001000000000000000000000000001101110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 4 8
000000000000000000000110000111001011100000010100000000
000000000000001101000010110111011010100010110000000000
011000000000000101100000011001011101000010000000000000
100000000000001101000010101101001111000000000000000000
000000000000001000000000010111001111101000100100000000
000000000000000001000011101011101001101000010000100000
000000000000001011100110100011001101100000010100000000
000000100000000101100010111011011100100010110000000000
000010000100101000000010110011101011101001110100000000
000000001010001101000111000011111110000000010000000000
000000000000001001000111000001011000000010000000000000
000000000000000001000110110101101001000000000000000000
000001000100001101000111000101001111101000100100000000
000010100100001101100011101111101101010100100000100000
110000000000000101000000011101111001000010000000000000
100000000000000000100010000001111010000000000000000000

.logic_tile 5 8
000010000000000000000000001001111110110011110000000000
000010000010000101000000001011101100010010100000100000
011000000000000101000110000000001010110000000100100001
100000001010000000000000000000011100110000000000000000
110000000001010101000010110000001010101000000100000000
110010000000000000000110000001010000010100000010000000
000000000001000000000000001000000001010000100010000000
000000000110100000000000000001001111100000010000000000
000000000000001001100000000000011110110000000110000000
000000000000001101000000000000001100110000000000000010
000010000000000000000111111101000000000000000000000000
000000000000010000000110111011000000010110100000000001
000000000001000000000111000111111000101000000100000000
000000000000000000000000000000100000101000000000000001
110000000000001000000000011000011100101000000100000000
100000000000000001000010001001010000010100000000000011

.ramt_tile 6 8
000001000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010001100010000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000001010001011100000000101100000000000001000000000
000010000000000011100000000000101111000000000000000000
000010000000010011000000000111001000001100111000100000
000000000000100000000000000000001000110011000000000000
000001000000010000000010010001101000001100111000100000
000010100000100000000011110000001100110011000000000000
000000000000000001000000010001001001001100111000100000
000000001110000001000011100000001110110011000000000000
000001000000001000000000000111001001001100111000000000
000000000001111101000000000000101110110011000000000010
000000000000000000000111100011101000001100111000000000
000000000000000001000000000000001011110011000000000000
000000000000000111100111010101101000001100111000000000
000000000000000000000111100000001011110011000000000010
000000000000001001000000000101101001001100111010000000
000000000000001011000000000000001101110011000000000000

.logic_tile 8 8
000000000000000011100011100111111100111110110000000010
000000000110001001000111110011111001110110110001000000
011010000000101000000110001000011110111001000110000001
100000000001010111000000000011011101110110000001000010
110010100000000011100111100011001011110100010110000000
110010100000000001000000000000101101110100010011000000
000000000000000101000010000000011010110100010110100000
000010100000000001100010001011011111111000100000000001
000001000000100111100111111001001100010111100000000000
000010101011011001100011000101001011000111010000000100
000000000000001111000110001011011101010000100000000000
000000000000000011100111100111101001100000000000000000
000000000110110000000010000001001111010111100000000000
000000100110111111000111010001101110000111010000000000
000000000000000001000011011001101011010111100000000000
000000000000001111100010001101001010001011100000000000

.logic_tile 9 8
000100100000100101000011101111111000100000010000000000
000001000000000000000110010001111010101000000000000000
011000000000001111100110010011101100101111010000000010
100000000000001011100010001001101100111111100001000000
000000000110011101000000001101111001111111110000000000
000000000000000001000011110011101111111001010001000000
000000000000000101100111100001101001111000000000000000
000000000000001001000110000001011001010000000000000000
000010100000001101100000000101100001010110100000000000
000001001010000011000000000111001011001001000000000000
000000000000001011100111100011111000101011110010000000
000000000001000001100011100101111011110111110000000000
000001000000000001000000001111011111010111100000000000
000010101011011111100000001101001110000111010000000000
110001001110001001000010011101100001110110110100000001
100000100000001111100111001011001100010110100000000000

.logic_tile 10 8
000000000000001000000010001000000000010110100000000000
000000000111010011000011010101000000101001010000000000
011000000000001000000000000111011101010111100000000000
100000000110000001000000001001111011000111010000000000
110000000000000000000110100000001011101001110000000011
010000001000000000000011101101011110010110110000000000
000010100110100111000000010000001000101100010100000000
000000000001010000000011011011011111011100100010000011
000000000000100000000111101011101111100000000000000000
000000000000000000000111100011001111111000000000000000
000000001010000111000011001011111111101000000010000000
000000000110000001100110001111011100010000100000000000
000000000000001000000011100101011110110100110000000000
000010001100011011000111000000101000110100110010000011
000000000000000111000010001000011000111101000000000000
000000001000001001000010001011001011111110000000000010

.logic_tile 11 8
000001001101000000000000010111101000001100111000000000
000000000000000111000011100000101000110011000000010000
000000000001001000000111100111101001001100111000000100
000000000110001111000000000000001001110011000000000000
000000100100101000000011110101001000001100111000000000
000001000011010111000011110000101011110011000001000000
000000000000000111100000010001101001001100111000000000
000000000000000000100011100000001011110011000000000000
000001001001001000000111100111101001001100111010000000
000010000000001011000000000000001100110011000000000000
000000000001010000000011100011001000001100111000000000
000000001000000001000100000000001010110011000000000000
000010000000000000000000000011101001001100111000000010
000001000001000000000000000000101010110011000000000000
000000000000001001000000000001001000001100111000000000
000000000100100011000010000000101101110011000000000010

.logic_tile 12 8
000000000000001000000111010001001001001100111000000000
000000000100001111000011110000101001110011000000010100
000000000000000111100000010101001001001100111000100000
000000000000000000000011010000101100110011000000000000
000000000111000000000011110111101001001100111010000000
000000001100100000000011010000001011110011000000000000
000000000000000000000010000001001000001100111000100000
000000000001000000000111110000101110110011000000000000
000000000001010000000000000001101001001100111000000000
000000100000000000000000000000001110110011000000000010
000010101001010001000010000111101001001100111000000000
000000000100000111100000000000101011110011000000000100
000010100000000000000000000101001001001100111010000000
000000100000000111000000000000101100110011000000000000
000000000000000001000010000001001001001100111000000000
000000001110001001100000000000001101110011000010000000

.logic_tile 13 8
000000000000000000000000011000000000010110100000000000
000000000000000000000011101011000000101001010001000000
011000000001001000000000011000000000010110100000000000
100000000000000011000011100111000000101001010001000000
010000000001010000000010011101001110010111110100000000
010000000000000000000010001001110000000011110000000000
000001000001000000000010100101000000010110100000000000
000000001000000101000000000000100000010110100001000000
000010000000000111000000001111101100101001000000000000
000001000000000000110011110001101101100000000010000000
000100101100110001000000000000000001001111000000000000
000010100000010000010010000000001100001111000001000000
000000000000000000000000001101011011000010000000000000
000000000000000000000010101111101011000000000010000000
110000000000000000000110000111111000111110110100000000
100000000000001111000010001111111011111111010000000000

.logic_tile 14 8
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000010010000
011000001000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000010000000
000000100000001000000110010101001000001100111100000000
000001000010000001000010000000100000110011000010000000
000000000000000000000000000101001000001100111100000000
000000000000000000010000000000100000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000010000000000001100110011000010000000
000000000000001000000110000000001001001100111100000000
000001000000000001000000000000001000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000100000000000000000100000110011000010000000
010000000000000000000000011000001000001100110100000000
000000000000000000000010001011000000110011000000000000

.logic_tile 15 8
000000000000001000000110000000000000000000000000000000
000000000100010111000000000000000000000000000000000000
011000100000100000000110100001011100111011110000000001
100001000001010000000000001001001101110110110001000010
110000000001000000000010000000000000000000000110100000
010000000000000000000100001101000000000010000000100000
000000000000010000000000001011101100101000000010100000
000000000000100000000000000111100000000000000001000000
000000000000000000000010100000000000000000000000000000
000000100000001001000111100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000001001000000000001000000000010110100000000000
100000000000000111000000001001000000101001010000000001

.logic_tile 16 8
000010000000000111000000000000011110000100000110000000
000000000010000000000000000000010000000000000000000000
011000000000000000000000000011000000010110100000000000
100000000000001111000000000000000000010110100000000000
010000000100000111100111100000000000000000100100000000
110000000100000000100000000000001010000000000000000100
000010000000100000000000000001100000110110110010000000
000001000001010000000000000001001100101001010000000010
000010100000000111000000000000001110000011110000000000
000000001000001111000000000000010000000011110000000000
000000001100000000000000000011100000010110100000000000
000000000000001111000011110000000000010110100000000000
000000000000001000000000001000000000010110100000000000
000000101000000111000011111011000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000011100111000000101001010000000000

.logic_tile 17 8
000000000000000111000010000000001000111100001000000000
000010001010000000100000000000000000111100000001010000
011000000000000001100000000111111100111110100010000001
100000000000000000000000001001000000101001010000000000
110000000001000111100010000000000000010110100000000000
100000001000100000000000000101000000101001010000000000
000000000000100001000000000111100000010000100000000000
000000001111000000000000000000101111010000100000000000
000000000001010111000110100000000000000000000100000000
000000000001000000100011101101000000000010000000000000
000000000000000000000110001111011100010110110000000000
000000000000001001000100001011101101100010110000000000
000000000001100000000011110011011001000010100000000000
000010101010100000000011011011001010010010100000000000
000000000000000101100010000000000000000000100100000000
000000000000000000100100000000001000000000000010000000

.logic_tile 18 8
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010101110000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000111100000000001000000100100000000
110000000000000000000100000000001111000000000000000000
000000000000000001000000000011000000000000000000000000
000000000000000000100000001111000000101001010000000000
000000000000001000000111000000011000000000110000000000
000000000000000011000000000000001100000000110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010000000000000000000010000000000000000000000000000
000001000000000111000010000000000000000000000000000000
110000000000000000000111100000011010010110110010000000
100000000000000000000100001011001110101001110010100001

.ramt_tile 19 8
000001000000100000000000000000000000000000
000010100000110000000000000000000000000000
000010001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000
000001000100000000000000000000000000000000

.logic_tile 20 8
000000000000100000000000000000000000000000000000000000
000000001011010000000011110000000000000000000000000000
011010000000010000000000000101100000000000000100000000
100000000000000000000000000000100000000001000001000000
010000000000000000000000001000000000000000000100000000
010000001010000000000000000101000000000010000001000000
000010000000000111100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001111100000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011010000001010000000000000000011010000100000100000000
100000000000000000000000000000010000000000000001000000
110000001100100001100111000101100000000000000100000000
010000000000000000000100000000000000000001000000000000
000000001100001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001001010000000000000000000001110000100000100000000
000010000001010000000011100000000000000000000000000000
000010000000000000000000000000000000000000100100000000
000000100000100000000000000000001111000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000001000010000111000000000010000001000000
110010001010000001100000000101000000000000000100000100
100000000000000000000000000000100000000001000000000000

.logic_tile 22 8
000010001110001000000010111011001010100010000000000000
000000000100000101000110000111101110000100010000000000
011000000001010001100010100101100000000000000100000000
100000000000001101000100000000000000000001000000000000
010000000000001000000111100001101100100001000000000000
110000000000001111000100000011001111000000000000000000
000000000001001101100011101000000000000000000100000000
000000000000100101000100000101000000000010000000000000
000000000100001101000110100000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000001000000000001101111100100010010000000000
000000000000000011000000000111101110000110010000000000
000000000000100011100111001001011000100000000000000000
000000000001010101000000000001111001000000000000000000
110000000001001101100000000000000000000000000000000000
100000000100100101000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001101000000000000001000
000000001110010000000000000000001100001100111000000000
000000000110100000000000000000011111110011000011000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000101
000000001110000000000000000000001000001100111000000000
000000000000100000000011110000001110110011000000000100
000001000000000000000000000011101000001100111000000000
000000000000000011010010110000100000110011000000000001
000000000000000000000111100111001000001100111000000100
000000000000000000000100000000000000110011000000000000
000000001100000011100111000000001000001100111000000000
000000000000000111100111000000001111110011000000000101
000000100000000000000000000011001000001100111000000000
000001000000000000000000000000000000110011000000000011

.logic_tile 24 8
000010000000000011100110010111001011111000000000000000
000000000110000000100010001011001011110000000000000000
011000000000000011100000001000001000101011110100100000
100000000000000000100000000111010000010111111000000000
110000000000001101000011100101011101011100000000000000
110010000000001011100110011011001101111100000000000000
000000000000000101000111100111111010000100000000000000
000000000110000000100100001101101000001100000000000000
000010100000001000000011111000001010001000000000000000
000000000000000001000010011101001011000100000000000000
000000100000000001100000011011101010111100000000000000
000001000110000111000011000001001101101100000000000000
000000000000000111000111110001001110111110110100000000
000000000000001001100011110111111100110110111010000000
110000000000001001000111000000000000000000000000000000
110000000000000001000100000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000011001011000110100000000000
000000000110000000000010100011001100001111110000000000
000010100000000001000111101011101111000110100000000000
000001000000000101100110100011001010001111110000000000
000000000000000001100110011011001011010111100000000000
000000000000000001000010010101011100000111010000000000
000000000000001011100000010111011101010111100000000000
000000000000001001000010010011101011000111010000000000
000000000000100011100000010111000000001001000000000000
000000000001010001000010001011001001010110100000000000
000000000000001011100010010011111001110000100000000000
000000000000000011000110000111101001010000100000000001
000000000000001011100110100011111000000001010000000000
000000000000000011000100000101100000010110100000000000
000000000000000000000000000101011000000001010000000000
000000000000000000000000000111110000101001010000000000

.logic_tile 2 9
000000000010000101000111001111111001110000100000000010
000000000000000000000100001111111011100000010000000000
000000000000011111100010001111011000000110100000000000
000000000000000001100110010111011000001111110000000000
000000000010000011100010111001101000010111100000000000
000000000000000000000011011001111010001011100000000000
000010000001010101000111111111011111100001010000000010
000000000100100000000011111101101101000010100000000000
000000000000000000000110011001111000010111100000000000
000000000110000000000110001001011011000111010000000000
000010000000000001100111000001100001001001000000000000
000000000000000000100100001011001110101001010000000000
000000000000000001100111001101011110101001000010000000
000000000000000000100000001101101101000110000000000000
000100000000000001100110011001111011010111100000000000
000000000000001001000011000111101100000111010000000000

.logic_tile 3 9
000011000010000000000000000111001001001100111000000000
000000000000000000000000000000101101110011000000010000
000000000000000000000000000011101000001100111010000000
000000000000000000000000000000101010110011000000000000
000001000000001000000110000111101001001100111000000000
000000100000001001000100000000001101110011000000000000
000000000000001000000000010101001000001100111000000000
000000000000001001000010010000101100110011000000000000
000000000000000011100000010111101001001100111000000000
000000000000000000100011010000101101110011000000000000
000010000000000000000000000111001001001100111000000000
000000000000000000000011110000001010110011000000000000
000000000000001011100000010101101000001100111000000000
000000000000000101100010100000101101110011000000000000
000000000000001000000000010011001000001100111000000000
000000000000000101000010100000101110110011000000000000

.logic_tile 4 9
000101100000010001100110111001111010101000000100000000
000011100000000000000010100101101010011101000000000000
011000000000001101100110111111000000101001010000000000
100000000000000101000010100011100000000000000000000000
000000000000101101000111010011001011110100010100000000
000000000000000101100010100101001100100000010000000000
000000000000001011100010100001011110000010000000000000
000000001000001111100000001001111010000000000000000000
000000001101000011100111001011001010101101010100000000
000000000000100000000000000111011010000100000000000000
000000000111000001100000001001111001000010000000000000
000000000100100001000000000001101001000000000000000000
000100000001011000000110001011001100101001000100000000
000000000000000011000000000001101010101010000000000000
110000000100000001000011100101011010100000000000000000
100000000000000000100100000111111000000000000000000000

.logic_tile 5 9
000000101100000000000110011001111101010100000000000000
000000000000000000000011110001001110000100000010000000
011000000000111111100000001101011011000010000000000000
100000000000101011000011111111101101000000000010000000
010000000000000101000010111000011110001001010000000100
010000000000000000000010100011001100000110100000000000
000100000000011101000000000001100000000000000100000000
000000001010000011010010100000000000000001001000000000
000001000001010111100000001011011011010111100000000000
000000000100011111100010001111001101000111010000000000
000000000000001001100111000111001110000110100000000000
000010000000000001000110011001101011001111110000000000
000000000000000011100111000001000000000000000000000000
000000001010001111000100000101100000010110100010000000
110010000000001011100111110001101101011110100000000000
100000000000010111000110000111111011101110000010000000

.ramb_tile 6 9
000000000010100000000000000000000000000000
000011000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001001110000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000100100000000000000000010111001001001100111000000000
000000000000000000000011010000101101110011000000110000
000000000000001011100000000111101000001100111000100000
000000000000000011100000000000101110110011000000000000
000010000000000000000000000101101000001100111000000001
000000000000100000000011010000101111110011000000000000
000000000000001000000000010011001000001100111000100000
000000000000001111000011010000101011110011000000000000
000001000000000000000110100001101000001100111000000000
000010001110000000000110000000001001110011000000100000
000000000000000000000000000001101001001100111000000000
000000000000000111000011100000001111110011000000000010
000000100000010000000010010011001001001100111000000000
000001000000010001000011000000101100110011000001000000
000001000000000011000110110111101001001100111000000000
000010100100000000000111010000001010110011000000000100

.logic_tile 8 9
000000000000000000000010010111000000000000001000000000
000000000000000000000011000000001111000000000000000000
000000000000001001000000000111101001001100111000000000
000000000000000111100000000000101100110011000001000000
000100100000000000000000000001101001001100111000100000
000001000000000000000000000000001100110011000000000000
000000000110010000000000000001001000001100111000100000
000000000000000000000000000000101001110011000000000000
000000000000100000000010000011001000001100111000000010
000000001110010000000010000000101110110011000000000000
000010100001011001000000000001101001001100111000000000
000000000000101101100000000000001110110011000000000000
000110000000000001000010000111001000001100111000000000
000001000001011111100111100000101101110011000000100000
000000000000001111000011110111101001001100111000000000
000000000000001011000111100000001111110011000000100000

.logic_tile 9 9
000000100000000000000111010101000000000000001000000000
000000000100000000000011000000101101000000000000000000
000000000000000000000000000001001001001100111000000000
000001000000000000000000000000101110110011000000100000
000000001011010000000000010101001000001100111000100000
000000000000000001000010110000000000110011000000000000
000001000000000000000111000000001000001100111000000001
000000000000000000000100000000001110110011000000000000
000000000000000000000000010111001000001100111000000000
000010000100000000000011110000100000110011000000100000
000000101100000000000010000000001001001100111000000100
000000000000000000000000000000001101110011000000000000
000000000000001000000000010001001000001100111000000000
000001000000001101000010100000100000110011000000100000
000000000000001000000000000101101000001100111000000000
000000000000000101000000000000100000110011000000100000

.logic_tile 10 9
000001001000000111000000000101101110100000000000000100
000000001100000000100011110101111011111000000000000000
011000000000000101100010100000000000001111000000000000
100000000000000000100010100000001110001111000000000000
010010000001001111000110000000000001000000100110000000
100001001010101001100100000000001001000000000001000000
000100000000000001100000011000000000010110100000000000
000000000000000000100011100111000000101001010000000000
000000000111100000000000000000011000000011110000000000
000000001010111111000000000000000000000011110000000000
000100001110000000000000000000000001000000100110000000
000000000000000000010000000000001001000000000001000000
000011001011110000000000011001001110111000000000000100
000010001010000001000011000101011001010000000000000000
110001000000001000000000000101001100110000010000000000
100010000110001011000000000101001111010000000000100000

.logic_tile 11 9
000000000000101111100010010111001000001100111000000001
000000001010010111000011100000101110110011000000010000
000000000000000000000011100101101000001100111000000100
000000000000000000000111000000101010110011000000000000
000010100001011000000000000001001001001100111000000100
000000000110101111000000000000101101110011000000000000
000000100001100000000111010111001000001100111000000010
000001000111110000000111110000101110110011000000000000
000010000000000000000000000001101001001100111000000000
000000100110000000000000000000101001110011000000000001
000000000000000000000000000001001000001100111000000010
000000000000000000000010010000101000110011000000000000
000001000000011111000010000111101000001100111000000100
000000000000001111100010000000001000110011000000000000
000100000000000000000010001111101000110011000000000001
000000000000001111000000001101100000001100110000000000

.logic_tile 12 9
000000000000000000000000000101001001001100111000000000
000000001000000000000010000000001011110011000010010000
000000101010010000000000000111101001001100111000000000
000001100000100111000000000000101101110011000010000000
000010001010000000000000000111001000001100111000000000
000000000110000011000000000000001100110011000000000001
000000000000001000000111100011101001001100111000000000
000000000011011011000011110000101011110011000001000000
000001000001001000000010000101101001001100111000000100
000000000100000111000000000000001110110011000000000000
000000000000000000010011100111001000001100111010000000
000000000000000000000110010000101111110011000000000000
000000000010000000000011110111101000001100111000000100
000000000000101111000111100000101001110011000000000000
000000000000000001000010000001101000001100111000000000
000000000110000000000010000000001101110011000000000001

.logic_tile 13 9
000000000001010000000000000000001100000011110000000000
000000000100010000000000000000000000000011110001000000
000000001110000001000111000101100000010110100000000000
000000000000000000100100000000100000010110100001000000
000000000001000000000011000000000001001111000010000000
000000000000100000000000000000001110001111000000000000
000010000000000000000111100101000000010110100010000000
000000000100000000000100000000100000010110100000000000
000010000001000011100000000000011000000011110000000000
000001000000100000000000000000000000000011110001000000
000000001110000000000000000000000000001111000000000100
000000000000000000000000000000001111001111000000000000
000000000000000000000110110000000000010110100000000000
000000000100000000000111001111000000101001010010000000
000000000000000011100000001000000000010110100000000000
000000000000000000000000001001000000101001010010000000

.logic_tile 14 9
000010000000000000000000000000000000000000000000000000
000011001010000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000010000000000000001101100000010110100000000000
010000000000000000000000001011000000111111110000100000
000001000000001000000111100000001000001111110000000001
000000100000000001000000000000011111001111110000000000
000010100000000000000000010111000000000000000100000000
000000000000000000000010100000100000000001001000000000
000001000000000000000000010000011010000011110000000000
000010100000000000000010010000010000000011110001000000
000000000010000000000000010111111011101001000000000100
000010000110100000000010000000001101101001000000000000
110000000000000000000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000

.logic_tile 15 9
000001000000000000000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000010000000000000000000000000000000000000000
100000000100001001000000000000000000000000000000000000
010011101110000000000110001001000000101001010000000000
110010100000000000000100000001101111101111010000000000
000000000000001000000111100000000000000000000000000000
000000000100001111000100000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000110000000000000000000000000000000000010100010
000000000000000000000000000101100000000000000100000000
000001000000000000000000000000100000000001000000000011
000000000001000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000100000000000000110001000011000000011100000000000
000011000000010000000110011111001100000011010000000000
011000000000000011100000001011011111001111000000000000
100000000000000000000010010101011100000111000000000000
110010100010001001100000010000000001000000100100000000
110000001100000001000011010000001010000000000000000000
000000000000101111100000011101011100000010100000000000
000000000001011001000010011101011010000010110010000000
000000000010011001000110100000000000000000100100000100
000000000100000111000000000000001001000000000000000000
000000000000001001000000010011111000001011100000000000
000000000000000011000010001001011011010111100000000000
000000000000100000000010000011011100101000000000000000
000000000000000000000100000000100000101000000000000000
110000000000000000000011100000000000000000000100000000
100000000000000000000100000011000000000010000000000000

.logic_tile 17 9
000001000000000000000011110000000001001111000000000000
000000000000000000000010100000001101001111000000000000
011000000000000111100000000000000000001111000000000000
100000000000000000000000000000001011001111000000000000
010001000000000000000010000111000000010110100000000000
110000000000000000000111100000100000010110100000000000
000000000000000000000110100001000000000000000100000000
000000000110000000000010010000100000000001000000000000
000000000000100000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000011101111101111010110100000000000
000000001110000000000110110001111101100000000000000000
000000000000000000000010000000011010000100000100000000
000000000000000000000110110000010000000000000000000000
010010100000000000000110100000000000001111000000000000
100000000000000000000000000000001001001111000000000000

.logic_tile 18 9
000000000000000000000000000000011110000011110000000000
000000100000000000000011100000000000000011110000000000
011000000000000111000000000001100000000000000100000001
100000000000000000100011100000100000000001000000000000
010000000000000000000010000000000000000000100100000001
110000000000000000000110000000001001000000000000000000
000010000000000000000000000000000001001111000000000000
000000000000000101000000000000001100001111000000000000
000000000000001011100000000000000001001111000000000000
000000000000000011000000000000001100001111000000000000
000000001010100001000000000000000000001111000000000000
000000001011010001000000000000001111001111000000000000
000000000001000011100110100101101010000111010000000000
000010001110100000000110000111011100101011010010000000
010000000000100000000000001011001110001111110000000000
100000001010010001000000000001011100000110100000000000

.ramb_tile 19 9
000001000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000010000000111100000000000000000000000000000
100000000100101101000000000000000000000000000000000000
110000001000000000000000011111011110000111010000000000
110010100000000000000011110001011001010111100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001100000000000000000101101111001111110000000000
000000000000000000000000001001001100001001010000000000
000000000000000000000000000000000000000000000100000100
000001000100000001000000001101000000000010000000000000
000000001011001000000011001001101110000111010000000000
000000000001100011000000000001101001010111100000000000
000010100001010000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000

.logic_tile 21 9
000000000000000000000010011001001111001011100000000000
000010000000000000000111111001111010010111100000000000
011000000000001000000011110000000000000000000000000000
100000000100001001000010000000000000000000000000000000
010000001010000001100110000000000001010000100000000001
010000100000000000100100001101001100100000010000000000
000000000000000111000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000001001000000000000
000000000001010000000000000011001010000110000001000000
000000000000000000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000001001000010011000000001010000100000000000
000000001010000001100011000001001100100000010000000000
000000000000000000000111101111101110000110000000000100
000000000110000000000000001001101110010110000000000000

.logic_tile 22 9
000000000000100001000110101000001100010101010000000000
000000000111010000000010110011010000101010100000000000
011000100000100000000010100101100000111001110100000000
100001000001010000000100000111101111010000100000000010
110000001110011000000010110101001011010001110100000000
100000000001010111000110000000011101010001110000000000
000010100000000111100111011101001101000000010000000000
000000000000000000100011100011101011000001000000000000
000010100000101000000110111001011000000000110000000000
000001000001010001000010100101011001000000010000000000
000010100000100101100000000000000000000000100110000000
000000000101001111000010000000001001000000000000000000
000000000000001000000011100111100001101001010100000100
000000000000000101000111101011101011011001100000000000
000010000001111000000000011011001111110011000000000000
000000000111010101000011001111111110000000000000000000

.logic_tile 23 9
000000000000000101100000000001001000001100111000000000
000000000110000000000000000000000000110011000000010000
000000000000000000000000010011101000001100111000000000
000000000000000000000010100000100000110011000000000001
000000001000000000000000000000001001001100111000000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000011001000001100111000000000
000000000100000000000000000000000000110011000000000001
000010100000001011100000000111001000001100111000000000
000001000000000011100000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001001000010010000001111110011000000000000
000000000000000000000000000000001001001100111000000001
000000000000001101000000000000001100110011000000000000
000000000001010000000000000000001000001100111000000000
000000000100000000000010110000001100110011000000000100

.logic_tile 24 9
000000000000001011100110011011111100111110110110000100
000000000000000011100010001101011001110110111000000000
011000000000000000000000001101011111010111100000000000
100000000100000101000010011011101110001011100000000000
110000000000001111100010001001001100101000010000000000
010000001100000011100100000101011010101000000000000000
000000000000000011100111001101101110001001010000000000
000000000010000000100110111111001000010110100000000000
000000000000000000000010001000011011110111110100000000
000000000000001001000111111111011000111011111000100000
000000100001011111000010010011100000011111100000000000
000001000000001111000011001111101010001111000000000000
000000000000000111100000000011101110000110100000000000
000000001100000000100011010011111000001111110000000000
110000000000010111000010011001111000111111010100000000
010000000110001111100110000111101001111111001000100000

.ipcon_tile 25 9
000010000001000000000000000000000000110000110000001000
000001000100100000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000011000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000101100000000000111011001111010000110100000000000
000001000000000000000111010101001010001111110000000000
000000000000000011100111010001111000101001000000000000
000000000000000111000011011001011010000110000001000000
000000000000000011100010001101111010010111100000000000
000000000000000101100010000101101001000111010000000000
000000000000000111000111001101111010010111100000000000
000000000000000111000110001001101101001011100000000000
000000000000000011000010000001011010100000000000000001
000000000000000000000010001111101101101001010000000000
000000100000010000000000000101011011010111100000000000
000001000000000000000000001101111010000111010000000000
000000000000000000000110011000001101010000110000000000
000000000000000000000010110101001110100000110000000000
000000000001010001100000000101111011000110100000000000
000000000000000000000010001111011111001111110000000000

.logic_tile 2 10
000000000010001011100010000001001110010111100000000000
000010000000001011000000000001011111001011100000000000
000010100000001000000111010111001100010000110000000000
000000000000000111000010000000101010010000110000000000
000001000100101101000010001101111110001011110000000000
000000000000000101000100001111001011010111110000000100
000000000000000011100000001101011001011110100000000000
000000000000000111000010010111111101111101010000000001
000101000010000001000000000111011000000001010000000000
000100000000000001000000000101110000010110100000000000
000000000000001000000110101011111100011110100000000100
000000000000001001000110000111101001111101010000000000
000000000000001000000010001111011010000001010000000000
000010000000000001000010000001010000101001010000000000
000010000000011000000110000101101110000110100000000000
000000001100100011000100001111011100001111110000000000

.logic_tile 3 10
000000000001010001000000000011001001001100111000000000
000000000110000000000000000000101011110011000000010001
000000000001000000000011100001101000001100111000000000
000000000000100111000000000000001000110011000000000100
000010000000000000000000010111001001001100111000000100
000000000110000000000011110000001011110011000000000000
000000000000001111100011100101101000001100111010000000
000000000000000111000000000000101011110011000000000100
000001000000001000000010000001101000001100111000000110
000000000000000011000100000000101111110011000000000000
000000000000000000000000000011001001001100111000000101
000000001100000000000000000000001001110011000000000000
000000000010101000000111000101101001001100111000000000
000000000001001011000100000000001011110011000000000100
000000000000000000000000000101101001001100111000000100
000000001000000000000000000000001001110011000000000000

.logic_tile 4 10
000000000000001111000000011001101110101001010100000000
000000000100001011000010000111111111111111010000000001
011010000000000000000010111101000000101001010010100000
100000000000000111000011000011100000000000000001000100
000010100101000000000111001101111100010100000000000000
000010000110100101000110111001010000111100000000000000
000000100001000111100010100101111111010111100000000000
000001000000100001000110100001111011000111010000000000
000000000000101111000110001011001110000001000000000000
000000001010000001000000000001101000001001000000000000
000000000000000011110110000011001110101000000000000000
000000000000000001100000000000000000101000000000000000
000000000000100111100011100111001101000001000000000000
000000001010000001000110001001001010000010100000000001
000000000000000001100011000111111100000110100000000000
000000000000000000000100001101101010001111110000000000

.logic_tile 5 10
000010100001010111000000001101111011000110100000000000
000010000110000111100000001111101100001111110000000000
011000000000000111100010100101111001000110100000000000
100000000110000000100111110111111110001111110000000000
110001100000001111100110001011111000000001010000000000
110001000000000001100010110111001011010010100010000000
000000000000001111000011100001000000001001000000000000
000000000000001011000111100101001101010110100000000000
000011000000001001100111000000000000000000100100000000
000000000000011111000000000000001110000000001000100000
000000000000001001000000001011001010010111100000000000
000000000000001001000000001001001000001011100000000000
000011000001101111000111100101001101000100000000000000
000000000010101111100000000101101010001100000010000000
110000000000000001100110000000000000000000100100000100
100000000000001001000000000000001101000000001000000000

.ramt_tile 6 10
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000010000000000000000000000000000
000010000001010000000000000000000000000000
000000001010000000000000000000000000000000
000001001101010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 7 10
000000100000100000000010000001101001001100111000000000
000000000100000000000011110000101001110011000000010100
000011101100000000000111110101101001001100111000000000
000010100000000000000011010000001010110011000000000100
000000000010000000000111100011101001001100111000000000
000001000000000000000100000000001111110011000000000100
000000000001011011100000000011001000001100111010000000
000000000110001111100000000000101101110011000000000000
000110100000100000000010010001001000001100111000000000
000000000000000000000111100000101111110011000000100000
000000000000000011100000000001001000001100111000000100
000000000000000000100010000000101111110011000000000000
000001000000001000000111100111001001001100111000000000
000010001100100111000010000000001101110011000001000000
000000000000000000000110100101001001001100111000000010
000000000000001001000100000000101110110011000000000000

.logic_tile 8 10
000000000001010000000111100101001001001100111000000010
000000000000100000000000000000101000110011000000010000
000000100001000111000000000111001000001100111000000000
000001000000001011000000000000001001110011000000000100
000000000110000000000111100101101000001100111000000000
000000000000100000000110000000101011110011000001000000
000000000000001000000111010011101000001100111000000000
000000000000000111000111100000001111110011000000000001
000001000000000000000010000101101000001100111010000000
000010000000001001000110000000001101110011000000000000
000010100001010000000000000111101000001100111000000000
000000000100001111000000000000001101110011000001000000
000000000000010001000000000001101000001100111000000000
000000000000100000000010000000001100110011000000000010
000000000000000111000000000101101001001100111000000100
000000000000000001000000000000101110110011000000000000

.logic_tile 9 10
000000000000100000000000000111101000001100111000100000
000000000000010000000000000000000000110011000000010000
000000000000000000000000000011001000001100111000000010
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101001000001100111000100000
000000000000000000000011100000100000110011000000000000
000100000000010001100000000000001000001100111000000001
000000000001010000100000000000001111110011000000000000
000010000110000000000000010000001001001100111000000000
000000000001011111000011010000001010110011000000100000
000000000000000001000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000100
000010000000010000000010010000001000001100111000000010
000001000001010000000010110000001111110011000000000000
000000001110001000000000000011001000001100111000000100
000000000000001101000000000000100000110011000000000000

.logic_tile 10 10
000010001010000101000010100001100000000000001000000000
000000000000000000000000000000101111000000000000001000
000100000000000000000111110101000000000000001000000000
000000000000000111000111010000101011000000000000000000
000000000001000111100011100011100001000000001000000000
000000001000100111000110010000101111000000000000000000
000010001011000000000000010111100000000000001000000000
000000001110000000000011100000001010000000000000000000
000100001000010000000010000011000000000000001000000000
000100000000100000000100000000101010000000000000000000
000000000000000000000010010001100000000000001000000000
000000000000000000000011010000101000000000000000000000
000010101000000000000011100001000001000000001000000000
000001000000010000000000000000101101000000000000000000
000000000000000011100010000001100001000000001000000000
000000001010000000000000000000001011000000000000000000

.logic_tile 11 10
000001000001010001000000000001000001000000001000000000
000000100000100001000000000000001111000000000000001000
000001001110000000000000010011000001000000001000000000
000000101110000000000011110000101011000000000000000000
000010101010001000000011100111000001000000001000000000
000001001100000111000000000000001011000000000000000000
000011000000011000000111010001000001000000001000000000
000011101010001111000111100000001110000000000000000000
000000100001010001100110010101100000000000001000000000
000000000000100000110111000000001111000000000000000000
000001001100000000000000000111100000000000001000000000
000010100000000000000000000000001100000000000000000000
000000000001000000000111000011000001000000001000000000
000000000110000101000100000000101001000000000000000000
000100000000000001000010100101000000000000001000000000
000000001011000101000000000000101010000000000000000000

.logic_tile 12 10
000010100000000000000000010011101000001100111000000010
000010100100000000000011010000001011110011000000010000
000010100000000000000000010101001000001100111010000000
000000000000000000000011000000001010110011000000000000
000010100000001111100111000101101000001100111000000000
000000000001010111100000000000101111110011000000000100
000000000000100000000000000001101000001100111000000010
000000000001000000000011110000101110110011000000000000
000011000000000111000000000111101001001100111000000001
000001000100010111100000000000001110110011000000000000
000000000000000001000000000011001000001100111000000000
000000000000000001100000000000001111110011000010000000
000010000000100000000111000011001001001100111000000100
000000000001000001000010000000001100110011000000000000
000001000000100111100000001001001000001100110000000000
000000101101011001100011111111100000110011000010000000

.logic_tile 13 10
000100000001000001000000000000011100000011110000000000
000000000000100000100010000000000000000011110011000000
011010000000000000000000000101011011001111000110000000
100000000000000111000010010001111110001111010010000000
110000000000001000000111101001001010101101010110100000
010000000000001111000100000111001001010100100000000000
000001001100010000000010010000000001001111000000000000
000010000000000000000111110000001011001111000001000000
000000101101110000000010011001001101010111100000000000
000001000000100001000111100001011001001011100000000000
000000000000000001010000000000001110000011110000000100
000000000000000000000000000000010000000011110000000000
000000100110010000000010000000000000010110100000000000
000001001110100000000100000011000000101001010001000000
000000001100001001000000000001100001001111000110100000
000000100000000001000000000001001110101111010010000010

.logic_tile 14 10
000000000001010000000000000011000001000000001000000000
000000000100000000000000000000101011000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001110111100000010000000
000000000001110000000000000101100000000000001000000000
000010100000000000000000000000100000000000000000000000
000000001110000000000010010000001001111100001000000000
000000000000000001000011010000001110111100000010000000
000000000000000000000010100111000000000000001000000000
000000001100000000000000000000000000000000000000000000
000001000000100000000000000000001001111100001010000000
000010100001000000000000000000001110111100000000000000
000000000000001000000000000101100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000001000000000000001110111100000010000000

.logic_tile 15 10
000000100000000000000000001101000001101001010000000000
000001000000000000000000000101101111100110010000000000
011000001110000011100000000000000001000000100100000000
100000000000000000000000000000001100000000000000000000
110000000000000000000000000000000000000000000000000000
100000000110000000000011000000000000000000000000000000
000000000001000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001111110000110100000000000
000000000010000000000000000000001111000110100000000000
000000000000000011110000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000011000011100000000000000100000000
000000000001001111000100000000000000000001000000000001

.logic_tile 16 10
000000000000001111000111000001111001010110100010000000
000000100000000101000110010011101000000000010000000100
011000000000001001100011110101001101000011010000000000
100000000000100101100110011111011100000011000000000000
010010100000000111100000001111101000111000100100100000
010001000000000000100010000011111000011101000010100001
000000000000001101000000000101101100000010110000000000
000000000010001001000000000111011111000010100000000000
000000000001000001000111100101101100101000000010000000
000001000000001111000111100000010000101000000000000000
000010100001010001100000010111001110011110100000000000
000001000000001001000011101101101000101110000000000000
000010100110000111100010001011011111101101110110000000
000000000001010001000010000011001101001000010011000011
000010100000000000000000000000011000101000000000000000
000000000100001101000011111011010000010100000000000000

.logic_tile 17 10
000000000000000000000110000001000000000000001000000000
000001000001000101000100000000100000000000000000001000
000000000000000001100000000101100000000000001000000000
000000000010000000100000000000100000000000000000000000
000000100011001101000000000101000000000000001000000000
000001000110101001000010100000100000000000000000000000
000000000110001000000010100101000000000000001000000000
000000000000001001000000000000000000000000000000000000
000110000001010000000000000000000000000000001000000000
000000000110000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000101000000000000000000000001010000000000000000000
000001000010000000000000000101100000000000001000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001001010000000000000000001000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000001000000000
000001000010000000000000000000001011000000000000001000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000010001000010000000010100000000000000000001000000000
000001000000100101000000000000001101000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000001100000010111000000000000001000000000
000000001000000000100010010000000000000000000000000000
000000000000010000000110000000000000000000001000000000
000000000010000000000100000000001010000000000000000000
000001000000001000000000000101100000000000001000000000
000000000000101001000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000010100000000000000000000000000000000000000000000000

.ramt_tile 19 10
000001101000110000000000000000000000000000
000011100111010000000000000000000000000000
000010100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 20 10
000010100000101000000000010001101100101000000000000000
000010100100011111000011000000010000101000000000000000
011000000000000111100111010001111001000010110000000000
100000000000000111000111101101011001000001010000000000
000000101000001000000011100011000001100000010000000000
000000000000010111000110100000101011100000010000000000
000001000000000001000111101001011000001110000000000000
000010100000000101000010100101101010001001000000000000
000000100010000001000111101000011110111101000110000100
000001000000000000000100000101011000111110000001000001
000011101100001000000010001001111000000010110000000000
000010000000000001000000001101011100000001010000000000
000010000000010011100000010011100001010000100000000000
000010000000100000000011011101101100110000110000000000
110000000000000000000000010111001010001111010100000000
100000001000000000000010000000011111001111011000100000

.logic_tile 21 10
000000101110010000000000010011111001100010000000000000
000011100000100000000010000101011001000100010000000000
011011101101000000000010010101100000000000000100000000
100010100000000111000110010000100000000001000000000000
110000001000000001100000001111101010110011000000000000
110000000001011111100000001011001101000000000000000000
000001000000000000000111111001101001110000000000000000
000010100000000000000011010011111111010000000000000000
000000000000000111000010000011000000000000000100000000
000010100000001101100010100000100000000001000010000000
000001000000010001000000000001100000000000000100000000
000000101100100000000011110000000000000001000001000000
000000000000000000000011111111001100111111000000000000
000010000000000000000011100111101100010110000000000000
110000000000101101100000010000000001000000100100000000
100000000001010101000010000000001011000000000001000000

.logic_tile 22 10
000010100000001000000000001111100000111001110100000000
000000001010101111000010100001101011010000100000000000
011000000010001001100110011011011111101011010010000000
100001000000001001000111011011011000001011100000000000
110010100000000000000111100011111111100110000000000000
100001001101010000000100000111001110100100010000000000
000010100000000001100000000001011001100010000000000000
000000000000000001100000001011011001000100010000000000
000000000000000111100110100000001110111000100100000000
000000000000001111000011101011011111110100010000000010
000100000000101101100111111011100001111001110100000000
000000000101001111000111010101101101010000100000000011
000000000000000001000111101011000000101001010100000000
000000000000000000000110000101001101011001100000000000
000000000000001001000110110011101000101010100000000000
000000000000000101000011010000010000101010100000000000

.logic_tile 23 10
000000000000100000000000000000001000001100111000000000
000000001110000000000000000000001100110011000000010001
011000000000000000000000000011101000001100111000000000
100000000110000000000000000000100000110011000000000001
110010100000000000000000000111101000001100111000000000
100001000000000000000000000000000000110011000010000001
000001000001000000000000000000001001001100111000000000
000000100000100000000000000000001101110011000000000100
000011000000001000000111000011001000001100111000000000
000010100000001011000000000000100000110011000000000100
000000000000000001000010000111101000001100111000000100
000000000100000000000110010000100000110011000000000000
000000000000000000000010000000001000111100001000000000
000000000100000000000100000000000000111100000000000000
000000000001000111100111001111101110101001010100000000
000000000000101001000100000011010000010101010000000100

.logic_tile 24 10
000000000001011111100000010101011101010000100000000000
000000001110000111100011011101101010000000010000000000
011000100000001101000000000000001111000000110000000000
100001000110000011100000000000011010000000110000000000
010000000000001001100111101001011111100010000000000000
010000000000001011000110000111011011000100010000000000
000001000000001101000111110101001110010110100000000000
000000101000000101000010101101100000000010100000000000
000010100000100000000110010101001101010000000000000000
000001000000010000000010000001011010110000000000000010
000000000000101111000000001011001011000000000010000000
000000000101011111100000001101101000000000010000000000
000000000000001111000010000101001111011100000000000000
000000000000000001000000000000001100011100000000000000
010000001100011001000000010000000001000000100100000000
010000000000000111100010010000001110000000000000000010

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000100001010000000111010000000000000000001000000000
000001000100000000000111010000001111000000000000001000
000000000000000011100010100101100000000000001000000000
000000000000000000100010110000101111000000000000000000
000000000000000111100111101001101000001101100000000000
000000000110000000000010001001001010100100110000000100
000000000000000000000010010111101100000001010000000000
000000000000000000000011011011010000101001010000000000
000000100000010000000111110001011000100001010000000000
000000000100000000000010110111111011000010100000000000
000000000000000000000000000011101011000110100000000000
000000000000001111000000001101011011001111110000000000
000010000000101001000111110000000000000000000000000000
000010000000001101000111000000000000000000000000000000
000000000000000001100000000001001010010111100000000000
000000000000000000000000000111111101001011100000000000

.logic_tile 2 11
000000000000000101000000011001111010011110100000000010
000000000010000000000011010111001010111110100000000000
000000000000000011100110101101111101110000100000000000
000000001110000000100000001011101000010000100000000000
000000000000001101000110100111011000010011110000000000
000000000000011011100000000101101011110011110000000100
000010100000000001000010101011101011001110000000000000
000001000000000101000010001111101110000110000000100000
000000000000001000000000011001011000110100000000000000
000000000000001101000010010101001010010100000000000001
000001000001010000000010011001001100010100000000000000
000000100000000111000010011101110000111100000000000000
000000000100000000000000011001101010100000000000000000
000000000000000000010010111111001010101001010001000000
000000000000010101100110011000001101001001010000000000
000000000000101111100010111001001011000110100000000000

.logic_tile 3 11
000010100000000101000000000111001000001100111000000000
000000000000000000100000000000101010110011000000010000
000010100001000000000111100101001000001100111010000000
000000000000000000000111110000001100110011000000000000
000000000000000011100000010001101000001100111010000000
000000000000000000100011010000101010110011000000000000
000000001110000000000000000101001001001100111010000000
000000000000000000000010110000001111110011000000000000
000010100000000011100000000101101000001100111000000000
000010000110000000000010010000101010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101011110011000001000000
000000000000000000000000000101001000001100111000000000
000010000000000000000010110000101101110011000000000100
000000000000100000000000000101001000001100110000000000
000000000001000000000011100000001000110011000000000000

.logic_tile 4 11
000000100001010101000010101001011101001011100000000000
000001000000000000100100000001001010010111100010000000
011000000000000000000000000111001100000010000000000000
100000001100000101000000001001011000000000000000000000
010100000000001000000111000000001010000100000100000000
110101000110011111000100000000000000000000001000000000
000000001100000011100111100000000000000000000100100000
000000000000000000100011111111000000000010001000000000
000001000001010001100000010101100000000000000100000000
000000001000000000000010100000100000000001001000000010
000000000000000111000000000011111110000000010010000000
000000000000000000000011100000111000000000010000000000
000100000000000101100000000011011110101000000000000100
000001000000000000000011100000010000101000000000000000
110000000000000000000110010101100000000000000100000000
100000000000000000000010100000100000000001001000000000

.logic_tile 5 11
000000000010010000000110100001000000010000100000000001
000000000100000111000000000000101110010000100000000000
011000000000101000000110000000001110101000000100000000
100000000001010101000000001001000000010100000000100000
110000000001100000000110010101000001100000010100000000
010000000100110000000010000000101000100000010000000000
000000000000000000000010100000001011110000000100000000
000000000000000101000000000000011010110000000000000000
000010100000000000000110000000001011001100000000000000
000000000000000001000010010000011000001100000010000001
000000000000000000000000001000001010010100000000000001
000000000000000000000000000101010000101000000000000000
000000000001010001100000000001101100000010000000000000
000000000110010000000000000011111000000000000000000000
110000000000000000000000000101100001100000010100000000
100000000000000000000000000000101001100000010000000000

.ramb_tile 6 11
000000000010000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001100010000000000000000000000000000
000000000000100000000000000000000000000000
000010000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000100000000000000000000000000000
000001000111000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000001110100000000000000000000000000000

.logic_tile 7 11
000001100000000000000000000011001001001100111000000000
000001000010010111000000000000001101110011000000010100
000000000000100111100000000111101001001100111000000010
000000000001011001100000000000001110110011000000000000
000010100000000000000000000111101001001100111000000000
000000000100000000000000000000101000110011000001000000
000000000000101000000010010101101001001100111010000000
000000000001011011000110110000101011110011000000000000
000000000000000111100111100011001000001100111000000001
000000000000000000000000000000101111110011000000000000
000000000000000111000000000001001001001100111000000001
000000000000000000100010010000001100110011000000000000
000010000001000000000010010111001001001100111000000000
000001000110100000000011000000101111110011000000000100
000000000000000111000010011000001001001100110000000000
000000001010000001000111010001001010110011000010000000

.logic_tile 8 11
000000000000010001000111100011101000001100111000000000
000000000000000000100100000000101010110011000000010010
000000100000000111100111110101101001001100111000000000
000001000000000000010111110000101001110011000000000000
000001100000011101100010010001101000001100111000000000
000010001010100111100111100000001100110011000000000100
000001000000010000000111100111001000001100111000000000
000010101010100000000000000000001000110011000010000000
000000100000000011100000000001001001001100111010000000
000001000010001001100000000000101110110011000000000000
000000001110000000000011100101001000001100111010000000
000000000000001001000100000000101010110011000000000000
000100000001000001000000000101001001001100111000000001
000000001010100000100000000000101001110011000000000000
000001000000000101100000000011101000001100111000000010
000000100000000000100000000000001100110011000000000000

.logic_tile 9 11
000000001000100000000000000000001000001100111010000000
000000000001000000000000000000001101110011000000010000
000000000000000000000000000011001000001100111000000010
000000000000000000000000000000000000110011000000000000
000000100000000000000000000000001001001100111000000010
000010000000100000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000010
000000001010000000000000000000001111110011000000000000
000001100000010000000111010011001000001100111000000000
000001000000101111000011100000100000110011000010000000
000000000000010000000000010111001000001100111000000010
000000000000100000000011010000100000110011000000000000
000000000000000000000111100111101000001100111000000100
000001000100010000000000000000000000110011000000000000
000001000000011000000111000111101000001100111000000000
000000100000001011000111110000100000110011000000100000

.logic_tile 10 11
000000000001000000000010010101000001000000001000000000
000000000110110011000111100000101110000000000000010000
000000000000000000000011110111000001000000001000000000
000000000000000000000011100000001011000000000000000000
000010100001000000000000010101100001000000001000000000
000000001110000000000011110000001001000000000000000000
000000000000000000000111010001000001000000001000000000
000000000000001111000111110000101001000000000000000000
000010100001010000000000000011100000000000001000000000
000000001010000000000000000000001000000000000000000000
000000001010100001000010100011100000000000001000000000
000000000001000000010110000000101001000000000000000000
000010000001010111100000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001011100111000111100001000000001000000000
000000000000001011000000000000101101000000000000000000

.logic_tile 11 11
000000000000100000000011100011100000000000001000000000
000000000001001001000000000000001011000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000010000000010000111100000000000001000000000
000000000000000000000111100000101111000000000000000000
000110000000000011100000000111000000000000001000000000
000000001010000000100000000000001011000000000000000000
000011001100001001000110100111000001000000001000000000
000010100000001011000000000000101010000000000000000000
000001000000010101100010100011000001000000001000000000
000010100111000000000011110000001101000000000000000000
000001000000100101100011110011000001000000001000000000
000010100011000000000110100000001110000000000000000000
000000001100100101000000010001000000000000001000000000
000000000001000000000010100000001001000000000000000000

.logic_tile 12 11
000000000000000000000000001000000000010110100010000000
000000000000000000000000000111000000101001010000000000
000000000000100011100000000000000001001111000000000000
000000001011000000000000000000001000001111000001000000
000000100000000011100111110000011010000011110001000000
000001000000000000000111110000010000000011110000000000
000000000000001000000000010000001010000011110000000000
000000000000001111000011110000000000000011110010000000
000000100001100000000010000000000000010110100010000000
000001000001110000000000001101000000101001010000000000
000000000000100000000000000000000000010110100000000000
000000000101010000000000001011000000101001010001000000
000010000000000000000000000101000000010110100010000000
000000000001010000000000000000100000010110100000000000
000001001101000001000000001000000000010110100000000000
000010000000000000000000000101000000101001010000000001

.logic_tile 13 11
000010100001010111000000010001111111001011110110000100
000001000100000000000011010000111111001011110010000010
011000000000000000000111001011111110110000010100000000
100000000000000000000100001011111000110001110011000000
010000000001011111100000001011101111111000100110000000
010000000000000011000000001111111110111100000010000000
000000000000100001100011100111111010000011110100100000
000000000001000000000100000101100000010111110010000010
000000001010000000000000001111011101001111000111000000
000000001110000000000000001111011010001111010000000000
000000000000000000000010000111111011000110100000000000
000000000010000001000011100001111101001111110000000000
000011100000001000000000001011111001010111100000000000
000001000000001111000011111111111100000111010000000000
000001001110000001000010011111101011011111000101000001
000010100000000000000010001011101111001111000010000000

.logic_tile 14 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000100000000000000000000000101101000111100001000000000
000000000000000000000000000000000000111100000001000000
000000100000010000000000000000000000000000001000000000
000001000100000000000000000000001101000000000000000000
000000000000100001000000000101101000111100001000000000
000000000001000000000000000000000000111100000010000000
000000000001010101000000000011000000000000001000000000
000000000000100000100011100000000000000000000000000000
000000000000001000000000000101101000111100001010000000
000000000000000101000010100000000000111100000000000000
001000001100000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000100000000000000101101000111100001000000000
000000000001000000000000000000000000111100000000000001

.logic_tile 15 11
000011100000000000000111100101100001000110000000000000
000010000000000001000000000001001101001111000000000000
011010100000000000000000000000011011000011100000000000
100000000110000000000000000101001010000011010000000000
000000000000000101000011110000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000000000000001011100111100011101101111000100000000000
000000000000000111100100000000001101111000100000000100
000000000010000000000000000000011111111001000000000000
000000000011011001000000001101011100110110000000000000
000000100000100000000010011001001010001110000000000000
000001000001001011000011000101001011001111000000000000
000000001000000000000000000001000001011111100100000000
000000000000000000000000000000101011011111100000100000
110000000001000000000000010000000000000000000000000000
100000000000100000000010000000000000000000000000000000

.logic_tile 16 11
000000000000001101000010100000011100000100000100100100
000000000000010101000011110000000000000000000010000010
011000000000000101000000001001011010000011100000000000
100000000010000000100000000001011000000001010000000001
010001100000010101100111100000011110000011110000000000
110010100011000000000110110000010000000011110010000000
000010100000000101100010100111100000010110100000000000
000000000010000000000000000000000000010110100010000000
000000000000000000000000000000000000010110100001000000
000000000000000000000010001001000000101001010000000000
000010000001000011100000001000000000010110100010000000
000000000010000000000000000111000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000100000000000000000001011000000101001010010000000
110000000000000001000000010101011010000010100000000100
100000001000001001100011101101001001001001010000000000

.logic_tile 17 11
000001000000110000000000000101000000000000001000000000
000000100000100000000000000000100000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000011001000000000000110110000000001000000001000000000
000010000000010000000010100000001101000000000000000000
000001000000001101100000010000000001000000001000000000
000000100000000101000010100000001101000000000000000000
000000001010000000000010100101100000000000001000000000
000001001010000000000100000000100000000000000000000000
000000000000010000000010100000000001000000001000000000
000000000000000000000110010000001010000000000000000000
000001000100000000000000000011000000000000001000000000
000010000110000000000000000000100000000000000000000000
000000000000010000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000001100000010000000111010000000001000000001000000000
000000000010100000000111000000001100000000000000010000
000000001010011000000000000000000001000000001000000000
000000000000101101000000000000001111000000000000000000
000011000000000000000000000000000001000000001000000000
000001000000000000000000000000001101000000000000000000
000001000000000000000111100101100000000000001000000000
000010100100000000000100000000101001000000000000000000
000000000001010000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000010001100000000000001000000000
000000000000001111000011010000000000000000000000000000
000000000100000000000000000111000000000000001000000000
000000000000010001000000000000000000000000000000000000
000000000001001000000000000001000000000000001000000000
000000000000000111000011110000100000000000000000000000

.ramb_tile 19 11
000000000110000000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000001001011010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000011100000000000000000000000000000
000000000000110000000000000000000000000000
000010000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 11
000011000000000101000010100011111100110100010110000000
000010000001001101000111100000101010110100010000100000
011000000000000101000000000001011011000010100010000000
100000000100001101000010111101011000001001010000000001
110000000000110111100010100011000000000000000100000000
100000100000110101000010100000100000000001000000000000
000000000000000101000010111011111110100010000000000000
000000000000000000100110000011111110001000100000000000
000001000001010000000111000000000000000000100100000000
000010000111110000000000000000001001000000000000000100
000000000000000111100010000101011000000011000010000000
000000000000000000000011101001111010000111000000000000
000010000000001000000010000000011110101000000000000000
000000000000000001000100001111010000010100000000000000
000100001110100000000010010001111011000110000000000010
000000000001010000000010100001001011001110000010000000

.logic_tile 21 11
000000000001010111100110110101101111010000100000000000
000000100001000101000010000111011111010000000000000000
011000100000001000000000011001100001110000110000000000
100000000000001011000011111111001011100000010000000000
110010001001001101000010100101001011110110100000000000
110001000001101001000011110011101110111000100000000000
000000000001001000000110000001111100100000000000000000
000000000100000001000110101011111001000000000000000100
000010100000001001100010110001000000001001000000000000
000000000000001011000011000000001101001001000000000000
000001000000000000000000010101101010100000000000000000
000000101110000000000010100011111110000000000000000000
000010000000001101000010010000000000000000100100000000
000001000100000001000011100000001010000000000000000000
010000000000010111000110110001001001100000000000000000
100000000000001001100011110000011110100000000000000000

.logic_tile 22 11
000110000000000001100111111101001100110011000000000000
000001100100001111000011100001001001000000000000000000
011000100000000000000110000000011001001100110000000000
100001000000000101000110100000011100001100110000000000
110010000000011001100010001000001110110001010100000000
100001000000001111000000001011011011110010100000000010
000000001110100000000010101001001011000010000000000000
000000000001000111000010000111001010000000010000000000
000010100000011101000000010011111010101000000100000000
000101000000000101000011011011110000111101010000000010
000000001100100111000111000000011010010000000000000000
000000000001000000100111100001011110100000000000000000
000000001001011000000011110001111111100000000000000000
000000000001010001000111010011111011000000100000000000
000000000000000000000010101111101110100010110000000000
000000000000001101000011111001111001010110110000000000

.logic_tile 23 11
000000100000000001100111100001011000101000000000000000
000001000000000000000010111011011100001000000000000000
000000000000100000000110000111011111111111000000000000
000000001001000000000100001101001101010110000000000000
000000000000000000000110010011011000100000000000000000
000000001110000000000011101101011001000000000000000000
000000000000000001100010110111101101100010010000000000
000000000010000000000111111111001101000110010000000000
000000000001001001100000000001111011100001010000000000
000000000000101001100011111101111011000000000000000000
000001000000000001100110111111111100110011110000000000
000010101000000111100010101011011110010010100000000000
000000001000111101000000000011101000100010110000000000
000000000100011011100011111011011100101001110000000000
000000000000001111000000001101111100101000000000000000
000000000000001001000000000111000000000001010001000000

.logic_tile 24 11
000000000000011011100010000001011100101000000000000000
000000000000101011000100000000000000101000000000000000
011000000000000011100000001111101110111111000000000000
100001000010001101000010110101001010101001000000000000
110010100000001111000111010011101001101000010000000000
100000000000000011000111011111111011000000010001000000
000000000000001000000111010011101010010111100000000001
000000000000000011000011110111001101101011100000000000
000010100000000001100010000101011010100010000000000000
000000000000000111000000000001111100000100010000000000
000000000000000111000111010001111001100000000000000000
000000000000000111000111000011011110000000000000000000
000000100000001111000010000001101001101100010100000000
000001000000000001000000000000011101101100010001100000
000000000000001111100010010111101011111001000100000000
000010000000000001000111000000111111111001000000100000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000010100000000111100000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100000000101100001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000101000000000000001001111100001000000000
000000000000000000100000000000001010111100000000000000
000000000000001011100000000111100001000000001000000000
000000000000000001100000000000101000000000000000000000
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000011100101000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111100001000000000
000010000000000000000000000000000000111100000000000000
000000000001000000000010111101011110000101000000000000
000000000000100000000011010101011000110101110000000000

.logic_tile 2 12
000000000000100101000111000101101100100001010100000000
000000000000001101000000000111011011010001100000000100
011000000000000000000111011111100000000110000000100000
100000000100000000000111011111101011000000000001000010
000000000000011001100111000101001000101001000100000000
000000000000001001000010000011011101010101000000000000
000000000000000101000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000001000000100000000011111111011101000001000000000001
000000000101000111000111011001101100001001000000000000
000000000000001111000000000001011110000000000000000100
000000000000001001000000000001001110001001010000000000
000000100010001111000000000111111001000110000000000000
000001000110001101000010100101011010010110000000000001
110000100000010111000010000000000000000000000000000000
100001000000001001000110010000000000000000000000000000

.logic_tile 3 12
000000100011111011100010100001101010101101010100000000
000011000100001111000010100111011101000100000000000010
011000000000000111100011111011011010110100010100000000
100000000000000101100011010001111110010000100000000000
000000000001100101000010010101001000000010000000000000
000000000000100101000011011001011010000000000010000000
000000000000001000000010100001101100000010000000000000
000000000000000011000011100011101011000000000000000000
000010001010001001000000000001011000101000100100000000
000000000000001101000010001011001100101000010000100000
000000000000001000000000001001001100101001110100000000
000000000000001101000000001001011100000000100000000010
000100100001011011100000000111011111101001110100000010
000101000000000111100010010001111000000000010000000000
110000000000100000000000011101011101000010000000000000
100000000001010000000011101101101010000000000000000000

.logic_tile 4 12
000010000000000000000110101011111111000010000000000000
000000000000010000000011111011001111000000000000000000
011000000000000000000110100111011010101000000100000000
100000000000000111000000000000010000101000000000000000
010000000000000111100110000011011011110110100000000000
010000001110010000100010100111011011111000100000000000
000000000000000111100010100101000000100000010100000001
000010000000000001000010000000101011100000010000000000
000010100100011001000000000101101101000010000000000000
000000001010000001000011111011001010000000000000000000
000000000000001001100010010011111001100000000000000000
000000000000001101100110010111001101010110100000000000
000000000000001001100000000001011000100000000000000100
000000000000001011000000000011111010000000000000000000
110000000000001000000110000000001010010100000000000000
100000000000001001000100001101010000101000000010000100

.logic_tile 5 12
000010000001001011100010001101101110011101010100000011
000000000000101111100111100011011110110101010011000011
011000000000001101100010101111011101000100000000000000
100000001100001011000011101011101111001001010000000000
010000100100000011100010100001011100000000000010000000
010000000000000101000000000101000000101000000000000000
000010000000011101000010111001001011010000100010000000
000001000000100111000111100001011011000000010000000000
000000000000000001000011101111111101100001010000000000
000010100000100000000100000001011011110101010000000000
000000000000101111000111100011111110000000000000000000
000000000001010001100111101001111010001000000000000000
000000000000000001100010000001100001001001000000000001
000000001010000000000011110000101001001001000000000000
000010001110001011100110000101111110000010000000000000
000001000000000011100010000011001101000000000000000000

.ramt_tile 6 12
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 12
000000000000101001100000011001101100111101100000000000
000000001100001011100011010011011000010110010000100000
000010100000001001100000000011111001111101010000000000
000000001110001011000000001011001011000111010000000000
000100000101001000000111101101101100111101100000000000
000001000000100111000100000011011001010110010001000000
000000100001001000000000011011101010010111100000000000
000001000000100001000010001011011110001011100001000000
000010000000000111000011110011011110110111110000000000
000000001101001011000010110011011101100001010000000000
000000000000001000000111101011101100110110100000000000
000000000000001011000111110111111100111001100000000000
000010000000001000000000000011001111101011110000000000
000010000000101101000011011011011110001011100000000000
000000000000000011100000010101011100000110100000000000
000000000110001011100011010001101010001111110000000000

.logic_tile 8 12
000101000000000111000000000111101000001100111000000000
000000100110100000000010000000001001110011000001010000
000000000001000000000111100101001001001100111010000000
000000000000000000000111110000001001110011000000000000
000000000000011111100000000001001000001100111000000000
000010101010111111000011100000001110110011000001000000
000000000000000000000111100111101000001100111000000000
000000000000000000000000000000101011110011000001000000
000011001010011111100011100101001001001100111000000000
000000000100001101000100000000001001110011000001000000
000000000000000000000011100101101000001100111000000000
000000000000000000000100000000101100110011000001000000
000011000001010001000000000111101000001100111000000000
000000000000000000000000000000101100110011000001000000
000000000100000000000011111000001000001100110000000010
000000000000001001000011111011001101110011000000000000

.logic_tile 9 12
000000100000100111000000000111001000001100111000000000
000001000000000000000000000000100000110011000010010000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001000110011000000000000
000001000001100000000000000000001000001100111000000000
000010000100100000000000000000001111110011000000000100
000000000000000111000010000000001001001100111000000010
000000000000000000100000000000001100110011000000000000
000000000000010000000000000111101000001100111000000000
000001000001010000000000000000000000110011000000000100
000010100000100111000000000101101000001100111000000100
000001001001010000100000000000000000110011000000000000
000110000000000000000010010111101000001100110000000010
000000001110100000000111100000100000110011000000000000
000000001011111000000000010101100000010110100010000000
000000000001011111000011100000100000010110100000000000

.logic_tile 10 12
000000000010001000000000010111000001000000001000000000
000010000000100111000010110000001110000000000000010000
000000100000000000000110100011000001000000001000000000
000001000000000000000100000000001010000000000000000000
000000000000110000000000000011100000000000001000000000
000000001110001111000000000000001000000000000000000000
000101000000001000000111100111000000000000001000000000
000100100000000111000100000000001010000000000000000000
000010100001110111100000000001100001000000001000000000
000000000000101001100000000000101011000000000000000000
000000001110000001000010000001000001000000001000000000
000000000000000001000100000000101110000000000000000000
000001000000000111000111100011100000000000001000000000
000010100000001101100000000000101111000000000000000000
000101000000000111000000000011100000000000001000000000
000000100000001001100000000000001100000000000000000000

.logic_tile 11 12
000010000000000000000000000111000001000000001000000000
000010000000000000000000000000001011000000000000010000
000000000000000101100000000011000000000000001000000000
000000000100000000100000000000101101000000000000000000
000000000000000111100000000101100000000000001000000000
000001001100000011000000000000001110000000000000000000
000001000000101111100111000101100001000000001000000000
000000100111010111000100000000001100000000000000000000
000010000000000000000111010101000001000000001000000000
000001000000000000000110100000001100000000000000000000
000010100000000101000111000111000001000000001000000000
000000000000000101000100000000101000000000000000000000
000000000000001101000010000011100001000000001000000000
000000100000001111000100000000101111000000000000000000
000010001100100000000010100101000001000000001000000000
000000000001010000000010100000001111000000000000000000

.logic_tile 12 12
000000100100111000000000011101011010100000000000000000
000001000100000111000011011111011001111000000000000100
000000001110100011100011111101011110100001010000000000
000000000001000000000011001101011011010000000001000000
000010000000000001000000010011100000010110100000000000
000011100001000001000011100000000000010110100001000000
000000000001010001000000001111111011101000000000000000
000000000110000000000010011101101000010000100000000001
000000000000001000000000000001111011101000000000000001
000000000001010011000010001011111111100100000000000000
000000000000000111100000000001100000010110100010000000
000000000000000000100000000000100000010110100000000000
000000001110000000000000001111111010100000000001000000
000000000000010000000000001111011100111000000000000000
000000000000100000000010000001000000010110100000000000
000000001011000011000100000000000000010110100010000000

.logic_tile 13 12
000000000000000000000011100001000001001111000100000101
000000000000001001000000001011101100101111010000000000
011000000001011111100111010001011000110100010000000000
100000000000000111000111110000011011110100010001000000
110000100000000000000011110001101101101101010110000000
110001000000001001000011111011111011101000010010000010
000000000000000000000010000000011000000100000100000101
000001000000000011000010010000000000000000000010000000
000000000000000000000011101001111100010111100000000000
000000000001000000000010001101001011000111010000000000
000001000000001111000000001001001110101000000000000001
000000100000000001000000001101000000111110100000000000
000000100000000111000011001101011001010111100110000011
000001000000000000100111100011001011101001010000000000
000000001110100000000000001101101100110000010110000000
000000000001010000000000000101111111110010110000000011

.logic_tile 14 12
000010000001000000000000000011000000000000001000000000
000001000010100000000000000000100000000000000000010000
000000000000000000000000000000001001111100001010000000
000000000000000000000000000000001101111100000000000000
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000000000
000000000000000101100000000000001001111100001010000000
000000000000100000000000000000001101111100000000000000
000000000000110000000011100000000001000000001000000000
000000000110110000000000000000001010000000000000000000
000000000000000000000110100000001001111100001000000000
000000000000000000000110000000001101111100000000000000
000001000000010000000000000111000000000000001000000000
000000100110000001000000000000000000000000000000000000
001000000000000000000000000000001001111100001010000000
000001001000000000000000000000001101111100000000000000

.logic_tile 15 12
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011000001101000000000011100000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000011000000011110000100000100000000
000001100000100000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000100000000000000011101011011000111101010000000001
000001000000000000000100001011110000010100000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.logic_tile 16 12
000000000000010000000111000101101110001011000000000000
000001000000100000000011100111011001000011000000000000
011001000000001011100000001000000000000000000100000000
100010000000000101000000000001000000000010000000000000
110000000000000111000000000011001110101000000000000000
110000001001010000000000000000000000101000000000000000
000000000000000011100000000000000001001111000010000000
000000000000000001100000000000001110001111000000000010
000001000000100001100000001000000000000000000100000000
000000100111000000000000000001000000000010000000000000
000000001101001101000000000101101010010110100000000000
000001000000000001100000000111001001100001010000000000
000001000001011111000011101000001110101000000000000000
000000001010000011100110000011000000010100000000000000
010000000000000000000000001000000000010110100000000000
100000000010001101000000000011000000101001010000000001

.logic_tile 17 12
000010100001100001000000000111000000000000001000000000
000001000000000000100010000000000000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000010000000000000000000000000000000000000000000
000000000000110001000000000001000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000010100010000111000000000000100000000000000000000000
000000100001100000000010000011100000000000001000000000
000010100000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000001000000000
000000001000000000100000000000001101000000000000000000
000010000001000000000000000111000000000000001000000000
000000001110101001000010010000100000000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000100000000000001010000000000000000000

.logic_tile 18 12
000001000000000000000010000000000000000000001000000000
000010000000000000000000000000001100000000000000010000
000010001000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001000000000000000000000000001000000000
000000000001000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000100000000000000000000000001001000000000000000000
000000100100000011100111010000000000000000001000000000
000000000110000111000111010000001010000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000

.ramt_tile 19 12
000000000010000000000000000000000000000000
000000100110000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111010000000000000000000000000000
000010000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000001001000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000110001000001110000111000000000000
000000000110000000000110101011011100001011000000000000
011001000000000000000000000011101010000010100000000000
100010100010000000000010011111100000000011110000000000
010000000000001011100111010000001010000100000100000000
110000000110000011100111000000010000000000000000000000
000010001110000000000111000011100000010110100000000000
000000000000000000000100000101101111001001000000000000
000010100001110000000000001111001001010110100000000000
000000000000010001000000001001111011100001010000000000
000000000000000000000000000111111100010110100000000000
000000000000000000000010101111110000000010100000000000
000000000000000000000010101111001000010110100000000000
000000001010000000000010101001111111100001010000000000
000000000001000000000010000001011000000011110000000000
000000000000000000000000001111111001000011010000000000

.logic_tile 21 12
000001000000000101000000010011000000111111110000000000
000010101000000101000010011001100000000000000000000001
011000001111001101000000001011011000100010000000000000
100000000000101001000000000101101110001000100000000000
010001000000111000000011100000000001000000100100000000
110010100100110111000110000000001100000000000000000100
000001000000001000000010100001011010101000000000000000
000010100000001111000000000001010000000000000000000000
000001000000001000000010011000001010010101010000000001
000000100001000101000111001111000000101010100000000000
000000001101010101100000000001101100101010100000000000
000000000000001111000000000000010000101010100000000000
000000000000100000000000001011111000100000000000000001
000000001000011111000000001101001100000000000000000000
000001000001000000000110100000000000000000000100000000
000010100000000000000000001101000000000010000000000000

.logic_tile 22 12
000010100000000000000111110111111101000000000000000000
000000001010001101000010010101001101100001000000000000
011000001100011101000000010101100000111001110100000000
100001000000001001000011110101101100010000100000000010
110000000000000101000010100111011011000000100000000000
100000001010000001000010110111001010100000000000000000
000001000000000101100011110001001011100000000000000000
000000100000101001000010011011011011000000000000000000
000000100000000111000010111011101001100000000000000000
000001001100000000000010000111111000000000000000000000
000010100001001001000111010001011010100000000000000000
000000000110100101000110101001101011000000000000000000
000000000000001011100000001001111110100000000000000000
000000000000000101000010000011011101100000010000000000
000000000000000101000000010001111010101001010100000000
000000000000000001000011001111110000010101010000000010

.logic_tile 23 12
000000000000000001100000011111100001111001110100000100
000000000000000000000011001111101100010000100000000000
011000100000001011100011110001001100101100010100000100
100001000110001011100111010000101110101100010001000000
110000000110000101100000000001000000100110010000000000
100000000000000000000010000000001100100110010000000000
000000000000010111000000011101101100110011110010000000
000000000000101111000010011101011111010010100000000000
000000001000000001000000011011000001101001010100000000
000000000110001001000010100001001101100110010000100000
000000000000001000000000001101101011111111000000000000
000001000000000011000011111101001010010110000000000000
000000000000000000000010011001101010101000000100000100
000000001011011111000011001011010000111101010001000000
000010100000000000000010000001101111101000110100000000
000000000000000000000011110000111001101000110000000010

.logic_tile 24 12
000000100000000001000111001011111011101001000010000000
000001000000000000000100001111111110010000000000000000
011000000000000011100111011111111111011100000000000000
100000000010000000100011111001011110001000000000100000
110000000001000011100010000001111101101000110100000000
100000000000101101100000000000001001101000110001100000
000000000000001101000000000000011010111101010000000000
000000000000001011100011100101000000111110100000000010
000000000001001000000010000001001110100010100000000000
000000000000101111000000001101001010010100010000000000
000010000000000111100010001111111110101000010000000001
000000000000000000000000000101101101000000010000000000
000000000000001000000000000001001000110011000000000000
000000001010001011000000000101011100100001000000000000
000000000000000001000010101011000000100000010100000000
000000000000000001000100000011001001111001110000100000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000001011111000111001010000000000
000010000000000000000010101111101001011001010000000000
011000000000000101000010101000001110010011100100100000
100000000000000000100000001001001011100011010000000000
000000000001010000000000000000000000001111000000000000
000010000000000000000010010000001101001111000000000000
000000000000001111000010110000000001001111000000000000
000000000000001011100110000000001011001111000000000000
000000000000000001100000010000001100000011110000000000
000000000000000000000011010000000000000011110000000000
000000000000000000000110100101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000001000000000011000000000101101011010111000100000000
000000000000000000000000000000011010010111000000000100
000000000000000000000110001011011010000010000000000000
000000000000000000000000001101111100000000000000000001

.logic_tile 2 13
000000001100001111100000001011001011010111100000000000
000000000000000101000010011001011100001011100000000000
011000000000001001100111100101101100000010000000000000
100000000000000011100010010001011011000000000000000000
000000000000000101100110001101111000010111100000000000
000000000000010101100010101001101001001011100000000000
000000000000010101000000010011011000010000110000000000
000000000000001001100011100000001111010000110000000000
000000000011111001000000011111011000100000000010000000
000010000000001011100011010111011110000000000000000000
000010000000000000000111110011101111000010000000000000
000000000100000101000010100101111111000000000000000000
000000000000111001100110111111111100010000100010000000
000010000000000101000010001111011011000000010000000000
000000000000001001100010010001001011010011100100000000
000000000000001111000011010000001010010011100000000100

.logic_tile 3 13
000011000000000001100111110101101101000010000000000000
000000000110010000000011000101101110000000000000000000
011000000000100101000111011001101101000110100000000000
100000001101001001100011010001001010001111110000000000
000000001100000101000010000111111101000110100000000000
000000000000000101000111100101101000001111110000000000
000000000000000101000000000011101010111000100100000000
000000000000000101000010101101111001101000000000000100
000000000001010011100010100001011110000000010000000000
000000000000001001000110011011001001100000010010000000
000010000000000111100000001101101110000010000010000000
000000001100000000100010000101001010000000000000000000
000100000000100101000000001101011001110100010100000100
000000000111010000100000001011111111010000100000000000
110001000000011101100111010001101100100000000000000000
100010100000001011000011001011101010101001010010000000

.logic_tile 4 13
000010000001010111100000001011100000000000000000000000
000011101010000000100010000101000000010110100000000001
011000000000000001100111111101011110100000000010000000
100000000000000111100011010001001011000000000000000000
000010100101010011100000000000000000100000010000000000
000000000000000111000010000011001101010000100000000000
000010100000000101000011101011111000100000000000000010
000000000000000101100000000101001110000000000000000100
000100000100101111000111101111101101000110100000000000
000100000000001011100011111011011011001111110000000000
000000000000100101000000000111011000101001000110000000
000000000001010001100010010001111010101010000000100000
000000000010000000000010011001100000111111110010000110
000001000000000111000110001111100000010110100010100010
110000000001001101100011100111001000010000100000000001
100000000000101011000100001111111100000000010000000000

.logic_tile 5 13
000011000100100011100110000111011001010111100000000000
000011000011010101100010111101101011000111010000000000
011000000001011111000000001001001011110101010000000000
100000000000100001100011100011001111111000000000000000
110001101110001111000011111001001011000010000000000000
110001000000000101000010000011001000000000000000000000
000000000000001011100011100111011001000100000000000000
000000000001010111000010101011011100001101000000000000
000000100000000001100011111000001110010100000000000000
000001001010000000000110011011000000101000000000000001
000000000000000111100010011101101001100000000000000000
000000001010001001100110110101011101000000000000000000
000000001000001001100111101101011010000000000000000000
000000000000001111000110011111111101000000010010000000
000000001110000111000010100111101010011101010110000010
000000000000000000100110011001011100110101010010000010

.ramb_tile 6 13
000001000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001011100000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000100100010101000011101001011100011001110110000100
000000000000000000000111100011001110111001100011000000
011010100000000011000111110001101110010011100001000000
100000000000000111000111110000011100010011100000000000
110011000000000101000111110111101101000001110000000000
010010000000000000100111100101111110000000100010000000
000000000000101011100010110101111111000001000000000000
000010000110000001100011101001111011001001000010000000
000110000000000111100010011001101110101100010000000000
000001000000001111100111101011111100101100100000000000
000000000000001001100010001101101100000000100000000000
000000000100000001000110010101001110000010110000000000
000001000011100011100011110001101010010100000000000000
000010000000110001000011111101011010100000010001100000
000000000000000011100111101001101001000111000000000000
000000000100000001000110000111111101000011000000000001

.logic_tile 8 13
000000100001010111000111010101001101000111010010000000
000001100000100000000111001111001101101011010000000000
011000000000001000000011110001001110010111100000000000
100000000000000111000111001001101100000111010010000000
000100001010100000000010101111001101000001010000000100
000010001010000001000110001101011110000001100000000000
000000000000001011100110001101111001000100000000000000
000000001010001011000011001111101011101000010000000010
000101000110000111000111001011001011010111100000000000
000010000100001111010100001001011111000111010010000000
000000000000000000010000011001001100010111100000000000
000000000000000000000011100101101000001011100010000000
000000100000001111100011000111011000010110100000000000
000001000000000111100010001101110000010101010001000000
000000000001010001000011100000011010000100000100000000
000000000000000000000111110000000000000000000000000000

.logic_tile 9 13
000001001000000000000111100001000000010110100000000000
000010101010000000000110000000100000010110100001000000
011000000000000001100000000101001000111101010100000101
100000000010000000000000001111010000010100000010000010
110000101010100111100000000011000001111001110110000000
110001100110011001000011010101001110100000010000000010
000000000000100000000000010011101011101000110110000000
000000000000000000000011100000101110101000110010000010
000000000000001101000000000000011000001100110000000001
000000000000100011100010000000001101001100110000000010
000000000000000000000010001011001010101001010110000000
000000000110001111000110111011000000101010100010000000
000010000000000000000111011101011010101001010001000000
000010000110010000000011001111010000010101010010000000
000000000000000001000010000101011100101000000100000000
000000000000000011000000001101000000111110100000000110

.logic_tile 10 13
000010000001000111100000010001100001000000001000000000
000010000100100000000011110000001011000000000000010000
000000000000001101000000000001100000000000001000000000
000000000000001101100010110000101111000000000000000000
000001000000000001000010100001000000000000001000000000
000000000110000000100100000000001011000000000000000000
000000000000000111100011100101000001000000001000000000
000000000000101101000100000000001010000000000000000000
000110000100000000010010100111100000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000111000000000011000001000000001000000000
000000100000000000100000000000101100000000000000000000
000000000001010000000000000011000001000000001000000000
000010000000000000000011010000101000000000000000000000
000000000000000000000000000101101000111100001000000100
000000000000000101000000000000000000111100000000000000

.logic_tile 11 13
000001100001110000000000000011100001000000001000000000
000010001000110000000010110000001010000000000000010000
000010100000000000000110100011100001000000001000000000
000000000000001101000100000000101111000000000000000000
000001000010100000000010100101100000000000001000000000
000010000000000000000100000000001111000000000000000000
000000000000001111100000010111000001000000001000000000
000000000000001111000011100000001110000000000000000000
000010100001110000000000000011100001000000001000000000
000001100110110000000000000000101000000000000000000000
000000101111000101000011100001000000000000001000000000
000001001010100000100110000000101110000000000000000000
000010001011011011100010100001100000000000001000000000
000000000100001111000100000000101011000000000000000000
000000000000000000000111000111100001000000001000000000
000000000000001101000110110000101011000000000000000000

.logic_tile 12 13
000000000110000000000111101001000000110110110100000100
000000100000000000000000000001101100111111110000000000
011010000000011000000000000000000000001111000010000000
100000000000000011000000000000001100001111000000000000
000010100110011000000000001111000001111001110010000001
000011000000101111000000001101001110100000010000000000
000000000000000000000111010101100001100000010010000000
000000001010000000000010110101101011110110110000000000
000110100110011111100000001000000000010110100000000000
000100000100001011100000000011000000101001010000000001
000100000000001001000010000000000001001111000000000100
000000000000000111100000000000001100001111000000000000
000000001010111000000000000000001110000011110000000000
000000100000110001000010010000010000000011110010000000
110010000000000111000000000000000001001111000000000100
100000000000000000100000000000001101001111000000000000

.logic_tile 13 13
000000101010010000000110010111011011101101010110000101
000001001010100000000011101111011010101000010000000000
011010100000000011000011100000000001000000100100000100
100000000000000000100100000000001101000000000010000000
010000000001000000000111110001101000010011110100000000
110000000000100000000111011111011110000011110010000000
000000000000000011000011111001001111010111100000000000
000000000000000000100111101001111000000111010000000000
000011001010001000000000011001111110000011110101000000
000011000000000011000011101111011111000111110010000000
000100001110100000000111001011001110010111110100100000
000000001011000000000000001111110000101001010000000010
000010101010000011100010000001101010010111100000000000
000000001100001001000100000011011111000111010000000000
000000000001010000000011110111011010011111000100000000
000000000000000000000010000000111001011111000001100000

.logic_tile 14 13
000010000000100001000000000001100000000000001000000000
000000000000010000000000000000100000000000000000010000
000000000000000000000011000000001000111100001000000001
000000000000000000000000000000001000111100000000000000
000011100001110000000000000000000001000000001000000000
000010100001110001000000000000001111000000000000000000
000000000000100000000000000000001000111100001000000000
000000000001010000000000000000001000111100000000000000
000010100000000000000000000011100000000000001000000000
000001000000000000000000000000000000000000000000000000
000001000000000001000000000000001000111100001010000000
000000100000000000000000000000001000111100000000000000
000000001110000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000001000111100001000000000
000000000000000000000100000000001000111100000000000010

.logic_tile 15 13
000000100000000011100011100001011000000110100000000000
000011000000000000000110000000001010000110100000000000
011000000000000111100000010000000000000000000000000000
100000000000100000000011100000000000000000000000000000
010011101011110111100110100011011101010111100000000000
010011000000100000100000001011111001000111010000000000
000000000000001011100011100000000000000000000000000000
000001000000000011100100000000000000000000000000000000
000001001010000011100111011001001100101001100111000100
000010001010000000100111110101101011101010010010100010
000000000000000000000111000101111111110100010100000100
000000000000000000000000000011101010010001110010000110
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000

.logic_tile 16 13
000000000111001001000010111001101011010110100000000000
000001000000100101000110100101011000010110000000000000
011000000000000011100000000011100000001111000100000000
100000000000101111100010101011001001011111100000100000
000000000000010111100011111101001110010010100010000010
000000001000100101100011011001001000000001010000000000
000000000001001111000011101101001101110110100101000000
000000001000000111100000001111101101111110101000000100
000000000000000001000111101000011010010111110100000000
000000000010000111100100001101000000101011110000100000
000000100000001111000111000001001010110111110100000100
000000101110000111000110000000101100110111110000000000
000000000100001000000010000011111100111111100100000000
000000000000000001000110000011011111010110100000100000
110000000000000000000010000011111110101011110100000000
100001000000000000000011110001111111110111110000100000

.logic_tile 17 13
000000000000000000000000000011100000000000001000000000
000000100110000000000010110000100000000000000000010000
011000000001000000000000010000000000000000001000000000
100000000000100000000011100000001110000000000000000000
010000100000100000000010000000000000000000001000000000
110001000000010000000011110000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000110000000000000000101000000000000001000000000
000010100001010000000000000000100000000000000000000000
000000000000000001000010010001000000000000001000000000
000000000000000000000111010000100000000000000000000000
000000001110100000000010001000001000101000000000000000
000000000000010001000000001011000000010100000001000000
110010000000000000000000001000000000000000000100000000
100001001110000000000000000011000000000010000000000001

.logic_tile 18 13
000001000001000000000000000000000001000000001000000000
000010000001000111000000000000001101000000000000010000
000001000000000111000111100001000000000000001000000000
000010001100000000100000000000000000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000110000000000000000000001011000000000000000000
000000100110000000000111100000000000000000001000000000
000000000000100000000100000000001101000000000000000000
000000000011000000000011100001100000000000001000000000
000000000000000000000110110000100000000000000000000000
000011100000000000000000000011000000000000001000000000
000010100100000000000010010000100000000000000000000000
000000000000000000000010000000001001111100001000000000
000000000000000000000000000000001011111100000010000000
000010000000000000000000000111001001001000000000000000
000001000000000000000000000000101000001000000011000000

.ramb_tile 19 13
000011000000000000000000000000000000000000
000011000000100000000000000000000000000000
000000101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000101000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000011010000100000100000000
000000000000000111000010000000000000000000000000000000
011001000001110000000000000111001101000110100000000000
100010001010010000000010110101111011010110100000100000
010001100000001000000000000111000000000000000100000000
010010101110000011000010110000100000000001000000000000
000001000110001000000000010001000000000000000100000000
000010101011010011000010010000000000000001000000000000
000000000001001000000010110000000000000000000000000000
000000000000101111000010100000000000000000000000000000
000011000001000000000000000011011001000001010000000000
000011101100100000000000001011111111100010110000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000011110011000000000010000000000000
110000000000010000000000010000000000100000010000000000
100000001010000000000010101101001101010000100000000000

.logic_tile 21 13
000000000001010001100010101011011001000011100000000000
000000000000100000000100000011011111000001010000000011
011000100001101000000110100000000000000000100100000000
100000000101111001000010100000001111000000000000000000
110001000110000000000010100101111111010000100010000011
100010000000000000000011101111001110100000000001100010
000000000011000000000010110011100000000000000100000000
000000000010001111000010010000100000000001000000000000
000011000000000001100000010001001001000011110000000000
000010001101000000100010001011011001000011010000000000
000000000000001000000111011000001101000111000000000000
000000001010000001000010101111011101001011000000000000
000000000000000000000111111101011010100000000000000011
000000000001010000000010010001111011000000000011100000
000010000001001111100111010101100000000000000100000000
000011000000001011000110000000100000000001000000000000

.logic_tile 22 13
000001000000000000000011100111001101100000000000000000
000010100000000000000011100011101110000000000000000000
011000100000001000000010110000001100000100000100000000
100001000100001001000010010000010000000000000001000000
010000000000001101000000001011011101101000000000000000
010000000000001001000000001101101101001000000000000000
000001000000100001000110000101101111100010000000000000
000000101111000001100100000101001001000100010000000000
000000000001001001100110001001011100111100000000000000
000000000000001001100010000001110000101000000000000010
000010000001010101100110010111011001100000000000000000
000001001000000000000011100111111101000000100000000100
000000000000001001000111110000011010000100000100000000
000000000000000101000110100000000000000000000000000000
000000000000011101100000000101011001101110000000000000
000000000000000011000000001001001110101101010000000000

.logic_tile 23 13
000010100110000111000111011111001011101011010000000000
000001001110000111100110010001011001000111010000000000
011000000000100101000111010001011011010111100000000000
100001000001000101000111001101001011001011100000000000
000000000000010111000010010001101011111111000000000000
000000000000100101000011101001111000010110000000000000
000000000000000111100010101011101101100000000000000000
000000000100000000000010111111001000000000000000000000
000000000000011000000111000101001000100010000000000000
000000000001100001000000001111011010000100010000000000
000010100000001000000000000000001010101010100000000000
000000000000000001000011111011010000010101010000000000
000000000110101000000010001001011000111111000000000000
000000000000011011000000001101011001000000000000000000
000000000000100000000000010011100000000000000100100111
000000000001010000000010000000100000000001000011100010

.logic_tile 24 13
000000000000001001000011000000011101110000000000000000
000000000000001011000111100000001101110000000000000010
000000000000001111100110111111011011010000110000000000
000000001000001011100011110001001001000000100001000000
000000000000000101100000001111011000011100000000000000
000000000000000001000000001001111111000100000001000000
000000000000000001000110100001111010011100000000000000
000001000000000000000010000001111010001000000010000000
000000000000000000000010100111101100001001010000000100
000000000000000000000100000101111000010110100000000000
000000000100000011000000010011100000100000010000000000
000000100000000000100011110000101110100000010000000010
000000000000000001000010001001101001000001000000000000
000000000000000001000010000001111110101001000001000000
000000000000000001000000011001011011010100000010000000
000001000000000000000011001101111000011000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000100000000000000000000000000000000110000110000001000
000100001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000100000000001101000010100000000000000000001000000000
000100000000001011100010100000001001000000000000001000
011000000001000101000010100000000001000000001000000000
100000000000100000000000000000001000000000000000000000
010000000000000000000010110001000000000000001000000000
110000000000000000000111100000001000000000000000000000
000000000000000101000110000000000001000000001000000000
000000000110000101100100000000001010000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000010000001001000111100001000000000
000000010000000000000000000000000000111100000000000000
000000110000000000000000000001101001011100000000000101
000000010000000000000000000000101011011100000010000111
000000110000000000000110000101111111100110100100000000
000001010000000000000000001101011101101001100000100000

.logic_tile 2 14
000000000000000011100111010111011001010111100000000000
000000000000000000000111011111001101001011100000000100
011000000001010001100000000001101001100001010100100000
100000001010101001000000001001011100100010010000000000
000010100000011111000010010011101110101000000000000000
000000000110001011000010000000100000101000000000000000
000000100000000000000000000111111110010000100000000000
000001000000000001000011101101101000000000010000000000
000010010000000000000000010111111011000010100000000000
000000010110000000000010100101101110000010000000000000
000000010000001111000110111001011100110000000100000000
000000010000000011100010101101101111110010100000000010
000000010010000000000010000111000000100000010000000000
000000010000000001000011000000001101100000010000000000
110000010000001001000111111101001110100000000000000000
100000010000000001100110000111111010101001010001000000

.logic_tile 3 14
000000000010000000000000010101000000000000000100000000
000000000000010000000011000000100000000001001010000000
011000000000000111000000001111101110000110100000000000
100000000100001111000000001101001010001111110000000000
010010000001001000000000000111000000000000000110000000
010010000000110001000011100000000000000001001000000000
000000000000000000000000000011111111010110000000000000
000000000000000000000010101101101000111111010000000000
000010110010010011100000000000011110000100000100000000
000000010000000000000000000000010000000000001000000000
000000010000000000000000010000000000000000000100000000
000000010000000000000011010011000000000010001000000000
000000110000000001000000010000001110000100000100000000
000000010001000001000011010000010000000000001000000000
110000011000000001000000000000011000000100000100000000
100000010000000000000010000000000000000000001000000010

.logic_tile 4 14
000001000001000000000110001000001000001001010000000000
000010100000000000000000000001011100000110100001000000
011000000000000111000110101101001010110000100000000000
100000000000000101100000000001011100100000010010000000
110000000100100101100110100101100000100000010110000000
110000000100000000000000000000001101100000010000000100
000000000000001101100000011000000000100000010100000000
000000000000010101000010101101001001010000100000000000
000100010001001101100000010111111000101000000100000100
000100111000100011000010000000010000101000000010000000
000000110000000000000000000101111110101000000100000000
000010010000000000000000000000000000101000000010000000
000000010000010000000011000101101000010100000000000000
000000010100000000000000000000110000010100000000000011
110000010000001001100000001000001100010100000000000000
100000010000000001000000000101010000101000000000000001

.logic_tile 5 14
000000000000000111100010000111000000100000010100000000
000000000000010101100100000000001100100000010000100000
011000000000001000000110011111101111000110100000000000
100000000000000001000010001011111011001111110000000000
010001100011000000000111101101111111000010000000000000
110001000100010000000100001001001000000000000000000000
000000000110000000000110010001011010000000000000000000
000000000000000001000011001011011000001001010010000000
000100110000000000000111101000011000010100000000000100
000101010100101111000000000011010000101000000000000000
000000010000001000010010000111011110000110100000000000
000000010000001111000000000001011001001111110000000000
000000110001001111100010000111000000000000000000000000
000001110010100001000100000011000000101001010010000000
110001010110000000000111100000011101110000000100000000
100010110000000111000100000000001001110000000000000000

.ramt_tile 6 14
000110100000100000000000000000000000000000
000100001001000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010100000000000000000000000000000
000000100010100000000000000000000000000000
000011000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000100010000000000000000000000000000000000
000100010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000001010010000000000000000000000000000000
000000110000010000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 14
000001001001010000000111110001111100001101000000000100
000000100001001001000010001011011010000100000001000000
011010100001010111100011110000000000000000000100000000
100000000110100000000011100111000000000010000000000000
000110100000000111100000010001100000000000000100000000
000010100000000000000011100000100000000001000000000000
000000001100010111100000001101001101000100000000100000
000000000000000000100000000111001000010100100000100100
000001010100010101000111011001101011000000010010000010
000010011110001101100110101111011010000010110000000000
000000010000000000000111001001001010000001110000000000
000000010000000000000000000001001100000000010001100000
000000110001011000000010010001101100010100000000000000
000000010000100011000010000101011001100000010011000000
000100011110001000000010100001101110000000010000000000
000000010000000101000100001001111111000001110000000100

.logic_tile 8 14
000001001010100000000000011000000000000000000100000000
000000000001010000000011101101000000000010000001000000
011000000001011000000111101111111000000000010000000000
100000001000001111000011101101011010000001110000000000
000011100000111111000010010000000000000000000100000000
000010001110010001000110000101000000000010000000000000
000000100000000000000111011001101110010100000000000100
000001000000001101000011111101111011010000100000000000
000001010100000000000000000111000000000000000100000000
000000110000000000000000000000000000000001000000000000
000000010000001000000110101001000001000110000000000000
000000010000100001000000001001101010011111100001000000
000100010000011000000111111101101111010100000000000000
000100010000000101000011101001111100100000010000000000
000000010000000011100000001101011001000000010000000000
000000010110000000100011111111101101000001110000100000

.logic_tile 9 14
000001000001010111000111110111101000111110110000000000
000010000101011111000110111101011010111001110001000000
011010001000000011100010111000000000011001100000000100
100000000000000000000111111001001110100110010000000100
000010101000100111100110001001001100010111100000000000
000010000010010000000000001111011000000111010000000000
000000000000000101000000011011101111010111100000000000
000000000000000000100011101011101011001011100000000000
000011110000111111000011101011011100010111100000000000
000010011000011111100100001011001100000111010000000000
000000010000001111000010000011111000111110110000000000
000000010000000001100111111111011001111110100001000000
000000010000010111000000000000000001011001100000000100
000000010000001111100011001001001010100110010000000000
000010010000001000000111101000000000000000000100000000
000000010000001101000000000001000000000010000000000000

.logic_tile 10 14
000110000000000000000111100111100000000000001000000000
000100001010000000000110000000101001000000000000010000
011001000001000000000000000000001000111100001000000010
100010000000001111000000000000000000111100000000000000
000000001000000111100000011001001111010100000000000000
000000000000000000100010001101111010001000000000000000
000010000000011001000011100000001100000011110000000000
000000000000000011000100000000010000000011110000000000
000000010000000000000000010000000000001111000000000000
000010010000000000000011110000001010001111000000000000
000011110000000000000011100000000001001111000000000000
000011010010000000000100000000001101001111000000000000
000000010000000111000000001000000000010110100000000000
000000010000000000100011110001000000101001010000000000
110100010000000000000000010000001111011110100100000000
100100010000000000000011011101001010101101010000100000

.logic_tile 11 14
000010000001000000000011110101001001000110000000000001
000000000000100011000011100001001110001010000000010000
011000000000000000000000000101011010111001000000000000
100000000100000000000000000000111111111001000010000000
010000000010000000000010100111100000010110100000000000
010000000000001001000110000000000000010110100000000000
000110001011010000000110100000000001001111000000000000
000000000001101111000000000000001111001111000000000000
000000010000010101100000000011100000010110100000000000
000000011010000000100010000000000000010110100000000000
000000010000000111100011111011001110100001010001000000
000000011010000001000011010101101100010000000000000000
000000110001000111000000000001000000000000000100100000
000001010000100000000010010000100000000001000011000000
000000010110000111000000001011111100111000000000000000
000010110101010111100010011011011011100000000001000000

.logic_tile 12 14
000000000001010000000011100101111100101001010110000000
000000001010101101000100001101100000101011110000000000
011100000000000000000011100000000000000000000000000000
100100000000000000000100000000000000000000000000000000
010000100001000000000110000111011100010101010100100100
100001000001110001000000000001100000101001010010000000
000000000000001001100000001011011110111100000010000000
000000000110101011000010111011010000111101010000000100
000100110000001000000011100011011101110001110010000100
000001011100000001000011100000111010110001110000000010
000000010000000111000010011011001110100001010000000000
000000010001000000100111101001111010100000000000000000
000010110000000000000010010101011001110000010000000000
000000010000000000000111011111011101100000000001000000
110000011010000000000110001011001110101000010000000000
100000010000000000000000000101111001000000010000000000

.logic_tile 13 14
000000000001011000000010000000001001011110100100000001
000000000000100101000110001111011000101101010000000000
011000101000001111100000000001011111110001010000000001
100001000000101111100000000000011000110001010010000000
000000000000000111100000000000000000000000000000000000
000000000110001101100011100000000000000000000000000000
000000000000010111100000000000011110110001010000000000
000000001010000000000000000101011110110010100010000010
000010010000001000000010000000000000000000000000000000
000000010000001011000100000000000000000000000000000000
000000011100000000010111100001001100010111100000000000
000000010000000001010000001011101011001011100010000000
000001010001001000000011000111111100101001010001000000
000010010000100001000000000101010000101010100000000010
110000010000100000000111100101111101101100010000000000
100000010001000001000000000000001101101100010001000000

.logic_tile 14 14
000110100000000000000000000011100000000000001000000000
000101001100001001000000000000100000000000000000010000
000000000000100000000000000011101000111100001000000000
000000000001010000000000000000000000111100000000100000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001000000000000000000000
000001000000100000000000000011101000111100001000000001
000000100001010000000000000000000000111100000000000000
000110111011000000000000000000000000000000001000000000
000000010000100000000000000000001110000000000000000000
000010010110000000000011100011101000111100001001000000
000001010000000001000000000000000000111100000000000000
000000011111000111000000000000000001000000001000000000
000001010100100000000000000000001110000000000000000000
000001010000000101000000000011101000111100001000000000
000010110000000000100000000000000000111100000000100000

.logic_tile 15 14
000010000000100001000000000011011111111000100100000000
000000000111000000100010011001011100111100000001100000
011000001110000000000000000011001000010111110100000100
100000000000000000000000001011110000010110100000000001
010000001110100000000011100111111010010111100000000000
110000000101000000000100001001001110001011100000000000
000001000000000000000000010000000000000000000000000000
000000100000001001000011010000000000000000000000000000
000101010001010011100111010011011010010110100100000100
000100111010100000100011101011011001101101010010000000
000000011100100111000000000001001111110000010101000100
000000010001011001000000000001101010110010110000000000
000011111011000011100000010111011100010110100101000000
000010110000100000100010000111101001011110100000000100
000000011110010000000000000001000001010110100100100000
000000010000101001000010001111101110111001110000000101

.logic_tile 16 14
000000100000000011100111100000000000000000000000000000
000000000000001101100111100000000000000000000000000000
011000000000101000000011101001011010100101010110000101
100010000001001011000000001101101110010101100010000000
110000000000001001000011111001001111101001100100000000
010000000001001011100011000001101111010101100011100001
000001000000001011100111110001011101000000000000000000
000000000000001011000111011111001010000110100000000000
000000010000000000000000000011111101100101010110000000
000000010000000000000010100101011110010101100010000010
000000010100001011100111010111111010101101110110000000
000000010110011111100111000101011011000100100000000010
000000011110000111000111100111011000110100010100100001
000000010000001001000111101111011011100010110010000010
000000010000000001000011100011101110110100010100100100
000000110000000000100100000111101000010001110001000010

.logic_tile 17 14
000000000001010000000000000000000001001111000000000000
000001000000100000000010110000001111001111000000000010
011000000000000111000000010001100000010110100000000000
100000000000000000100010000000100000010110100000000010
010010100001110011100000000000000000010110100000000000
010001000000110000000011011011000000101001010000000100
000000000000000111000010001011011011101101110110100001
000000000000000011000011100011011010000100100010000001
000000010000000000000000000011111010111000100110000000
000000010000000111000011100011111010011101000010100010
000000010000000111000111000000000000010110100000000000
000000010000001111100000001111000000101001010000000010
000000010100000000000000000111111111110100010100000000
000000010000000000000010110011011010010001110011000011
000000010000001000000010110011011101101101110100100001
000000010000000011000111101101001000000100100010100000

.logic_tile 18 14
000000000110000000000010100000000000001111000000000000
000000000000000000000110110000001011001111000000100000
011000000000000000000000000000011010000011110000100000
100000000000000000000010010000010000000011110000000010
110000000000110000000110001111111010100101010101000001
010000000000011001000011001001011111101010010000000010
000000001110001000000110001111011110101101110110000001
000000000000001011000011101111111100000100100010000001
000010010000000111000010000011001011111000100100100001
000000010001010000000010111111101100011101000000000011
000001010000001000000000000000000000001111000000000000
000010110000001111000000000000001001001111000000100000
000000011010000001000010000000000000010110100000000001
000000010000000000000000001001000000101001010000000000
000010110001000000000111100111001111110000000110000001
000001010000100001000010011101011010110011110010100001

.ramt_tile 19 14
000000000001110000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000011100000000000000000000000000000000000
000010110000010000000000000000000000000000
000000011101010000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010111000000000000000000000000000000
000010110000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000

.logic_tile 20 14
000011100001110000000010100000000000000000100100000000
000011101100111101000010100000001001000000000000000000
011000000000000000000000010000000000000000000100000000
100000000000000000000010010101000000000010000000000000
010000100000110000000011110000011010000100000100000000
110000001100110101000010010000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000010101001000000000010000000000000
000001010000000000000110001111001010011000100000000000
000010010000000001000000001001011111010100100000000000
000010111010000001000000010111011000010000000000000000
000000010000100000000011011011111011111001010000000000
000000010000011000000110100000000000000000000100000000
000001010000100001000000000011000000000010000000000000
010001010000011000000000001001011101001110000000000000
100010111000101011000000000111011100000110000000000000

.logic_tile 21 14
000000000000001000000111001000000000000000000100000000
000000000001010011000010101111000000000010000000000000
011001000000011111100010101101011011101011110000000000
100010000000101011000000000011111001000110000000000001
110000001011011101100110010101001000001111000000000000
100000001110000001000011111001011011001011000000000000
000000000000000001100110100011101100000001010010100011
000000000000000000000000000111110000000000000001000001
000000011010000000000000010111101011000011010000000000
000000010000000000000011010001111010000011000000000000
000000010001000001100000010111111101000110100000000000
000000010000000101100011000000001000000110100000000000
000000010000000000000000000000000001000000100100000000
000000010000001111000000000000001000000000000000000000
000000010000000101000010100101001010101000000000000000
000000010000000000000010100000100000101000000000000000

.logic_tile 22 14
000000000001010000000000000101111110001111000000000000
000000000000100000000000001011111011001011000000000000
011010000000000000000000010011100000000000000100000100
100000000110000000000011100000000000000001000001000000
110000000110001000000110100111101010010110100000000000
110000000010000001000010011101111101101001000000000000
000010000000000001000110010111111010010000100000000010
000000000110101001100111111111011010010000110001100000
000010010000000000000000011000011110000110100000000000
000001010000000000000010010101011101001001010000000000
000000110001000011100000001001101100010110100000000000
000001010000000001000000001111110000000010100000000000
000000010001010000000010010000011100000100000100000100
000000011100100000000010100000000000000000000000100100
110000010000000001100000011011001011000010110000000000
100000010000000000100010011111111010000011110000000000

.logic_tile 23 14
000000000000010001000010000000001010000100000100000000
000000000000100000000000000000010000000000000000000001
011001000001001000000000000111001101000010000000000000
100010100000101011000000001001001101000000000000000010
010000000000000111100010101111111011000110000000000000
110000001110000000100111011111101110000001000000000000
000000000000011000000000000000000000000000100110100001
000000001010100001000000000000001000000000000000000000
000000010000010000000000000000000000000000100100000000
000000010000101111000000000000001010000000001000000010
000000011110000001000010000000011000000100000100000000
000000010100000001000000000000000000000000000000100000
000010010000000111000000000000011100000100000100000000
000001010000000000100000000000000000000000000000000001
110000110001010101000110001011100000101001010000000000
100000010000001101100010110111000000000000000000000000

.logic_tile 24 14
000000000000000000000000001011111100100000010010000000
000000000000000000000000000011101011101000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000111000000000000000000000000000000
010000000000100001000100000000000000000000000000000000
000000100000000011000000000011111111100000000000000000
000001000010000000100000000101011101110000100000100000
000010010001010001000000011011101101101000010000000000
000001010000100000000011010111101100001000000000000100
000000010010000001000110001000000000000000000100100100
000000010000001001000100000111000000000010000000000110
000000010000000000000000001000000000000000000100100000
000000011010000000000000000101000000000010000001000000
110001010000000001000010000000000000000000000000000000
100000110000000001000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000011110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
011000000000000000000000000000000001001111000000000000
100000000000000000000010100000001011001111000000000000
110000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000001100000000001100000101111010000000000
000000000000000000000010000000101110101111010000000000
000010110001000000000000000000000000000000000000000000
000000011010100000000000000000000000000000000000000000
000000010000000000000000000101100000010110100100000000
000000010000000000000000000101001110011001100000100000
000000110000011000000110000000000000000000000000000000
000001010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000101000111000010001001011111111000100100000000
000000000000101001000010110011011111101000000000000010
011010000000000000000111000111011000011011100000000000
100000000000000000000011101101011001010111100000000000
000000000000000011100111010011011001100000110000000000
000000000100100000000011110011111101000000110010000000
000000000000100000000000000011101001010000100000000000
000000000001010000000000001111111101110000100001000000
000000010000000111000011100000000000000000000000000000
000000010000001001000100000000000000000000000000000000
000000010000011001000111001111001010100100010100000000
000000010000001011000110010111111000101000010000100001
000000010000100001000111100001001101101000000100000001
000000010000000000000111000101001100101110000000000100
110000110000001000000011100001011101100000010100000100
100001010000001011000110000001001100010001110000100000

.logic_tile 3 15
000000000100000101100110010101111110110100000000000000
000000000000000000000010001001111100101000000010000000
011010000000001000000000010000000000000000000110000000
100000000000000011000010000111000000000010001000000000
010000000001010111000010010101001111000110000000000000
110000101010000000000111001111101010000010000000000000
000000000000000001100000011111001101010111100000000000
000000001110000001000011010101001110000111010000000000
000010110000000001100000000000000000000000100111000000
000000010010000001000000000000001010000000001000000000
000000010000000001000010011000000000100000010000000000
000010110000000000000011010101001100010000100000000000
000010010001001001100111001011111101010111100000000000
000000010110101111100000001111101000001011100000000000
110000010000001000000010110011111000110100000010000000
100000010000000001000011010001111001010100000000000000

.logic_tile 4 15
000100100000100011100010110111111011100000000000000000
000001000001000000000010001011101111000000000000100000
011000000000000101000010101001011011100001010000000000
100000000000000101000111100011111110000010100000000000
110000100001000111100011100000000001000000100100000000
110010000100100000000110110000001001000000001000000000
000001000000000111000010000101001100111001110000000000
000000100001001101000010111011001000000111010000000100
000100110001111000000111111111001111000110100000000000
000100010110000101000010100101011101001111110000000000
000000010000001011100110001001111111110110100000000000
000000010000001011100110011101001101110100010000000010
000001010001010011100111000001111001000010000000000000
000000011010000001000010011101101000000000000000000000
110000010000000101000110010011101110000010000000000000
100000010000000011100010001001001011000000000000000000

.logic_tile 5 15
000100000000010001000000001001011110100010110000000000
000000000101010101100010011101001010010111110000000000
011000000000000101000010101000001101000000010010000000
100000000000000000000000001111011101000000100000000000
010001100000100001000000001001101110000010000000000000
010010001001000000100000001011101000000000000000000000
000010000000001001100011101011011010010100000010000000
000001000000001101000010001101001111000100000000000000
000110110001010111000000010011011000010100000000000000
000000010000001111100011110111001111001000000010000000
000000011110001000000111011011111110000110100000000000
000000010000000111000110001111001100001111110000000000
000001010010000111100111101000000000100000010100000000
000000110000001101100110001011001101010000100000000000
110000010000000111000010111111101101111111000000000000
100000010000001111000110000101111111010110000000000010

.ramb_tile 6 15
000000001000101000000000010011101100000000
000000010000000111000011010000110000000000
011000000000000111100011110111101110000000
100000000110001111000011010000110000000000
010000001110000000000000010001101100000000
010000000010010000000011110000110000000000
000100100001110011100000001001101110000000
000001000001010000000011110001110000000000
000000010001000000000111001111101100000010
000000010000000000000011100111010000000000
000001110001010001000010000011001110000000
000011110110000000000100001101110000100000
000000010000000000000111000011101100000010
000010010000000000000000000001010000000000
010000010000000111100010001101101110000000
010000011010000111100000001101010000000000

.logic_tile 7 15
000000101000000000000110110101101101000100000000000100
000000001100000000000010100111001010010100100000000010
000000000000100111000000001101111011001001000000100100
000000000001011111000000001011101010001010000000000000
000000100000010000000000001111011010000001110000000100
000000101010010000000010110101101001000000010001000000
000000001110000111100010101011011011010000000010000000
000000000000001111000100000101001100100001010000000010
000000110000000101000000001101001001001101000000000000
000001010010001101100000000101111000001000000000100010
000000010000000101100010111111111110000001010000000001
000000010001000000000111000001010000000000000000000000
000010010000001101100000011111011111001101000010000010
000010010000000101000010100101011000001000000000000000
000000011100000001000111101101111101001000000001000010
000000010000001101100010110111011010001110000010000000

.logic_tile 8 15
000000000000001111100110000000000001000000100100000000
000000000000100011100000000000001000000000000000000000
011000100000000001100000010001000000000000000100000000
100000000110001101100011000000000000000001000000000000
000000001010001000000000000000001100000100000100000000
000000000000001111000000000000010000000000000000000000
000000000000101000000000000000000001000000100100000000
000000000001001111000000000000001000000000000000000000
000001111010000101100110110111001011001101000000000000
000011010000011111100111101111001001001000000000100000
000000010000000001100000000000000000000000100100000000
000000010000000000000000000000001100000000000000000000
000000010011011000000011100101111101001000000000000000
000010010110000001000000001111001001001101000000000000
000000011000000000000000000011001100010000000000000000
000000010000000000000000000001101001100001010000000010

.logic_tile 9 15
000100000000000101100111110011101101001101000000100000
000100000000000000000110101001011010000100000000000000
011001000000001111100000010111111011000001010000100000
100010000100001111100010100001001100000001100000000000
010000101010000000000111001001111101010000000000000000
110001000001000000000010101011001011010010100000000000
000000000000000111100010100111100001101001010110000000
000000000000000000100000001111101110011001100010000010
000000010000000000010111010000011111110001010110000000
000000010000001101000011111011001001110010100010000010
000000011001011111000000010111001101111001000100000000
000000010110100111000011010000001110111001000000100000
000000111010000001000011010001001011011100000000000000
000001010000000000000110000000111100011100000010000000
000000010001001001000010001111011000101000000100000000
000001011010100011100000000111100000111101010010000101

.logic_tile 10 15
000011000001001000000011111101101100110011000000000000
000010000000100001000011100001001011000000000000000000
011001000000011000000000000001001011000000010000000000
100010000000100101000000000101001111000001000010000000
010000000001010011100010000111000000000000000100000000
100000000011001111000000000000000000000001000000000011
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010110000010101000000000000000000010110100010000000
000000010000000111100000001001000000101001010000000010
000000011110000000000000000000001110000100000110000000
000000110001000000000000000000010000000000000000100000
000000011011010000000011101001011110010111100001000000
000000010000011001000000001101101100001011100000000000
110000010000001000000000010000000000000000000000000000
100000010000000111000011110000000000000000000000000000

.logic_tile 11 15
000010101001000001000000010001011001000010100000000000
000000000110100000000010000101001101000010010000000000
011000000000100111000010100111101111000101010100000101
100000000001001101000100000111101011000110100000000010
010000000000001101000000001000011101000011100000000000
100000100000001011100000000001001101000011010000000000
000000001000001111000000011001000000010000100100000100
000000000000000001000010001011101010110110110000000000
000010110000001101000000000111101101010000110000000000
000001010000000001000000000101101010000000010000000000
000000011110100001100111001011111001101000010000000000
000000010000010101000110000001001111000100000000000000
000001010001011111100000001001101111000010000000000000
000000010100001101100000001011101010000111000000000000
110000011100100000000110101111001100010000100100000000
100000010001000000000010010101001000010001110000000010

.logic_tile 12 15
000000100001000000000000000101100001010110100000000000
000011100000100000000000001011001001000110000000000000
011010100000000111000010110111011101101000000000000000
100000000000000000000111011111101111011000000000000000
000000000001010111000111001111011000101111010100000000
000000000000101111100110111101001100111111100010000000
000000000000001000000011101011111101101000010000000000
000000001100000001000110111101011111001000000000000000
000010110001000001100010000111101011100000000000000000
000001010000000111000010111011111100110000100000000000
000000010000000000000111101101001010111110110100000011
000000010100000001000110111011101101111101010000000000
000010110110001000000011100011001011101000000000000000
000011110111001111000011101111001001111000000000000000
110000010000000000000010101011111111000001000000000000
100000010000000000000111101001011111100001010000000000

.logic_tile 13 15
000010100100000000000110101111111110010101010101000000
000001000110000000000010110011010000101001010000000000
011000000000100101000000000001100001011001100100000100
100000000000001101100011101011001111010110100001000000
010000101001000101000000010001111010100000000000000000
100001000110100000100010100111001010111000000000000000
000000000000000000000000000011011001000110100000000000
000000000000000111000000000000111000000110100000000001
000010110000010000000111010111001001000011100000000000
000000010000100111000110000000111001000011100000000000
000000011100001000000000000011111110101001010010000000
000000010000000001000010001101100000010101010000000000
000000110000000001000000000000000000000000000000000000
000001010000000000100010000000000000000000000000000000
110001010000000001000000001011001000111100000100000000
100010010000000001100010011111010000111101010000000001

.logic_tile 14 15
000000000110000111000000000111000000000000001000000000
000000100110000000010000000000000000000000000000010000
000000000000000000000000000011001000111100001001000000
000000000000000000000000000000000000111100000000000000
000001001111000001000000000000000001000000001000000000
000000100001100000000000000000001101000000000000000000
000100000000000011100000000101001000111100001000000000
000000000000000000100000000000000000111100000010000000
000000011100001000000000000001000000000000001000000000
000000010000001101000000000000000000000000000000000000
000001010000100000000000000011001000111100001000000000
000000110001000000000010110000000000111100000010000000
000000010000011000000000000000000001000000001000000000
000001010000001011000000000000001010000000000000000000
000001010000000000000000000011001000111100001000000000
000000110000000000000000000000000000111100000010000000

.logic_tile 15 15
000001000000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010101110000000000000000101100000011111100110000000
000000001111010000000000000000101110011111100000000010
000000001110100000000011010000000000000000000000000000
000001000001010001000011000000000000000000000000000000
000001010001110000000000000000000000000000000000000000
000010111111010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010011010100001000000001101111110111110100100000000
000001010001010000100000001101010000111111110000100100
110000010000000000000000000000000000000000000000000000
100000010000000000000010100000000000000000000000000000

.logic_tile 16 15
000000000001000000000000000111011000100000110000000000
000000000000000111000000000101001000010000100000000000
011000000110000101000000000001111111110111110000000001
100000000000000111100000001111001000111001110000000000
110000000000000101000111101101111011110100010110000001
010000000000000111100000000101011111010001110000000000
000000100000001111100000000000000000000000000000000000
000010100000001011000011000000000000000000000000000000
000000010000100000000000010001101010101100000000000000
000000010001000000000010100101001011010100000000000010
000000011110001001000011100000000000000000000000000000
000000010000000111000100000000000000000000000000000000
000000010100011000000000000000000000000000000000000000
000000010000100111000010100000000000000000000000000000
000000010000000111000010001101111101110100010100000000
000001010000000000000000001011001100100010110011000011

.logic_tile 17 15
000001000000100000000111100101111111000011010010000000
000010100011001001000100000001011001000011000000000000
011000000000001001100000011111001110101000000010000000
100000000000000111000010000011101111101001000000000000
110000000000000000000000001001000000000000000010000000
010000001000000000000000000001100000101001010000100101
000000000000010000000111111000000000010110100000000000
000001001000100001000011100001000000101001010000000010
000001011010001011100111110011111110100000110000000000
000010110000001111100110000111001111010000100010000000
000001010000000101000111110011011100101101110100000000
000010110000000001100111010111001101001000010010000000
000000010000000101000010001101101101010110000000000000
000000010000001111100010101111101011000110000000000000
000000010000000001000010001111111100110000000100000100
000000010000000101000011111011011110111111000000000000

.logic_tile 18 15
000001000000000000000111110000000000000000000000000000
000000101100000000000010100000000000000000000000000000
011000000000000101100110101111111101000010000000000000
100000001100000000000000000001101001000000000010000000
010000000000001111000000000001001010111000100110000001
010000000000000111000000000011101010011101000010000010
000000000001000000000000001011001110101101110110100001
000000000000100000000000000011001111000100100010000001
000000010110001000000000000000011000000011110010000000
000000010001011111000000000000010000000011110000100000
000000010000101001000111101111111101000010000000000000
000000010001001001100000001011101111000000000010000000
000010010000000111100000010000000000000000000000000000
000000010001010000100011010000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000000010000000000000110010000000000000000000000000000

.ramb_tile 19 15
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000101111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010111110000000000000000000000000000000
000001011010000000000000000000000000000000
000000110000000000000000000000000000000000
000001011110000000000000000000000000000000
000000011100010000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000001010000111000110011001101110010110000000000000
000001000000000000100011111111101111000110000000000000
011000000111100101000011110011111111000010000000000000
100001000100010101000110010101101110000000000000000000
010000000001001111100110000011001000100000000010000000
010000000010001111100100001011011010000000000000000000
000000000000000001000111100101100000010110100000000000
000010101010000000100110111111100000000000000000000000
000010010000000001100010000011111101000010000000000000
000000010000000000000011110111011010000000000000000010
000001010000000111000111100101011001100110110000000110
000010010000100000000011110001111000100000110000000000
000000110001011111000110110101111111100110110000000100
000000010000001011000011111101111000010000110010000000
110000010000100001000110000000000000000000100100000000
100000010001001111100010010000001101000000000000000000

.logic_tile 21 15
000001000000010000000010100111000000000110000000000000
000010000001010000000110100000001111000110000000000000
011000000000000101000010100011011010000010000000000000
100000000000000101100010110101101011000000000000000000
010000000000001011100111100001111101010110100000000000
110000000000000111100111111001111000000100000011000100
000000100110010011100010101001111011100000000010100000
000000001101111101000111100001111010000000000000000011
000000011010001000000000000000000001001001000000000000
000000010001010011000011110101001110000110000000000000
000000010000000000000110000000001100000100000100000001
000000011010000000000000000000000000000000000010100000
000000010000000111100111001001011110100000000000000001
000000010000001001000100001001101110000000000000100000
110000010000011111100000001000000001000110000000000000
100000011100100001000011001111001011001001000000000000

.logic_tile 22 15
000000000000001001100000010001011001001000000010000000
000000000000000011000011011101001001001001000000000001
011010100001000011100010111000001001000010000000000000
100001001010100101100010000101011111000001000000000000
110000100000000000000110101111101011011100000010000010
110010101100001101000010100011111010001100000000100000
000000000000011101000000001011011001010000110010000011
000000000000000001000010111111101001000000110010000000
000000010000000000000010111111111011100000000010000000
000000010000000000000110101011011110000000000000100000
000010110001011011100000000101000001001001000000000000
000000010000000101100010110000101100001001000000000000
000000010000000000000011101011001011100000000010000000
000000010000000000000000000111101111000000000010100000
000010010000000101000010000001000000000000000100000000
000000011000001101100110000000000000000001000000000000

.logic_tile 23 15
000000000000100000000000001000001101100011110000100001
000000000000010101000010110001001111010011110010000000
011000000000001101000000011000000000000000000100100100
100000101110000101000010010111000000000010000000100000
010010000000010000000000000101111101000010000000000000
010001000000100000000000000001111010000011000000000000
000010100000001101100000010111111100111110100000000000
000000000000000011000010101011100000101001010000000000
000010110001010011100010001101111001000110000000000000
000001010000100000000100000101101101000001000000000000
000010110000000000000110010000000001000000100100000000
000001010100001101000010000000001010000000000000100100
000000010000000001100000000000000001100000010000000000
000000010000100000100000000111001000010000100000000000
110000010000000000000010000001111000101000000000000000
100000010000100111000100000000010000101000000000000000

.logic_tile 24 15
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000111100000000000000000100110000000
100000000000000000000000000000001101000000000001100000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001000000100110100100
000010100000000000000000000000001001000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000011110100000000000000000000000000000000000000000000
000010110110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000011110000000000000000000000000000000000000000000
100000011010000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000001011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
001000000001000011100111100011101111010000110000000000
000000000000100101000100000000011000010000110000000000
000000000000001000000000000011101011001001010000000000
000000000110000001000000000000011100001001010000000000
000000000000001001100011101101001100000001010000000000
000010000000001011000000001011000000101001010000000000
000000000000010000000000000011011101000000000000000000
000000000000000000000000001011011101001001010000000000
000010100000001111100110100111011111000110100000000000
000000000100000001100100000001001110001111110000000000
000010100000001111000111100011101010000100000001000000
000000000000000101000010001001101000001100000000000000
000001000100100000000000000000000000000000000000000000
000000100001011001000011000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 3 16
000000000001111000000110001011111000000110100000000000
000001000010000001000000000011001110001111110000000000
011000000000001101000000001101101100000001010000000000
100000000001011111100011110101000000010110100000000000
010000000011000001100011110101111110010000110000000000
110010100010101111000010000000111000010000110000000000
000000000110001011100000010000000000000000000100000000
000000000000001001100011010101000000000010001000000000
000100100001000000000111000011101001010111100000000000
000001001010100101000000000111011111001011100000000000
000000001100001001000000000000011000000100000100000000
000000000000001101100000000000010000000000001000000000
000000000101000001000111101101001100000000110000000000
000000001110000000100000000001111010100000110000000010
110000000000000000000110000000001110000100000100000000
100000000000000000000110010000010000000000001000000010

.logic_tile 4 16
000011000101001000000110100001000000101001010101000000
000000000110000001000010110001100000000000000000000000
011000000000000000000000000001000000001001000000000001
100000000000000000000000000000001001001001000000000000
010001000100000000000011100111001110101000000100000000
110010101010001101000110100000100000101000000001000000
000010000000000101100000000000001110110000000100000000
000000000000000000000000000000011011110000000000000000
000000000001000000000000000111101010000010000000000000
000000001010100000000000001001101111000000000000000000
000000000000001000000000000000000000001001000000000000
000000000000001001000000001111001110000110000010000010
000000000000010000000110011111100000101001010100000000
000000000110001101000010000101100000000000000000000000
110010000000000000000110010111111100101000000110000000
100001000000000000000010000000100000101000000000000000

.logic_tile 5 16
000010101001000001100110100000001000010100000000000000
000000000000100000000010111011010000101000000010000010
011000000000001000000111000111011000111001110000000000
100000000000000001000100001111001011000111010000000000
010001000000100011100110000001011010011001110110000100
010000000010001101100010011101011111111001100011000010
000000000000000111100011111011011101101000110000000000
000000000000001011000110001001011110011000110000000000
000010000100101001100010011101111101110111110000000000
000000000100001011100010010111001100100001010000000000
000000000000000011100111110111111010000001000000000000
000000000000000001000111111001101100001001000010000000
000000000000000111000111011011011110000001100000000000
000000000100000000000011101101111011000010100000000000
000110100000101111000110010111001011000110100000000000
000000000001000011100011110101101101001111110000000000

.ramt_tile 6 16
000000100000100000000000000011011010000000
000000000000000000000000000000110000000000
011010000000000000000111010101111000000000
100001001000000000000111010000010000000000
110000001100000111000000000011111010000000
110000000000001111000011100000110000010000
000010000000000001000000011011011000000000
000000000000000000100011011001010000000001
000011100000100011100111000011011010000000
000010001010000111000011010101010000000000
000010100000000000000011101111111000000000
000000000000000000000000000111110000000001
000011001000000101100010000101011010000000
000010100000000000000100001011010000000000
110000000001000111000110100111011000000000
110000000000000001000100001101010000000000

.logic_tile 7 16
000100000011000001100111111011111011001001000001000000
000000000000100000000110001111111101001010000000000000
011101001110000000000111101111001100101011110000000000
100000101010000000000000001001111011111011110000000100
000000001000100011100000000101100000000000000100000000
000010000100010000000010010000000000000001000000000000
000000000000101011100000001011101000010000100010000000
000000000001001111000010011101111101010100000000000000
000000000001110111000010100101111101001000000000000000
000000000000100000100110000111101101001110000000000001
000001000000100001100110000101100000000000000100000000
000000100001010000000010010000000000000001000000000010
000011000000000101000110101001001100010111100000000000
000010100001010000100000000111101010001011100000000000
000000000000100111100111000000000000000000000100000000
000000000001010000000100000001000000000010000000000000

.logic_tile 8 16
000000101000001001000010111111101000010000000000000000
000011100110000101100010000101111111010110000000000000
011000000000000001100010101011111001010110000000000000
100000000000001001000111000011111011111111000010000000
010010100001001111000000011111101010010111100000000000
100001000110101111100011110001001010000111010000000000
000000000000000111000111110101111110101001000000000000
000000000000001111000011110001111100010000000000000000
000110000001010101100000010101011000111111110010000000
000000000111010000100011001001101101111001010000000000
000000000000000101100111100000000001001100110000000000
000000000000000000100011111111001010110011000000000000
000110100000000011100111000011100000000110000000100000
000000000000000000100111000111101000011111100000000000
110000000000000000000011010000000001000000100100000010
100000001000001111000011010000001001000000000001000000

.logic_tile 9 16
000000000110000000000000010011011010000100000000000000
000010100000000111000010000111011001010000000000000000
011000000000000111000000000101011000111000100110000001
100001000001010011100000000000001011111000100000000000
110010100001000111000011110111011110101000000110000000
110001101001100000000111100101000000111101010000000010
000000000000001000000111011101101101000110100000000000
000000000000001011000010001011101000001111110000100000
000000001000001111000011000000011110111001000110000010
000000000000000111000100000001011010110110000010000000
000010000000000000000111110000000000000000000000000000
000000000110000000000111010000000000000000000000000000
000010000000100111100010001011011010100010000000000000
000000000000011001000100001011101011001000100000000000
000100000000000000000000010000000000000000000000000000
000000000100000001000011110000000000000000000000000000

.logic_tile 10 16
000000000001011000000000001101011110010100000000000000
000000000110000101000010010111111111011000000000000000
011000000001000101100000000000001000000011110000000000
100000000000100000100000000000010000000011110000000000
010010100000001001000000000011111010100000000000000000
100000000110000001000011111011001000000000000000000000
000000100000000000000110000101101110011100100100000100
000001000000000001000000000101101100001100000000000010
000010000001010011100111110000000000000000000000000000
000001000111000000100110110000000000000000000000000000
000000001110000001000010001101011101111000000000000000
000000000000000000100010000001011101100000000001000000
000110000000000101100111000111100000000000000110000000
000100000100000000100100000000000000000001000000100000
110000000000001101100000011111011110000110100000000000
100000000000000011000011101111001101000000010000000000

.logic_tile 11 16
000011000001000101100011110011000001000000001000000000
000011100000100000000010110000001110000000000000000000
000000000000001000000000010011101000001100111000000000
000000000101011111000011000000001000110011000000000000
000011100000010000000000000111001000001100111000000000
000010000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000000001000000000000100000110011000000000000
000000000111010011100000000001001000001100111000000000
000000000000010000100000000000100000110011000000000000
000001000000000000000000000001001000001100111000000000
000000100000000001000000000000100000110011000000000000
000000000001000000000000010000001001001100111000000000
000010100100100000000010110000001000110011000010000000
000010000000000111000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 12 16
000000100000001000000010010001000000000000001000000000
000011001111001111010011010000101010000000000000000000
000000000000001111100011100001101000001100111000000000
000000000000000011000111110000101100110011000000000000
000011100000001111100111100111001000001100111000000000
000110000000000111000010000000001001110011000000000000
000000000000010101100000000101001001001100111000000000
000000000000101111100000000000101000110011000000000000
000000000000010101100000000101001000001100111000000000
000000000000100000100000000000101000110011000000000000
000000000000000000000000000101101000001100111010000000
000000000000000000000000000000001010110011000000000000
000010000110000111100000000001101000001100111000000000
000001000000000111000000000000101110110011000000000000
000000000010000000000000000001101001001100111000000000
000000001000000000000000000000001010110011000000000000

.logic_tile 13 16
000010001000101011100111100000001000111111000100000000
000001100100010111100010010000011101111111000000100000
011000000000000111100011100000000001001100110000000000
100000000000001001000100001011001010110011000000000000
000000000000010001000110100111011001101000010000000000
000000000000000000000000001001001011010000100000000000
000000001100001000000010101101011000100000010000000000
000000000000001111000100001111101000100000100000000000
000011100100010000000111010001111110000111000000000000
000000001100101001000011000000011111000111000000000000
000001000000000111100000000111000000001100110000000000
000010000000000001100000001011000000110011000000000000
000010100111011011100110000000011000110100010000000000
000000000110000111000000000011011000111000100010000000
110000001101010000000000010101011101010110110110000000
100000000000000000000011110000001100010110110000000000

.logic_tile 14 16
000001100101010000000000000000000000000000001000000000
000001000000010000000000000000001011000000000000010000
000000000000000000000000000111101000111100001000000001
000000000000000000000000000000100000111100000000000000
000011100000000000000111100011100000000000001000000000
000000001010010000000100000000000000000000000000000000
000000000000000000000000000111101000111100001000000000
000000000000000000000000000000100000111100000010000000
000110000001010000000000000011100000000000001000000000
000000001110000000000000000000100000000000000000000000
000000000000000011100010100111101000111100001000000010
000000000000000000100000000000100000111100000000000000
000000000011010011100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000000000011000111101000111100001000000000
000000000100000000000100000000100000111100000000100000

.logic_tile 15 16
000101000100101000000000000111011100110111110100000000
000110000001000111000000000000111011110111110001000001
011000000000000001100110111001011011000001010000000000
100000000000000000000111010111001100010010100000000000
000010001100000001100111111101011000010111100000000000
000001000000001111000011100111011101001011100000000000
000000000000100111100111000000011101111111000100000000
000000000001010000000100000000001111111111000010000001
000000000000001101000111010001101011011110100100000000
000000000000000101000111100000011011011110100001000000
000010000000001101000111100001101110010100000000000000
000001000000000101000000000011111010001000000000000000
000010100111010000000010010111001010011111000100000000
000000000000000001000010000000011010011111000000100000
110000000000000001000000011101101100100000000000000000
100000000000001001000011010011001101101001010000000001

.logic_tile 16 16
000000000000001111100000001111011101000010000000000000
000000001100000001000000001001011110000000000000000001
000000000000000001100000001000000000001001000000100000
000000000000000000000011111011001011000110000000000000
000000000101111001100000001101101100100000000000000000
000000001111010001000011110101001000101001010000000100
000000001110000101000000001001011010100000110010000000
000000000000001111100010011111001000000000110000000000
000000000000000011100000001101111010110100000000000000
000010000000000111000011100101101000101000000000000000
000001001100100111000111101000011110000001010000000000
000000100001000000100000001011000000000010100000000000
000010100000001000000000000011111000101001010000000000
000010000001011011000000000101001101000001000000000000
000001000000100111000000000101101100110000100000000000
000010100001000000000010000101001000010000100001000000

.logic_tile 17 16
000010000000001000000111100011000000100000010000000000
000001000000000101000110100000101000100000010001000000
011000000000001101100000010000000000000000000000000000
100000001000001111000011110000000000000000000000000000
010000100000000101100011101011011110100110100000000000
010000000000000111000000001101011101101001010000000000
000001000000000101100011100011111000111000100100000000
000010100000000000000010110101111111011101000010000000
000000000000000111100011100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000101000000011101011001101100000000000000
000000000000000000000011010011001000101000000000000010
000000000000000111000111101101101000111111110000000000
000000001100000000100110010101111110011110100000000010
000000000000001000000000010111001011110100010100000001
000000000000000011000011100101111110010001110010000000

.logic_tile 18 16
000000000000000000000000011101101011000010110000000000
000000001100000111000011111001111110000010100000000000
011000000000000000000110100101000000010110100000100000
100000000000000000000011100000100000010110100001000010
010000000000000000000110100101100000000110000000000000
010000001110000000000011100011001110010110100000000000
000000000000001000000000011000000000000000000100000000
000000000000000111000011100011000000000010000000000001
000001100001010111000000000111101100010010100000000000
000011100000100111100000000000101111010010100000000000
000000000000000111000000000001000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000000000000001000000010000000001001111000000000000
100000000000000000000011010000001001001111000000000101

.ramt_tile 19 16
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000111000111100000000000000100100000
000000000000000000000010110000100000000001000000000001
011000001000101111100111100000000001000000100100000100
100000000001011111000011100000001000000000000000000010
110000000001000111000111011001111110101000000000000000
110000100000000000100110010001100000000000000001000000
000000100000000000000000000111100000000000000100100000
000000001010000000000000000000000000000001000000000100
000000000010001000000000000000000000000000000100000000
000000000010000101000000000111000000000010000000100010
000000000000000000000010101011101100001011000000000001
000000000000000000000011111011101001000011000000000000
000000000000001001000011100011101111001011000000000000
000000001000000101000100001101101001000011000000000000
110000000000000111000000010101001000000010110000000100
100000000000000111000011000000011011000010110000000000

.logic_tile 21 16
000000000000000000000000010101001100000011110000000000
000000000000000101000011111101110000000001010011000000
011000000000000000000000000000011101001000000000000000
100000000000000000000011111111011101000100000000000000
110000000000000101000010100000000001000000100101100000
010000000000000101000011100000001100000000000000000000
000001000000000000000000011001001010000000000000000000
000010000000001101000011101011001111001000000000000000
000000100000000001100111110111111100000000000000000000
000001100100000000000011101111101110010000000000000000
000000001100010011100011101111100000101001010000000000
000001000000001111000111110111100000000000000000000000
000000000000000001100110010101111011000000000000000000
000000000110000000100111001001101001000010000000000100
110000001100001000000010010101000000100000010000000000
100000000000001001000111010011001010000000000000000000

.logic_tile 22 16
000000000000001001100011101101100000101001010000000000
000000000000000101100010110001100000000000000000000000
011000000000011000000000000001011011000010110000000000
100000000000000101000000000001011101000010100000000010
010000100000000000000110100000001010000000010000000000
110001000000000000000111100111011100000000100000000000
000011100001010001100111110111001100101000000000000000
000001100110000000100110100000110000101000000000000000
000000000000001111100110010000000000100000010010000000
000000000000001001100011111001001111010000100000000000
000010000000000000000010100000000000000000100110000000
000000000100000000000100000000001100000000001000100000
000000000000000001100111100011001010000000010000000000
000000000000000000100100000011111110000000000000000000
110000000000010000000000000001011011010110100000000000
100000000000000000000000001001001101100000000000000001

.logic_tile 23 16
000000000001000000000110000000000001000000100100000100
000000000000000000000100000000001001000000000000000000
011000000000001000000000010011000001100000010000000000
100000000000000101000011001001101011000000000000000000
110000000000000000000000001111000001110110110010000000
110000000010000000000000000011001010010110100010000001
000010000001010001000000000000000000000000000000000000
000010001100000000100011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001000001011000000000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000
000000000000000000000011101000001111100011110001000000
000000000000000001000000000001001010010011110000000000
110010101110100000000000000000000001000000100100000001
100000000000000000000011100000001111000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010001100000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110010100000000000000000000000011100000100000110000000
100000000000000000000000000000010000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000001110000000000000001000000000000000000100000001
000000001000000000000000000011000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000010000000010000000000000111111001010100000000000000
000000001000000000000010011111011000000100000000000000
000000000000000000000111000001000000100000010000000000
000000000110001001000000000000101110100000010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001011011010110000100000000000
000000000000000000000000001111101111100000010010000000
000100000000000001100111101000000000100000010000000000
000000000000000000000110011011001001010000100000000000
000000000000001000000000010000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000100000001011000000111100011001101010000100000000000
000000000000000101000110010101011100000000100000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 3 17
000010100001000111100000000000011110000100000100000000
000000000000001001000011110000000000000000001000000000
011000000000001101000010010000000000000000000100000000
100000000000001011000111010001000000000010001001000000
010000000000000000000010001101101101010110000001000000
110001000000000000000000000011111001111111000000000000
000010100000000101000000011000011001011100000000000000
000000000000000000100010010011001001101100000010000000
000000001111000000000110000001111011010000000000000001
000000000000000000000100000000011010010000000000000000
000001000000001111000000000001000000000000000100000000
000010000000001011000000000000000000000001001000000000
000000100010001000010000000000000000000000000100000000
000001000000000101000000001001000000000010001000000000
110010100000000001100000000000011110000000110000000000
100001000000000001000000000000001110000000110000000010

.logic_tile 4 17
000001000010001101100000011000000000100000010100000000
000000100000000001000011110101001000010000100000000000
011000000000000000000110100111000000101001010100000000
100000000000000000000000000001000000000000000000000100
010000000000000101000000010011101010101000000100000000
010000001010000000000010000000110000101000000001000000
000000000000000101100000010111000000000000000010000000
000000000000000000000010100001000000101001010000000000
000010000011000000000110000000011011000000110000000000
000000000100100000000000000000011101000000110010000010
000000000000000000000110010111101011000010000000000000
000000000000000000000110001011101001000000000000100000
000010000010000001100000000101100001100000010100000000
000000000000000000000000000000101101100000010000100000
110000000000010000000110001000000000010000100000000001
100000000000000000000000001011001011100000010000000000

.logic_tile 5 17
000001001110000111100110011000011101001011110110100001
000000000110000000100010000111001100000111110001000001
011000000000011001100010011011111001111101000000000000
100000000000100111000111010111011000101011100000000000
010000100110101000000011111101101010001000000010100000
010001000001000111000111110001011100010100000001000100
000000100000001000000000011111101110111111100000000000
000001000110001011000011111111101100101001000000000000
000001000000001011100010001000011010011111000110000100
000000100000001011100100000011011111101111000001000100
000000000000001011100000000111101010110111110000000000
000000000000000011100000001011111111100001010000000000
000000001100000111000111011001101011100000110000000000
000000000000000000100111111001101100011111110000000000
000000000000000111000011110011111000101100100000000000
000000000110001111100011001001011000101101110000000000

.ramb_tile 6 17
000010000110000000000000000011101110000000
000001010100100000000011100000110000000100
011000000000001111000000000011101100000000
100000000000000111000000000000010000000000
110000100001110000000111100011001110000000
110001000110000000000011010000110000010000
000000000000000000000011111011101100000000
000000000000000111000111111101110000000000
000010100000100000000011101101101110000000
000000100100010000000010111101010000000100
000010101110000000000010011001001100000000
000001000000001001000011010111110000010000
000000000000010011100111000101001110000010
000000000110000000000010111101110000000000
010000001100000000000000001111001100000000
010000000000000001000000000001010000010000

.logic_tile 7 17
000000000001010000000110001111011000111111100000000000
000000000001110000000010001111101001010110000001000000
011000001110101111000000001111101100101011110000000000
100000000011000001100000000001101010001011100000000000
000001000000001001100111101001011100000001010010000000
000010000000000111000100000011111111000010010000000000
000001000100000111000111000000011100000100000100100000
000010000000011111000010100000010000000000000000000000
000000001011001000000111001001111011101111010000000000
000010100000101011000000001111001110001011100000000000
000000000000000111000010101101011010110101110010000000
000000000000001101000010000011011101011010100000000000
000000101100000101100010001101111100000001000001000000
000001000000000000100011100101101011001001000000000000
000001000000010011100011000111011001110001110000000000
000000100000100000100100001011001100011011100000100000

.logic_tile 8 17
000010100010001111000111110101111111100000010000000000
000011000110000001100111110011011111010000010000000000
000000000000000001100111000001101111010111100000000000
000000000010000111000111111111101100000111010001000000
000001000001000000000000011111001000010111100000000000
000010000001101111000010000101011001001011100000000000
000010000100001101100010000011111000010110100001000000
000000000000001111100000000011100000010101010000000000
000010000101110111100000000001101011101011110010000000
000010101010110101000010000001111011110111110000000001
000000000000000101100000010011001101101000000000000000
000000000000000000100011000101101010010000100000000000
000010000100000111100111100111001001000110100000000000
000001001010000001100111101111011110001111110000000000
000000000000100001000010001000011010101101010001000000
000000000000000000100011010001001000011110100000000000

.logic_tile 9 17
000000000100000101000000010000000000000000000100100000
000010000000010000100010000011000000000010000001000000
011000000000001000000000000101100000000000000100100000
100000000000000001000000000000100000000001000000100000
010010100001100011100110011111011100000010000000000000
100111000111110000100010011111101010000000000000000000
000001000000000000000111101111101110100010000000000000
000000101110100101000100001011011110000100010000000000
000000000001010000000000010111111010000000100000000000
000000000001011101000011101011001011010000000000000000
000010000000001001100010000011111100010101010000000000
000101000000000111000011000000010000010101010000000100
000000001000000000000011000001000000000000000110000000
000000001010000111000110110000000000000001000000100000
110000000000000111100011111001011000100000000000000101
100000000001001011100010101111101011000000000000000000

.logic_tile 10 17
000000100001001000000000000000001110000111000000000000
000001000000000111000000001111001011001011000000000000
011000000001010000000110001111111000100001010000000000
100000000001010111000011100011011011010000000000000000
010010000000001000000110000111111101110001010100000100
100000000100000001000011110000011010110001010000000110
000000000000010101000000000001011001100000010000000000
000000000000101101100000000111011100100000100000000000
000000000101011000000110111011011000101000010100000000
000000000110001101000111000001111110111101110000000100
000010100111000001000010000111100001011001100110000000
000001000000100000100000000101101101101001010000000010
000010001001011001100010000101111110000001000000000000
000001000000100101000100001011011100000000000000000000
110000000000001101100010000111011111001000000000000000
100000000001000111000011011011101100001110000000000000

.logic_tile 11 17
000001000000001000000000000101001000001100111000000000
000000100110101011000011100000000000110011000000010000
000001000010000011000000000101001000001100111000000001
000010100000000000000000000000100000110011000000000000
000010000110000000000010000000001001001100111000000001
000000000100000001000000000000001111110011000000000000
000000000000000001000111000001001000001100111000000000
000000000001010000000000000000100000110011000010000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111000000000
000000001100000000000000000000100000110011000000000000
000010101010000000000000000000001001001100111000000000
000001000111010000000000000000001010110011000001000000
000000000000000000000011100000001001001100111000000000
000010100001010000000100000000001000110011000010000000

.logic_tile 12 17
000000000000001111100000010011001000001100111000000000
000000000001010011000011100000101000110011000001010000
000000100000000111100000000101001000001100111000000000
000001000000000000000011000000101000110011000000100000
000001001010000111100111000101001000001100111000000000
000010000001010001100000000000001001110011000000000000
000000000001000011100000000011101000001100111000000000
000000000100100000000000000000101110110011000000000000
000000100001010011100111000011101000001100111010000000
000000001100100000000000000000001010110011000000000000
000000000000000011100111010111001001001100111010000000
000000001100000000100111010000001000110011000000000000
000000000001010111000000000011101001001100111000000000
000000000111110001100000000000101010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101100110011000000000000

.logic_tile 13 17
000000001010111011000000001101000000010110100000000000
000000001100101111100000000111101000000110000000000000
011000000000001011100111011001111111011011100000000000
100000000110000001100010101111001110010111100000000000
010001001010000000000110111011111110111000000000000000
100000100000010000000010001001001000010000000000000000
000000000000000101000110100101101110111000100101000000
000000000000000000100010110000001000111000100000000000
000010100000010000000000000111111101001110100000000000
000001000000000000000000000000101011001110100000000000
000001000100000001000000001101100001110000110100000000
000010000000000000000011111001001011110110110000100010
000010100010001001100000001001101110000001010100000001
000001000000000001000000000101000000101011110011000000
110000000001011011100000011011101011100000000000000000
100000000001001011100011100011111110110000010000000000

.logic_tile 14 17
000000100110001000000110100000000000000000001000000000
000001000010001111000010010000001000000000000000010000
011000001110000111100111101101101001101101110110000000
100000000000000000000100001011101001000100100000000000
010001000000000000000011101000001110111000100000100000
110000100000010000000000000101011001110100010010000000
000000001100001111000111111011001100101000000010000000
000000000001011001000010010011010000111110100001000000
000000100000010101100000001001101110111101010010000000
000001001100000101000010100101000000101000000000000010
000001000000000101000010000111011011110001010000000000
000010100000000000000100000000001010110001010010100000
000000000000000111000000010101101001101100010000000000
000000000000001101000010100000111010101100010000000010
000000000000100000000000000000011011010111000000000100
000000000001011101000000000011001110101011000000000000

.logic_tile 15 17
000001000000000000000111010101001011101110000000000000
000010100000001101000111010001011010100010110000000000
011000000100000000000000000111001000010111110100000001
100000000001000011000011110000010000010111110010000000
000000000000001000000010000101100000111111110110000000
000000000000001111000110111101100000101001010000000000
000000000000001101000000001011011111010000100000000000
000000000000000111100011001011101010000000100000000000
000000001011000111000110010001011110111110100110000100
000010100000100000100010100000110000111110100000000000
000000001010000000000111010011111000001111010100000000
000000000000001111000111100000011101001111010001000100
000000000000001011100110101111001100111111110100000100
000000000000000101000000000001000000101011110000000010
110001000000001011100000011111011100101001010010000000
100010100000000011100010100111110000101010100000000000

.logic_tile 16 17
000010000000000000000111100011111000100000000000000000
000001000110000101000000000111011000010110100000000000
011000000000000000000011101001001111110100000000000000
100000000000000000000000000011001011101000000000000000
000000000000001101000000000011111111110100000000000000
000000000000000111000000000001001110010100000000000000
000000000000000001000011000000000000110110110110000000
000000000000001001100111101001001100111001110000000000
000000000111011101000000000111011010101011110100000100
000000000000101011000000000000000000101011110000000000
000000000000001001100000000011001010000011110000000000
000000000000000101000000000101000000000010100000000000
000000000000001111000000001111111100100001010000000000
000000000001000101000000000101001000000001010000000000
110001001110000001000000000011111010101011110100000001
100000100000000111000000000000010000101011110000000001

.logic_tile 17 17
000000000000000000000000011001111100100000000000000000
000000000000000000000011100111011100010110100000000000
011000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000110000000010000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000010000000010000000000000000000000
000010001111101000000000000001101111110000100000000000
000001001101111001000010100111001110010000100000000000
000000000000000001000010001111111100100000000000100000
000000000000001111100010000001001110101001010000000000
000000000000001111100000000011111011110110100000000000
000000000000101001000000001011011101100001010000000000
110000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 18 17
000001000000000011100111111001111110000010100000000000
000010100000000101000010001111100000010110100001000100
011000000000000000000111100101001001001001110000000000
100000000000001101000011100001011010000000110000000000
110000000000000011100110100000000001000000100100000000
010000001110000001100000000000001010000000000000000000
000000000000000101000010000000001010000100000100000000
000000000000000111000111110000010000000000000000000000
000000000000000000000000010001011010001101010000000000
000000000000000000000011000101001111001100000000000000
000000000001101000000000000101111001000011010000000000
000000000000010001000000000000101110000011010000000000
000000000000000000000110001101001001010110100000000000
000000001110100000000000000111011001010000000000000000
010000000000000001000110001001011101110110000000000110
100000000000001111100000001101001010111010000000000100

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000101000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001001110000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 17
000000100000000000000010101011101010001011000000000000
000001000000000101000000000001101010000011000000000000
011000000000000101000010110000000001000000100100000000
100000000000000101100111000000001010000000000000000000
110000000001001001000010111000011110100000000000000000
100001000000101001000111110101011100010000000000000000
000000001001001011100111000000000000000000000100000000
000000000000101111100000001101000000000010000000000000
000000000000000000000000001011101010000010100000000000
000000000000001111000000001001101000100001010000000000
000010100000000000000110100101111110000110000000000000
000000001000000000000000001001111010010110000000000000
000010101110100011100011100001111000001111010000000000
000000000000000000000000000111011111101111010010000000
000000000000000000000110100000001010000100000110000000
000000000110000000000010100000010000000000000000000000

.logic_tile 21 17
000000000000000000000111100101101111010110100000000000
000000000000000101000011100001011111010000000010000000
011000000000010111000110001011011110101000000000000000
100000000011000000100000001011000000000000000010000000
010000000000001011100000001101001010100000000000000000
010000000001001001100010101011101101000000000000000000
000000000000000000000011100001011110001110000000000000
000001000000000001000000001011011001000110000000000000
000010100000010001100011110001101111110100010100000000
000000000000000001100111100111001011100010110000000000
000010100000000000000010111001001010000010110000000000
000001001000000000000010101001001100000010100000000000
000000000000000011100000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000001100100001000110000011101100100000000000000000
000000000001010000100000000000111010100000000011000000

.logic_tile 22 17
000000000000000011100110010001011111000001110000000000
000000000000000101100010101001111111000011110000000000
011010000000010011100000011001011000100000000000000000
100000000100000000100010001011011000000000000000000000
110000000000000000000000001011011101100000000000000000
010000000000000000000010101011101100000000000000000010
000000000000100101000111000101101110100000000000000000
000000000001000000000100000000011111100000000000000000
000000000000000000000110010111100000000000000100000000
000000000000000000000111100000000000000001000000000000
000000000000011001100111110111000000000000000110000000
000000000110001001100110010000000000000001000000000000
000000000000000001000010011101000000100000010000000000
000000000000000000000110000111101111000000000000000000
000000000001001001100110000101100001001001000000000000
000000000000101111100010000000101000001001000010000000

.logic_tile 23 17
000000000110000111000000010101000000100000010000000000
000000000100000101100011101111101100000000000000000000
011000000000001000000010110111101011001101000000000000
100000000000000011000010101011001111001111000000000000
010000000000001101000010011001001110100000000000000000
110000000000000001000010101001001000000000000000000000
000000101110000000000010010011011100010100100000000000
000001000000000000000011001011111010010110100000000000
000000000000000000000011101000000000000000000100000000
000000000000000001000110010001000000000010000000000000
000001000000000000000000011001101000100000000000000000
000010100000000000000010001001111110000000000000000000
000000001000001000000011101001001111100000000000000000
000000000000001001000000001001001011000000000000000000
000010000000000001100000011000000000000000000100000000
000000000000000000000010111101000000000010000000000000

.logic_tile 24 17
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000111000000000000000100000000
000000000000000000000011100000000000000001000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001001000000000000000000000000000000000000000
000000001000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000001000000100000000000000
100000000000000000000000000101011110001000000000000000

.logic_tile 3 18
000000000001010000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011010100000000000000110111000011110000010100000000100
100000000000000000000011000101000000000001010000000000
010010000000000001100010101000011000100000110010100001
110000000000000000000100001011011010010000110001000101
000000000000001000000000000001101100101001000000000000
000000000000000001000000001001101110000110000000000000
000000000000000000000000000000000000000000100110000101
000000000000000101000000000000001010000000000000100000
000000000000000000000000011111100000000000000110000100
000000000000000000000011010101000000010110100000100110
000010000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000010001100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 4 18
000001100000001011100010111101101000000100000000000000
000010100000001001000110010111111110000110100000000000
011000000000000000000000010111111100000110100000000000
100000000000000000000010010011111000001111110000000000
010001000111000101000111001011111010101000110000000000
010000000110100000100000000111011111100100110000000000
000000000001000111100110010000011011101100110110000101
000000000000101101100111001111011111011100110010000110
000000000010001001000000010101101110010000100000000000
000000000000000001100010001011101000000010100000000000
000000100000000101100000001101011001001100110101000011
000000000000000000000010110101011111111100110000100011
000000000000001011100011010111111110001100110100000000
000001000000000101100111011011011011111100110011000100
000000000000001001100011111011011010011101010111000001
000000000000000001000111101111001001111010100010000000

.logic_tile 5 18
000000001110111101000010101101011110001100110110100001
000000000111110111000110101101101011111100110000000001
011000000001001111100110010011111111000001000000000000
100000000000000011000011111011101000001011000000000000
010111000001100101000111100000011100000011110000000000
010110000100011101100010110000000000000011110001000001
000001000000000101000010101011011001111100010000000000
000000100000001101100110110001001001101000100000000000
000011100000001001100110001011001100011001110110000100
000001000000001101000000001001101011110110010000100000
000000000000000111000111011001001010011101010110000000
000000000000000000100110000101011010110101010010000110
000010000000100000000000000001001000001000010100000100
000000000000000000000000001101011010111111110010000010
000000000000000101100000001101101011011101010110000000
000000000000001111100000001011011011111010100000000011

.ramt_tile 6 18
000010000000000011100111010001001010000010
000000000000000111000010100000110000000000
011000000000000000000011100101001000000000
100000001000000000000000000000010000100000
110000000000001001000000010001101010000000
010000000000010111000010100000110000010000
000000000110000111000000000001001000000000
000000001100000000000000000011010000001000
000001000001000111000000011001001010000000
000000000000000000000011100111010000000000
000000000000000000000000000111001000000000
000000000000000000000011000101110000000100
000000000000101000000110101111001010000000
000000100000000011000111101011010000000001
010010100000000111000111100111101000000000
110001001110000000000100001111110000000001

.logic_tile 7 18
000000001000000001100111001011001111101100100000000000
000000000000000000000110111001101110011110110001000000
000000000000000001100000010011111111101111010000000000
000000000000000000000011011111011011000111010000000000
000001000000001101100110100011111010010000000000100100
000010000000000011100111110101001111101001000000000000
000000001010100000000011100101111101111111000000000000
000000000001001001000110111101101111101011000000000000
000011000001011000000110001001001110101100100000000000
000011001110101011000010001001001101011110110010000000
000000100000000011100011101001001010110111110000000000
000000000000011011100110110111111111010010100000000000
000000100011011000000111001001011100000001010000000000
000000000000001011000011101011111111000010010011000000
000000000100010101100010011011011000111101100000000000
000000000000101011100010000001011010101001100001000000

.logic_tile 8 18
000010100100001011100111111101111110101001010001000000
000001000000000111000111000101100000101011110010000000
011000000000010111000000000001001011000010000000000000
100000000000000000000010100000011000000010000000000000
110000000000010111000011100000011101001100110000000000
110000000000100000100100000000011110001100110000000000
000000000000001011000000001000000000000000000100000100
000000000000001111000010110101000000000010000000000000
000000000110000001000000000001000000011001100010000000
000001001110000000000000000000101010011001100000000000
000010000000000101100111110011111010010111100000000000
000001000000000000000011100111101000000111010000000000
000011100011101001100111110011011101111111010010000100
000011000000001111000111101001001001111111000000000000
000000001110000011100011100111101110000100000000000100
000000000010001001100100000000101111000100000000100000

.logic_tile 9 18
000000001000000000000110010001111110110011110100000000
000000000000000000000011011111101011111011110000000000
011000000000000000000110010000011100101001110000000000
100010000000001111000011111101001110010110110010000000
000010100000011011000010010101101010101000010000000000
000001000011101111110010000011101101000100000000000000
000100100000001000000010011101011001111110000000000000
000001000000100111000010001111011010011110000000000000
000010000001001000000000001111101111110010110000000000
000010100000001111000011101101111001100001110000000000
000000001001000111100000001011001000111000000000000000
000000001100000111000000001101111010010000000000000000
000000000001011000000111101001011100111111110100000000
000000000110101011000110110001101111011110100000000000
000000000000001000000000010101100000011001100000000000
000000001000000001000011110000101111011001100000000000

.logic_tile 10 18
000010000010001001000011001000000000000000000101000001
000001000110000111000011110001000000000010001000000000
011000000000000000000110101001000000100000010000000000
100000001110001101000010010101101101110110110000000000
010000000100000111000000001011100001110000110010100001
100000000000001001000010010101001111110110110000000000
000000000000001111000000000000000000000000000100000001
000000100000001001100000001101000000000010000000000000
000000000001111111100011100001001101100010000000000000
000000000000111111000011110101101100000100010000000000
000000001010001011100010000001101111111110100000000000
000000000001010011100100000101101010110100010000000000
000010000001000001100000001111011000000010000000000000
000001100000000000000010000111111100000000000000000010
110000001000000011000110000001001101101000010000000000
100000000010000000000000000001011101001000000000000000

.logic_tile 11 18
000000000000000111100000000000001001001100111000000000
000000000000100000100000000000001111110011000010010000
000000000000100000000000000000001000001100111000000000
000000001001000000000000000000001101110011000001000000
000000000000000000000000000001001000001100111000000010
000000000110000000000000000000000000110011000010000000
000010000110101000000000000000001001001100111000000001
000000001011000111000000000000001110110011000000000000
000011000001010000000010000000001001001100111010000000
000010000000000000000111110000001110110011000000000000
000000001000000011100000000000001001001100111000000000
000000000000000000100000000000001100110011000000000001
000000001000010000000000000000001000001100111000000000
000001000000000000000000000000001101110011000000000001
000000000000000111100010100000001001001100111000000000
000000101111011101000100000000001010110011000000000001

.logic_tile 12 18
000000100001111111000011100011001001001100111000000000
000001001101011111100000000000001101110011000000010000
000000100000000111100000010001101000001100111000000010
000000000001010000100011110000101101110011000000000000
000011100000000000000000000001001001001100111000000000
000010000000001011000000000000001100110011000010000000
000000000000000000000000000001001000001100111000000000
000010100101010000000000000000001001110011000000000000
000000000000000001000111000101001000001100111000000000
000000000000000000100100000000001000110011000000000000
000000000000000000000000000001001001001100111000000000
000010100001001111000010000000001110110011000000000001
000000000000010111000000000001101001001100111000000000
000000001100000000100000000000001111110011000000000100
000000000000001000000111100111001001001100111000000000
000000001110001011000000000000001000110011000000000001

.logic_tile 13 18
000000000000000001100111001101100000100000010100000001
000000001000000000000000000101001011111001110000000000
011000000000000000000010100000001101101100010000000000
100000000000100000000100000101001101011100100000000000
010010100110001000000110000111011101101000010000000000
100001000001000101000010000111111011000000100000000000
000000000101000001100111110011001110101011010000000000
000010100000000111000011100001001110010111010000000000
000000100000010000000111010001001011001001110100000000
000111000010001111000010000000111010001001110011000000
000010101010000000000111100000001111110000010010000100
000001000000000000000000001011001110110000100001000010
000001000000011011100000011111101100101000010000000000
000010000000000011000010011101011101100000010000000000
110000000000101000000000001101100001010000100100100001
100000001000011111000000001001001011111001110000000000

.logic_tile 14 18
000010000000000000000000011111000000111001110000000000
000000000100001101000011100111001101010000100010000000
011001000000101000000010001000000000000000000110000001
100010100001011011000100001011000000000010000001000010
000010000001001000000111110011001111110001010000000000
000000000110101001000110000000001100110001010001000100
000001000000011001100110001001000000010000100011000001
000010000000101101000010111001001101000000000001000110
000000000000010101100111100000001110110001010000000100
000000000000100101000010001001001100110010100000000000
000001000000000000000111100101011111101110000000000000
000010100000000101000100000111101010100010110000000000
000010000000001001000011100111101011011111110000000000
000001000000000101100000001111011011111111100000100000
011000001000101101000000001111011010110000000000000000
010000000000010101000000001101001010000000000000000000

.logic_tile 15 18
000000000000000000000000010000011000101000000010000000
000000000100001101000010000111000000010100000000000000
011000000000000111000000010000000001000000100100100000
100000000000000000000010000000001010000000000000000010
110000000001001000000000000111111101101001010000000000
110000001000000001000000001011101101111110110000000000
000000000000100000000000000111111100101000000000000000
000000000000011101000000000101000000111101010000100000
000000000000011101100000000011101100111010110000000000
000000100000000001000010100001101100001010000000000000
000000001110000111000010000000001000000100000110000000
000000000001001001000110010000010000000000000001000000
000000000000000001000011101111001011000001100000000000
000000000010000000000011100011101110111101100000000000
000000000000100101100110101001111111000010000000000000
000000100001011101000010001011111110000000100000000000

.logic_tile 16 18
000001000000000000000000001000000000000000000111000000
000000001000000000000000000111000000000010000001000001
011000001110000001100000000000000000000000100100100000
100000000000001101000000000000001110000000000001000000
110000000000001000000110001000000000000000000110000000
010000001000000101000000001111000000000010000001000000
000000100000000011100000000000011000000100000100000000
000001000000000000100000000000000000000000000000000000
000000001101010000000000011000011000000010000000000000
000000000000000000000011000101001011000001000010000000
000001000000001000000010000011100000000000000100000000
000000000000011011000100000000000000000001000000000000
000000000001000000000000000000001011110001010000000000
000000000010001101000000001101001000110010100000000010
000001000000100101000010001101011000010000010000000000
000000000000010000100100001011101010101111100000000000

.logic_tile 17 18
000000000000000011100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
011010100000000000000000001111101010110000100000000000
100011100000000000000000001111001001010000100000000000
000010100000000011100000000000000001110110110100000000
000001001101000000100000000111001100111001110010100000
000000000000000000000000000011011110100001010000000000
000000000000000000000010011001001000000010100000000000
000000101111000000000000000001011011101001000000000000
000000000000000001000000000101111110001001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000100011100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
100000000000000000100010000000000000000000000000000000

.logic_tile 18 18
000000001111000011100000010001101111110100000000000000
000000000000000111100011100001111000100000000000000000
000000000001011000000010000000000000000000000000000000
000000000000100111000100000000000000000000000000000000
000000100001001101000010011001011010110010110010100000
000000000000000111000110001011011010100010010000000000
000000000000000001000011100101101001001111010000000000
000000000100001111100110101101011100011111110000000000
000000000000001000000111010001111110101000000000000000
000000000000101011000011001101110000000000000000000000
000000000000000001000000001111001100010000100000000000
000000000000000000000011100101111101110000010000100000
000000000000001000000110011111011100001111010010000000
000000000000000001000011001101001100011111100000000000
000000000000000000000000010000001011100000000000000000
000000000000000000000011000101011001010000000000100000

.ramt_tile 19 18
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100111010000000000000000000000000000
000001000000100000000000000000000000000000
000001001110000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000010000000000000000111010001001101000000100000000000
000001000000000101000111100101111000010100100001000000
011000001010000101000011111001001110001001000000000001
100000001110000101000111101011011001000101000011000001
110000100000000101000010110001101000000001010010000000
010011000000000000000011011101011111000001100001100001
000000000001111111000000000000011000000100000100000000
000000000000011001100000000000010000000000000000000000
000000001000001101100010100101100000010110100010000000
000000000000000001100011000000000000010110100000000000
000000000000000001000110101111101001101001110000000000
000010100100000000000000001001111100100010110000000000
000000000000000011100010101011101111101101010010000000
000000000000000111100000001111001010011101000000000000
000000000000000000000111000011001110100100000000000000
000000000000000000000000000011001011101000000000000000

.logic_tile 21 18
000000000000100111100010100000000001000000100100000000
000000000000011101100100000000001110000000000000000000
011000000000000101000000011001011000100000000000000000
100000000000000101000011010101011011000000000000000000
110000000001011000000010101101101101000000000000000000
100000000000100001000011110001111100001000000000100000
000000000000001011100000011001011000000001000000000000
000000100000100011100011101111011011000000000000000000
000000000000000000000110000001001000001001000000000100
000000001100000001000010011101011100001010000000000110
000010100000001000000010001011011011101101010000000000
000011000000000111000000000111101101101110000001000000
000000000001001000000110100001101010001000000000000010
000000001100101011000000001111001100001101000001000100
000000000001011001000000010000000000000000000100000000
000001000000001011000011000111000000000010000000000000

.logic_tile 22 18
000000000000000000000110001000000000000000000100000000
000000000000000101000100001101000000000010000000000000
011000000000001000000000010111111110101001010000000000
100000000010000011000010001011011001101000010001100001
110000000000000011100010100101011101000011110000000000
100000000000000111000100000011011000000011100000000000
000010000000000001000010000101011000101000000000000000
000000000000000101000000000000000000101000000000000000
000000000000001000000110001111100000100000010000000100
000000000000000001000000001011001011110000110000000000
000000000000000000000111001001111000000110100000000000
000000000000000000000110011011101010101001010000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000010000000000000000001000000000000
000010000000000001100111000001011010101001010000000001
000000000000000101000000001111001101010100100011100000

.logic_tile 23 18
000000000000000000000110111111000000100000010000000000
000000000100001101000011000001101110000000000000000000
011000001100001000000111001000000000000000000100000000
100000000000001011000000001001000000000010000000000000
010000000000001101000010000101111101000110100000000000
110000000000000001000010100001001100010110100000000000
000000001100100000000000000111111110010100100000000000
000000000001010001000010011101011010010110100000000000
000010100000000001100000010001011010101001010010000100
000000000000000000100010001011111010010100100001000100
000000000000100001000110000000001000000100000100000000
000001001001001001100000000000010000000000000000000000
000000000000000011100010011011011101010100100000000000
000000000100000000000010010111011111101001010000000000
000000000000000101100110000111001110101000000000000000
000000000000000000100100001111010000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001000101100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000001000000100000000111100001000000000000000000000000
000000101001010000000000000101101011100000010000000100
011000000000000001100000000101001010100000110000000010
100000000000000000100000000000011001100000110000000001
000000000000000011100011100000000000000000000000000000
000000001000000001100000000000000000000000000000000000
000010100000000101000110000011111010111100000100000000
000001000000000000100000000011110000111110100000100000
000100000000000101000000000000000000000000000000000000
000100001010000000100000000000000000000000000000000000
000000000000000001100000011000011010101000000000000100
000000000000000000000011010001000000010100000000000100
000000000000110000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001111011110100000000000000000
000000000000000000100000000011101010101000000000000000

.logic_tile 3 19
000000000000001000000000000101101010000001000100000000
000000001010000111000010101011101010000000000000000000
011000000000000000000111111011000000101001010100100100
100000000000000000000011000011100000000000000001000000
010000000000001111000111100001100000001001000010000000
110000000000100111100000000000101100001001000000000101
000000000000000011100000000001000000010110100000000000
000000000000001001100010001111101100111001110000000000
000010101010001111000011100101111010000000000110000000
000000000000000001000010010101011000001000000000100000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000011111101101000010000010000001
000001000011000000000011011001111010000000000010100111
000000000000100000000000011000000001100000010110000000
000000000001010000000011010011001010010000100000100010

.logic_tile 4 19
000000000001001101000000011001111001001000000110100000
000000000000001001000011110111101100000000000000000010
011000000000001111100110010101011111110101010000000000
100000000000000111000010010111111011111000000000000000
010000000000000000000010101001111001001000000110100100
010001000000001101000011100011011110000000000000000010
000000000000001111100010100001011001111000110000000000
000000000000000111100010100111011101100100010000000000
000010101110000000000000001101001110000001100000000000
000000000010010000000000001101001110000001010000000000
000000000001011000000111001111111011000000000000000000
000000000000101011000010010111001010000001000000000000
000010100000000001100110001001011010000001000001000000
000000000000101111000100001011011111001001000000000000
000000000000001011000111000000011000010100000000000000
000000000000001011000000001101000000101000000000000000

.logic_tile 5 19
000000000000000000000000001101011101000001100000000000
000000000000100101000000001101001100000001010000000000
000000000000010000000000000111111011111001010000000000
000000000000100101000010100011101100100110000000000000
000000000100000000000000001011111100000100000000000000
000000000110000111000000001011011101000110100000000000
000000000000000101000010111111011000010000100000000000
000000000000000000000010000011001101000001010000000000
000000001101000111000110011011011101111001010000000000
000001000000100000000111011001001101010001010000000000
000000100000001111100110011101101111000000100000000000
000001000000000001000010010011011011001001010000000000
000000000100010001100110100011101101110101010000000000
000001000000000000000100000001001000110100000000000000
000000000000000000000110000101111111111001010000000000
000000000000000000000100000011111100100110000000000000

.ramb_tile 6 19
000000000000001000000000000011101110000000
000000010000001101000011100000110000000100
011000000001010111100011100101101100000000
100000000010001111000100000000010000000000
010000001010000000000111010001101110000000
110010000000000000000011100000010000000000
000000000110001111100010011011101100000000
000000000000000111100011100101010000000000
000001000000100111000000011001101110000000
000010100001010000100010011101110000000000
000010100001010000000010000111001100000000
000001000000111001000100001101110000000000
000000000000000000000111010011001110000000
000000000000100000000010010001010000000000
010010000001010000000000001001001100000000
010000000000000000000000001101110000000000

.logic_tile 7 19
000000000010000000000000001111011111000001010000000000
000000000100000000000000000011111001000010010000100000
000000001010011101000000011001101101010000000001000000
000000100000100101100011011111001011101001000000100000
000000100000000000000110101001111010000000100000000000
000001000000000000000000001011011111101000010000000010
000000000001010101100110111101111001010000000010000000
000000000000100000000011011111111101100001010001000000
000000100000000101000000000111111010000000100000000000
000010101000000011100010110111111101010100100000100000
000000000000000000000111101001111010010100000000000000
000000000001001101000111101111101110100000010000100100
000001100000001101000010111111101101001101000000000000
000001000000001011000111011001001101001000000011000000
000000000000000001000000001111101011001101000010000000
000000001110000101100011101101011111001000000001000000

.logic_tile 8 19
000000000000000011100010000101011011000110100000000000
000000000000100000000100000000011110000110100000000000
011000101100100101000110001111101110000010100000000000
100000000000010000000010110011010000000011110000000000
010000000000001011000111001001000000111001110100000100
110000000000000011000100001001101010010000100000100000
000000000000000001000010011101111101111110110010000000
000000000000001111000011100001111001111001110000000100
000000000001000001100000001111011111111110110010000000
000001000001000000000011010101001011111110100000000000
000000100000000111000010010011111010101111010010000100
000001000000000001100111110001011100111111010000000000
000000000001001111100111000101101111100001010000000000
000000001000100001100011010111011111010000000000000000
000000001111011001000110101011011111101000000000000000
000000000000000101100000001011111010010000100000000000

.logic_tile 9 19
000100100000000001100110010111001011111111000100000000
000111000000001001000011101001101010111111010000000000
011001101000001001000111011111111011110010110000000000
100010101011011111100011010111011111010010110000000000
000010100000101011100000010011000000011001100000100000
000000000000001011100011000000101000011001100000000001
000010100000000001100010000001101011010111100000000000
000010101010000000000100000111001100001011100000000000
000010100000001000000111111011111000100000010000000000
000000000000000001000110111111101100101000000000000000
000000000000100111000111001111001111110010110000000000
000000000001010000000110000111101111010010110000000000
000000001000000111100111010001101001111011110010000100
000000000000000111000110011011111001110011110000000000
000000000000100111100111010011101000111111110100000000
000000100000001001100011100001111011101001110000000000

.logic_tile 10 19
000000000000101000000000000000000001000000100100000000
000000000110000101000010000000001110000000000000000010
011000000000000000000111110000000000000000000100000000
100000000000000000000011110101000000000010000001000010
010010000000000000000000000000001110000100000110000001
100000000100101001000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000001
000000000001011111000010000000001001000000000000000001
000010000001011000000000001000011010111101000010000000
000000000000000011000000001001011100111110000010000000
000000001110000011100011100000001110000100000110000000
000000000000000000000000000000000000000000000000100000
000010100000010001000010100011111100101000010000000000
000001000000000011000000000001101001001000000000000000
110001001000000101000000000011001111111100100000000000
100011001010000000000000000000011010111100100010000010

.logic_tile 11 19
000000000100000111000000000111001000001100111000000000
000000000000100000000000000000100000110011000001010000
011000000000000000000000000000001001001100111000000000
100010100001010000000000000000001011110011000000000001
110000000000010111000000000001001000001100111000000001
010000000000000000100000000000000000110011000000000000
000000000000000000000000010101001000001100111000000010
000000100001010000000011000000000000110011000000000000
000010100100101000000000010000001000001100111000000000
000000001010001011000011110000001100110011000001000000
000000001010101000000000000111001000001100111000000001
000001000000010111000000000000100000110011000000000000
000010000101010000000010000111101000001100110000000000
000000000000000000000011110000000000110011000000000001
000000000000000000000000000011100000000000000110000000
000000000000000111000000000000000000000001000001000100

.logic_tile 12 19
000000000001010000000011110011101000001100111000000010
000000001000000000000011110000101100110011000000010000
011000000110001001100000000101101000001100111000000010
100000000000001011100000000000101101110011000000000000
010010101111000000000000000011001001001100111000000010
100000000000000000000000000000101000110011000000000000
000000000100001111100111100011001001001100111000000000
000000100000100111100100000000001010110011000000000100
000010100000000000000011100011001001001100111000000100
000001000001001111000100000000101010110011000000000000
000001001011010000000111100011001000001100111000000001
000010000000000000000000000000001001110011000000000000
000010100000011000000110100000001000001100110000000010
000000000000000111000000000011001001110011000000000000
110001000000000000000000000111000001011001100100000000
100000101010000000000000000111101000010110101011000000

.logic_tile 13 19
000000000010000111100000011011101110101011110101100000
000000001010001001100011100111010000000011110000000001
011010001010101111100000000001011110101111000100100100
100001000011000111000000000000101101101111000000000000
110010000010010111100000010101111111101001000000000000
010001000000100000100010000011001110100000000000000000
000010100000001011100000010101011011000111000000000000
000001000000001011100010000000001011000111000000000000
000010100000000000000011000000011001110110100110000000
000001001000000111000111100001001110111001010001100000
000000001010000101000000001111111000111110100110100000
000000000000000000000000001111000000101001010000000010
000010100000000000000110001001011010100000000000000000
000001001010000000000110010111001111111000000000000000
110010100000001001000000010011011010010110100000000000
000001000000001001100011111101000000000001010000000000

.logic_tile 14 19
000000100000011001100010100101000000000000000100000000
000001000000101001000100000000000000000001000000000000
011000000000000000000000001001011110111101010010000000
100000100000000000000000001011010000010100000010000000
010000000100000111100011110101001110001101100000000000
110100000000001101100110000001001010011000110000000000
000011000100000000000110000001000000100000010010100000
000011000000000000000100000111001010110110110000000000
000000000010000000000110100000001000101100010000100000
000000000000000101000000000111011000011100100000100000
000000000000000000000010110101111100111111110000000000
000000101110000000000111001101111000011110110000000000
000000100000001111000000000000001100110100010000000000
000001000000000001000000000001011100111000100000000100
000000001010100000000110000000000001000000100110000000
000010000001010000000000000000001101000000000000000000

.logic_tile 15 19
000011000000000000000000001011101100000011000000000000
000001001000001001000011111001111111101011010000000000
011000000000000000000010110000011111100010110100000001
100000000000000000000110001011001110010001110001000000
110000000000000000000000000101000000101001010100000000
010000001010001101000010110001100000111111110001000000
000000001010100000000011100000000000000000000100000000
000000000001011101000100000101000000000010000001000000
000000000010010000000010101111101101000011000000000000
000000001010000000000011111001011110101011010000000000
000001000000001000000011101001011101101101010000000000
000000000000001111000000001001101010111101010000000000
000010100000000000000111010101111000000001010000000000
000001000000000000000111010000010000000001010000000000
000001000000100001000000000000011010110000000010000001
000010000110000111100000000000011111110000000011000111

.logic_tile 16 19
000010100000000000000010100001001010111110100100000000
000001000000001001000100000001110000101000000010000000
011000000000000000000000000101001010101010100100000001
100000100000001001000000000111010000101001010000100000
110000000000000111100010100000000000000110000000000000
110000000110100000100110001101001100001001000000000000
000000000001000111100000010011011000000110110100000000
000000000000100000000011000000001001000110110001100000
000010100000011000000110101101101101010110000000000000
000000001000100101000010110001111010011101000000000000
000000000000000101100000000011000000111001110100000100
000000000000000000000000000000101101111001110000000000
000000000000000000000011100000011100111100110100000000
000000000000100001000110000000001101111100110000000100
000001001100000001000000000000011110101110000110000000
000010000000000000000000001001001111011101000000100000

.logic_tile 17 19
000000001001000000000010101001111100111101010000000000
000000000001010000000100000101100000101000000000000000
011000000000000000000110000000000000000000000000000000
100010000001000000000000000000000000000000000000000000
000000000000000001000010101000000000110110110100000000
000000000000000000000000001101001011111001110001000001
000000000000000011100110101000000000000110000000000000
000000000000010000100100000111001101001001000000000000
000000000000001000000010100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000101000000000000001100000011000010000000
000000000000000000000000000000001101000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000001000000000101011110101011000000000000
100000000000000001100000000000001001101011000000000000

.logic_tile 18 19
000001000001000000000000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
011001000000001111000111010000000000000000100100000000
100010100000001011100111010000001011000000000010000000
010000000100000000000110000000000000000000000000000000
010000000000000001000010000000000000000000000000000000
000000000000010000000010001101111001110000100000000000
000001000000000000000000000011101001010000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000001000000000001101011010110110000000000
000000000000000000000000000101111000110110110000000010
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111110001100000000000001000000000
000000000000000000000111010000100000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000000011000010110000000000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000001010101000110110000001001000000000000000000
000000101110000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000110000000000000000000000000000000001000000000
000010101010000000000000000000001011000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001110000000000000000001000111100001000000000
000000000111110000000000000000000000111100000000000010

.logic_tile 21 19
000000000000001000000000000001111101000000100000000000
000001001100001111000010100000111011000000100000000000
011000000001001000000110100101000000101111010000100000
100000000000100011000010100000001100101111010000100100
110000000000000101000000011101001101010110110000000000
010000000000000000000011111001111000111110110000000000
000000000001011000000011100011000000100000010000000100
000000000000001111000010000000001110100000010000000001
000000001100000111100010010101111111110100010000000000
000000000000000011100111110001011110110110100001000000
000000000001000000000110001011011110000001010000000000
000000000000100000000000001101011110100010110000000000
000000000000001000000000000011000000101001010010000000
000000000000001101000000000101001001100000010011000010
010001100000000101000111100000001010000100000100000000
100011100000000000000010000000000000000000001000100000

.logic_tile 22 19
000000001100001000000000010000000000000000000100000000
000000000000000011000011110101000000000010000000000000
011000000000000101000000000101011111110100000000000000
100001000000001101100000001011111011010000000000000000
010000000000000111000010011011011010001011110000000000
010000000000000111000010101101001101010111110001000000
000000000000000101000110000000011111001011000000000000
000000000000000111100010111101011100000111000000000000
000000000000001001100111010000011101100000000000000000
000000000000000011000111100011011000010000000000000000
000000000000001001100010001001000000000000000000000000
000000000100000001000000000001000000101001010000000000
000000000000100000000010001000001111001011000010000000
000000000001010101000100000111001100000111000000000000
000010000001111101000010000111011011111000100000000000
000000000001010101100000000101101110111001010000000000

.logic_tile 23 19
000000000000000001000010100000001010000100000100000000
000000000000001101000000000000000000000000000000000000
011001000000001001100000011111011110111000000000100000
100010101010000111000011110011111001111100000000000100
110000000000001000000110000000001100000100000100000000
100000000000000101000000000000010000000000000000000000
000000000000000101000010000101100000000000000100000000
000000000000000111000010100000000000000001000000000000
000000000000000001000110100011111010001101000010000100
000000000000000000100000000000101000001101000001000000
000000000000000001000111100001111000000011110000000000
000000000100000000000100001111101100000011100000000000
000000000000000000000110011101111000111000000000000100
000000000000000000000110001101101111111100000001000100
000000000000000000000110000101011000000011110000000000
000000000110000000000000000011101000000011010000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000010000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000011011100111111110000000000
000000000010000000000010011011000000010111110000000001
011000000000000000000000000000011100000011000000000000
100000000000000000000000000000001110000011000000000101
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000010000000000000101000001010000100000000000
000000000000100000000000000000101100010000100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000101100111010000000000000000000000000000
000000000110000001000110000000000000000000000000000000
000000000000001000000110000011100001111001110110000000
000000000000000101000000001111101101101001010000000010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000011110011100000010110100110100000
000000000000001101000111100000100000010110100000000100
011000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110001000000000000000000001011111110010110100000000000
010000000000000101000000000001000000101000000000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000000101000000000000000000000000
000000001110001000000000010011101110010000110000000000
000000000100000011000010000001101100000000100000000000
000000000001010111000010100001001110010100000000000000
000000000000000000000000001001110000000000000000000000
000000000100100000000110100000000000000000000000000000
000000000101010001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 3 20
000000100000001000000110000000000000000000100100000000
000001000000000001000000000000001011000000000000000000
011010000000101000000010100111111110010100000000000001
100001000000000111000100000000100000010100000011000000
000000000000000000000010000000000000000000000000000000
000000001100101111000000000000000000000000000000000000
000000000000001011100011100000000001001001000000000000
000000000000000001100000000011001001000110000000000100
000000100101100001100000001101000000101001010000000000
000001000111010000000000001011001000100000010000000000
000000000000000000000010000011100000001001000010000000
000000000000000000000110110000101010001001000010000001
000000000000011000000000000101111100010111110000000000
000000001010001001000000000000010000010111110010000000
010000000000000011100011100101111010000100000000000000
010000000000000000100000000111011001000000000000000010

.logic_tile 4 20
000000000010100001100000000111100000110110110111000000
000000000001010000000011111101101110010110100000000000
011000000000000000000000010011011110000010100000000000
100000000000001001000010001011011111000011100000000000
010000000001000001000110000011011010010100000010000000
010000000000100000000011100000000000010100000011000001
000000000000001001000000011111011100100000000000000000
000000000000000101000011011011111011110000010000000000
000000000000101011000111000111001100001001000000000000
000000001000000001000100000101111110000110100000100000
000000000000000000000011101001111000101001000000000000
000000000000000000000110000111101000001001000000100000
000000000010000011100010000011101011111110110000000000
000000000000100000100010001111111010010110110000000000
000000000000000000000011110011111111011100000000000000
000000000000000001000110101101111011000100000000000000

.logic_tile 5 20
000000001000000001100110001001001000101011010000100000
000000000000000000000000000001011101000111010000000000
000000000000001001100011101001111101111111100000000000
000000000000000001000111111101101001010110000000000000
000000000000001101100000010011011100000010110000000000
000000001110010101000011000011101111000011110010000000
000000000000001011100110110111101010100001010000000000
000000000000001111000011100111101111000001010000000000
000000000001001111100010001101001111010000100000000000
000001000000100111100011110101001101100000100000000000
000000000001000111100010010111101010100001010000000000
000000000001100001000111111101101110000001010000000000
000001001010001000000011110011011101110011110000000000
000000000010101011000011001011011110100001010000000000
000000000000000111000011101101101101101011010000000100
000000000000000000000100000101111000000111010000000000

.ramt_tile 6 20
000000001101110111000000000111011000000000
000000000000000000000010010000100000100000
011001000000000011100000010011111010000000
100010000000000000100011100000100000000000
010001000000000000000011100111011000000000
010000000100000000000011100000000000000000
000000001010000011100000000111011010000000
000000000000000000100000000001100000000000
000000000000010000000000001111111000000000
000010001000000000000011001001000000000000
000000000000001111000111001111111010000000
000000001100001011000010001011100000000000
000000000000100000000011110011111000000000
000000000101011001000011011011000000000001
110000000000001000000010000101011010000000
010000000000000101000100001101100000000000

.logic_tile 7 20
000001000000000101000000000101011000010100000000100000
000010000000001101100011101111101000100000010001000000
011000000000001111100000000111011010010100000000100100
100010100000001001000000001101101000010000100000000000
000000100000001000000110011011001010001001000000000100
000000000111001111000011101101111111001010000000100000
000000000000001101100110100111011100010000100000100000
000000100000001101000000001101111111010100000000000000
000000000001010111000110101101100000010110100000000000
000010100001000000000000000011000000111111110000000100
000000000000000000000000000000011000000100000100000100
000000000000001111000010010000000000000000000000000000
000010100000010001100111010111101010110111110000000000
000000001100000000100110011101101001100001010001000000
000010000000000000000000010111001110000100000010000000
000001001110000000000011100011101011010100100001000000

.logic_tile 8 20
000000000110000111100110011111011100101011110000000000
000001001010101001000011010001111111001011100001000000
011000000000001111100010000101000000000000000100000000
100000000000000111100111100000100000000001000000000000
000000000001010000000010110101011011101111010010000000
000000000110000000000011101011111110111111010000000100
000001000000000000000111101000000000000000000100000000
000010100000000001000110000101000000000010000000000000
000010000110010101000111110011000000000000000100000100
000000001110101001000011000000000000000001000000000000
000000001010000000000110010001001101010111100000000000
000000000000000000000011000001101000001011100000000000
000000000001001000000110101111001001001000000000000000
000000000000000011000011101011011001001101000000000000
000000000000000001100000000001011011001001000000000000
000000000000000000000000001011011001001010000011000000

.logic_tile 9 20
000001000110100111100011100111101100000110100001000000
000010000010000000100011101111111100001111110000000000
011010000000000111000111001000000000000000000100100000
100000000000000000100011111101000000000010000000000000
010000100101000111000000000001101110010111100000000000
100000000000100000000000000101001100001011100000000000
000001000000000111100000010001100000000000000100000000
000010100000000000100011100000100000000001000000000010
000001000001001000000111111000000000000000000100000000
000000000000001011000010000011000000000010000001000010
000000000010000000000010111011101100111011110000000000
000000000110000001000011011001111000110011110001000000
000010100000001000000110100001011101100000000000000000
000010100000000111000100001001111111110000010001000000
110000000000000000000010110000011010000100000100000000
100000000000000000000111010000000000000000000000100100

.logic_tile 10 20
000010100000001000000000000000001101111101000000000000
000000000000001111000000000001001010111110000011000100
011000000000010011000011101001111110110000010000000000
100000001000001101000000001111001111100000000000000000
110000000000011000000111111011011010101001000100000100
110000000110000111000011111101111011011101000000000010
000000000000001011100010010101101100101011110110100000
000000000000001101100110110101110000000011110000000010
000001000001000001100111110101011001110100010110000100
000010000000000000000011001101111011101000010000000000
000000000000000001000111101101011011110000000110000000
000000000010000000100000000011111101110110100000100000
000001000001000000000111011111111111100000000010000000
000010000000100000000111010111101000110100000000000000
110000000000000111000000001101011011111000100110000100
000000000000000001100010000101111000010100100000000000

.logic_tile 11 20
000010100000000101000000001001001011101000010000000000
000001000000000000110010110001011001000100000001000000
011000001010100000000111001101101001101001000000000000
100001000000010111000111100101011001010000000001000000
110000000010001011100110111011111110101000000000000000
110000000100001111100111101101101101100000010000000000
000000000110000001000011110001101100100000000000000000
000000000000000111000011111101101000110100000000000000
000010100010100000000000001011111100100000010000000010
000011000000011111000010001101101010101000000000000000
000000000000000001000111011011111100101001010000000000
000001000000001111000110001111100000101011110000000010
000000000001010000000011100111011001101000010000000000
000000000000001111000000001001011010000000010000000000
110010001010100000000111011111101010111000100100000000
000001000011000011000010101101111010101000010010000100

.logic_tile 12 20
000000001000000000000000000001111011100000000000000000
000101000110101101000010001111001100110000010000000000
011000000000000111000000000011011010000111000000000000
100000000000000000000000000000111011000111000000000000
010000100000001111100000010011011111100000000000000000
100001000000000001100010001011111100110000100000000000
000001000000001101100111000001011110111100000100000000
000000101111000011000000001111100000111101010001000010
000000100000001001100111000111001110110001110100000000
000001001100000011000110010000011000110001110001000000
000000000000011111100000000011011011101001010000000000
000000001000000111000000000101011000100000000000000000
000010100000000101100111001111001100000001010110000100
000000000000001111100110000101100000010111110000000000
110001001101000001100000000111001011101100010000000000
100000100001100000000011000000001100101100010010000001

.logic_tile 13 20
000001000000011111000000011111101010101000000000000000
000011001100100111000011110001100000111110100000000010
011000000000001000000011100111101000000010100000000000
100000000000000101000100000011110000101001010000000000
000010100001011001100011110011111010111001000000000001
000001001010101111000111100000001000111001000000000010
000000000000001001100000001000001110110100010000100000
000000000000001011100000001111001111111000100000000001
000000000000000101000011100101011110101001010000000000
000000000001010111000000000011110000101010100000000010
000000001010000101000111100000000000000000000110000011
000000000110000000100000001011000000000010000000000001
000000000000000011100000000001100000010110100000000000
000001000110000000100010011101100000000000000000000000
010010100000000000000010000101000001010110100000000000
110001000000000000000010010001001101011111100000000000

.logic_tile 14 20
000011000001011000000000010101111001111101110000000000
000010000001011111000011001001101011111111110000000000
011000000000001101000000010111011000110010100100000000
100000001101010111100011100000011010110010100001100000
110010100000100000000000000000001110111100110110000000
110001001101011001000000000000011000111100110000000100
000000000001010000000011111000000000000000000100000000
000000001101110000000010100111000000000010000000000010
000010000000000000000110101000001011110110000110000000
000001000000000000000000000111001001111001000010000000
000000000000000111000000000000000001111001110110000000
000000001101000000000000001111001011110110110000000000
000000000000000011100010010111001100111101010100000001
000000000000000000100010100000110000111101010000000000
000000000000101011100000000001111001100010110100000000
000000000101000011100000000000101100100010110001000000

.logic_tile 15 20
000010100001010000000000000101101111101111000000000000
000001001110100000000010110101111010111111000000000000
000000001010000000000000000111001010010100000000000000
000000000000000000000000000000010000010100000000000000
000010000000000101000110000011000000101001010000000000
000011100000000000100010010011100000000000000000000000
000000000000100001100000011000000000000110000000000000
000000000001001101000010000011001101001001000000000000
000000000010001101100110101111011011000011000000000000
000000000000000011000000000111001101001011000000000000
000010000000000111100000011011101000000110000000000000
000000000000000101100010100111011100000010000000000000
000000000000010101000000001111011010111100000000000000
000000000000101101000011110111000000010100000000000000
000001000010010101000000000011000001010000100000000000
000000000000101001000010101101001111000000000000000000

.logic_tile 16 20
000000000000000111000111110101100001001001000110000000
000000001100001101100011000001101010000000000000000000
011000000000000111000000000000001011000011000000000000
100000000000001111000011110000011111000011000000000000
010000000100001000000110000001101000010111110101000000
010000001010000111000011111101010000000010100000100000
000000000000100001000000000011100000011111100010000001
000000000000000000000011110000001000011111100001000101
000000000000000000000000000000001011000111010100100000
000000000000000000000010111101001001001011100000100000
000100001000100101000000010101000000000110000100100000
000000000000010001100010001111101011101111010000100000
000010100000000000000000010001000000010000100010000000
000010100000010000000011100000001101010000100000000000
000000000000000000000000001001111100101001010000000000
000000000001010000000010000011010000101000000000000000

.logic_tile 17 20
000000000000000000000110100011000000110110110000000000
000001000000000000000000000011001110010000100000000000
011000000110000101000010000000000001000110000010000000
100000000001010000100100001001001010001001000010000000
000000000000000000000010000111001011000001110100000000
000000000000100101000110110011111011001011110001000000
000000000000100111000110111101011011111000110100000000
000000000000010001000011111001101110110000110000000100
000000000000000001000110000101101101000100000000000000
000000001000101001100010000011111011001110000000000000
000000000110000000000110000111100000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000001101100000010000001010101110000000000100
000000000000000101000010000011001101011101000000000000
000000000100001000000110101011011011010100100110000000
000000000000010001000000000001011101101001110001000000

.logic_tile 18 20
000010000000010000000000011001111000101011110010000000
000001001000100000000010000001011011000110000000000000
011000000000001111100111001000011011101000110010000001
100000000000000001000111111101001111010100110000000000
110000100000000000000010010011011101111001100000000000
100001000101000000000110100011111010010110000000000000
000000000000001111100011110001100000000000000100000000
000000000000001111000111010000100000000001000000100000
000000100011011011100111110111001011101001110000000000
000000000001011011100111000011011010000110010000000000
000000001110000000000010000101101101001110100000000000
000010100000000000000100000000101010001110100000000000
000000000000100000000000001000001100010011100000000000
000001000111000111000000001111001100100011010000000000
000001001000000000000010011001001101101111010010000100
000010100000000001000010000001111110000001010000000000

.ramt_tile 19 20
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000001000000110000111011110111100110000000000
000000000000000001000011111001011110010100100000000000
011010101100100111100000000011111011000010000000100000
100000000000010000000000000000101011000010000000000100
010000000000000111100011100101100000010110100000000001
110000000000000000000000000000100000010110100000000000
000001000000101101000000001101001111100000010000000000
000000100001010111100010110101011000000001010000000000
000010000000000000000000000001000000001001000000000000
000000000010000001000011100001101101010110100000100100
000000000000100000000000000000000000000000000000000000
000000001011000000000010000000000000000000000000000000
000010000000000101100111101000000000010110100000000000
000001100000000001100000000101000000101001010000100000
000000000000000000000000000011000000000000000110000000
000000000000000000000011100000000000000001000000000000

.logic_tile 21 20
000001000000000101000010100000000000000000000100000000
000000000000001111100000000011000000000010000000000100
011001000000000000000000000111000000010110100000000001
100000100000000000000010110001100000000000000010000000
110000000000000000000011100101101000000000100000000000
100000000000001101000010111011111011101000010001100000
000000001110000101000000000001100000010110100010000001
000000000000000000000011111101100000000000000000000000
000000000000001000000111000000000001000000100100000000
000000000000000101000111000000001111000000000000000000
000001000001111000000010001011111010111110000000000000
000000100001010001000000001011001101010101000000000000
000000000000000000000010100101001110111101010000000010
000000001010000101000000000001000000101000000001000000
000000001010010000000110100111011000000010000000000000
000010000000000000000000000001111011000000000000000000

.logic_tile 22 20
000000000000000001100110010000000000000000100100000000
000000000000000000100011000000001001000000000000000000
011000000000000001100111000000001010110000000000000000
100000000110000000000100000000001001110000000000000001
110000000000000001000010000001011000000001010000000000
110000000000000000000011100000000000000001010000000000
000000000000000011100000011000000000001001000000000000
000000000000100000100011000111001101000110000000000001
000000000000110111100110010011011001000000010000000100
000000000001110000000110101101111110000010110000000000
000000000000000000000000010101111100010111110010000000
000000000000001001000011101101011100010111100000100000
000010000000000000000111000001101101000000100000000000
000000000000000000000000001011111100010100100001000011
000000001100010101100000000000000001000000100100000000
000000000000000001000000000000001011000000000000000000

.logic_tile 23 20
000000000001000011100000000001000001000110000000000001
000000001010100000100000001101001100011111100000000010
011000000001000011100000000000000000000000000000000000
100010000000100000000000000000000000000000000000000000
110000000000001000000111100000001010000100000100000000
100000000000001011000000000000000000000000000000000000
000000100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000101000010011001100001100000010000000000
000000000000000000100010001111101000000000000000000000
000000000000000001100010001001101100001001000000000000
000000000000000111000100000111001000001001010000000000
000000000000000101000010100101001100100000000000000000
000000000000000111000100000000001010100000000000000000
000000000000000101000000000101101011000110110000000000
000000000000001101100011110000001101000110110000000000
000000000000000111000000010001111010010000100000000000
000000000000000001100011001011001110010000000000000000
000000000000000000000110001111000000000000000000000000
000000000000000000000000001101101001000110000000000000
000000000001000001100110000011100000111001110000000000
000000000000000000000000001001101011101001010000000000
000000000000000000000111101111111000101000000000000000
000000000000000101000100001001100000000000000000000000

.logic_tile 2 21
000000000000000000000010110001101010111111010100000001
000000000000000001000010100000011010111111010011000001
011000000000000001100000000111001101100000110000000000
100000000000001101000000000111101010110000110000000000
000010100000001101000010110111111011000001110000000000
000000000000000101100110001101011000010110100000000000
000010000000001000000110010111111100010110100000000000
000001001010000101000010101001100000101000000000000000
000000000000001111000110010011011110000000100000000000
000000000000000001100010101011101001000010100000000000
000000000110000000000011100111001010100000010000000000
000000000000000001000000001001011010100000000000000000
000000000110000001100110101011011110111000110100000000
000000000000001101100010001101011011111001110000000100
000000000110000000000110111001000000100000010000000000
000000000000001101000011001011001111000000000000000000

.logic_tile 3 21
000010100000000011100000010101101110101000000000000000
000000000000000101000010010000110000101000000000000000
011000001111000011100010100101111000000000000000000000
100000000000100101000111110101101110010100100000000000
000000000000101011100011101101101100101001010000000000
000000000001000101000000001001010000010100000000000000
000000000000010101000111010001101011111000000000000000
000000000000001011000110100000001011111000000000000000
000010101100001000000010000001011100101001010000000000
000010000000000001000000001001001100000000010000000000
000000000000001011100000000011001010000001010000000000
000000000000000001100000000000010000000001010000000000
000000001110101000000000001101111000000000100000000010
000000000101010001000010000011101000000001010000000000
000000000000010000000000001101111010000000000110000111
000000000000000000000000001001101111000100000010100010

.logic_tile 4 21
000001000000001000000000001111000000001001000000000000
000000100110000011000000001101101100000000000000000000
011000000110000101100110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000010001101000010100000000000000000000000000000
000000000000000011100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000001000001010000000000011001111000000110100000000000
000010101011001111000011100011101000010110100000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000001000000000001000001111000011100010000000
000000000010000001000010000101001111000011010000000000
110000000000000111000010000001011110001111010100000000
100000000000000000000000001101001010001111001001000000

.logic_tile 5 21
000011100000100111000000001001000000000000000010000000
000001000001010000100011110111000000101001010000000000
011000000000000001100110100000000000000000000000000000
100100000000001101000000000000000000000000000000000000
010100000000100000000000000000000000000000000000000000
010100000000000000000011100000000000000000000000000000
000000000000000000000000000000011110010000000010000000
000000000000000000000000001111001000100000000000000000
000001001010000000000000000011101011101011110000000000
000000100110000000000000001111011000100011110000100000
000000000000000111100000001000011001010000000100000000
000000000000000000000000001001001000100000000001000011
000001001110100000000111101000011000101000000001000101
000000100001010000000011110001010000010100000010000110
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000001010000000011110011101010000000
000000010010000000000111100000100000000100
011000000001010000000000000101011000000001
100000000000001111000011110000110000000000
110000100000111111000010000101101010000000
110000000010000011100111110000100000000000
000000100000000000000000010111111000000010
000001000000000111000011011011010000000000
000001000001010000000010001001001010000001
000010101000000000000011100001100000000000
000000000000000000000010000001011000000000
000000000000000011000000001101110000000000
000010100000000000000111000111101010000000
000010000000000000000100000101000000000000
110000000000000001000000001011011000000000
010000000000001001000000000101110000100000

.logic_tile 7 21
000000001100000000000000010000001100000100000100000000
000000000000000000000010010000000000000000000000000000
011000000000100001100000000000001100000100000100000000
100000000000010101000000000000010000000000000000000000
000000100001000001100000000011101100000000010000000000
000000000000110000000000001111011010000001110010000000
000000000000000000000000000111011101010100000000000000
000000001110000000000000001011101000100000010010000000
000000101000100001000010010000000000000000000100000000
000001000110010000000011010111000000000010000000100000
000000000000000101000000000000011000000100000100000000
000000000000001101100000000000000000000000000000100000
000000000000000101100010000111000000000000000100000000
000000000000000000000010000000100000000001000000000001
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000100000

.logic_tile 8 21
000010000001011101000111010001001000000001110000000000
000000000000001111000111111101011000000000010000000000
011000000000001111100000010011111010111110110000000000
100000000000001111100010001011011010111001110001000000
000001000011010011100011100111011101001111110100000100
000010001010001111000011110111101000011111110000000000
000000000001000001100111000101001001010111100000000000
000000000000000000100100001101011000000111010000000000
000000100000000111100110010001101100101001010010000000
000001001110000000000011111011000000010101010010100011
000000000000000001000000001001101010001001000000000000
000000000000100001000000001111111001001010000000000000
000001000000000011100000011000000000000000000100000000
000010000010000000100011000101000000000010000000000100
000000001000000000000000010011000000001001000000000000
000000000000000000000011100000101100001001000010000011

.logic_tile 9 21
000010100000000111110111110101000001101001010010000001
000010000110101111110011110111101000101111010000000000
011000001010001101100011100111111011101011110000000000
100000000000000101000100001011011111111011110001000000
110001000000001000000111110001011010100000000000000000
110010000000000101000110000001101011111000000000000000
000000000000000011100110000111100000100000010110000100
000000000000000011000000000001101010111001110000000010
000000000001111000000111011001001110111101010100000010
000000000100010111000011010011000000010100000000000011
000000000000000000000011100011000001100000010110000000
000000000000001111000111110001101000111001110000100010
000000000000010101000111000001000001100000010100000000
000000100000101111000100001001001101110110110010000001
000000000001000101100010001101101101000110100000000000
000000001000000000000111001011001001001111110000000000

.logic_tile 10 21
000010000000001000000010111101011101111110000000000000
000001000100000111000111001001001100101101000000000000
011000000110001011100000011011011101101000010000000000
100000000001011111100010101101011110101001000000000000
000000100000001000000011010011111101111110000000000000
000001000110000111000010010001101000011110000000000000
000001001001001111100000010000000000110110110100000000
000010100110000111000010101001001011111001110000000000
000100000000101001100000001001101111110011110100000000
000100000000010001000000001011011111111011110000000000
000010101000001011100111101111011011101000010000000000
000001000001011011100011101111101010000000100000000000
000000000000001000000110010101011100111110000000000000
000000000010001101000010001101001001101101000001000000
000000000000011000000110110000000000110110110110000000
000000000001111011000111100011001110111001110000000000

.logic_tile 11 21
000000000001000011100111101011111000111101010000100000
000000000000101011000000000001010000010110100000000010
011000000000001000000111100101100000111111110100000000
100000100000000001000000001101100000101001010000000000
000010000001100111000110101000000000110110110100000000
000001000100010000000010010111001110111001110000000000
000000000000000001000110000101011110100000000000000000
000000000000000001000000001011011111111000000000000000
000000000001010101100011100001011110100000010000000000
000000000000000000100100000001111011010100000000000000
000000100001000111100000000011111110100000000000000100
000000000100000001100000001011011000111000000000000000
000010100000110001000011111101111110101001000000000000
000001000110000000000110111111001111010000000000000000
000000000000001101000010100101111110100000000000000000
000000000001011101100111111011011100111000000000000000

.logic_tile 12 21
000001000001000000000111010111001010100000010000000000
000010000000001111010010000101111000110000100000000000
011001000000100000000000010111011110101000000000000000
100010100011000000000011001011011011010000100000000000
010000000000001001100010010001001100101000000000000000
100000000000000101000011011101111110011000000000000000
000010100000001000000010000001101111100001010000000000
000000000000000001000010000111101011010000000000000000
000000000000000000000111000111001000000111000000000000
000000000000000000000011100000111001000111000000000000
000000001101000000000110000001001111101000010110000000
000000000000000000000000000101011101111110110001000000
000000000000001001000110000101111111011100100100000000
000010100001000011000011100000011011011100100000000100
110000000110010000000111110011011000010000100000000000
100000000000000000000111010111111010101000000000000000

.logic_tile 13 21
000100000001010001100011101001000001101001010010100000
000100000000100000000011101001101000100110010000000000
011000000100100011100000010111101110000111010000000000
100000000001001011100010100011001010010111100000000000
010000000001010111100011101001011001111110110100000000
010000001010001111100100000011001101010110100000000100
000000000000000011100000011101011011000110100000000000
000000000001000000100010010011001101001111110000000000
000000000000000111000000000101100001110110110110000000
000000000000000111000000000011101110101001010000100000
000000000001010001000010000000001011001011000000000000
000010000100101001000111110011011111000111000000000010
000000000000100011100110001000001111111000000000000000
000000000000011001100000001011001010110100000000000000
110000000100101001000000010111011101110110100101000000
000000000000001111000010000011111110110110110000000010

.logic_tile 14 21
000000100000000101000000010101111100101000000000000011
000001000000000000100010000000000000101000000001000000
000011000000000000000000001011001000000000000000000000
000011100000000000000000001101110000010100000000000000
000000000000000000000000001000001100010100000000000000
000000000000000000000000001011010000101000000000000000
000001000100000001000011110111101001010111100000000000
000010100001001101100110001111011110001011100000000000
000000100000000101000010101011000000000000000000000000
000001000000000101000010101101100000101001010000000000
000000001110000101000000000111011010010100100000000000
000010000000000000000010000001101100010100000000000000
000100000000000000000010010011111011100000010000000000
000100001000000000000010100011001111110000100000000000
000000000010100101100010100000000001100000010000000000
000000100001000001000010100011001111010000100000000000

.logic_tile 15 21
000000000000000101000110110001001111111101110000000000
000100000000001001000010001111001110111111110000000010
000000000000001000000000001001100000001001000000100000
000000000000000111000010111111001010000000000000000010
000010100000010101000010111101100000010000100000000000
000000000100101101100110001011101000000000000000000101
000001000000000000000111101101000000000000000000000000
000010000000000000000011101011100000101001010000000000
000000000000000000000010000101011101101000000000000000
000000001010000000000000001101001001010100100000100000
000011000001010101100010101101000000101001010010000000
000010100000100000000010100111000000000000000000000000
000000000001000000000010101101001001011100000000000000
000000000110001101000000001111111011111100000000000000
000010100000000011100011110101001000010110100000000000
000001000110000101000010101011110000000001010000000000

.logic_tile 16 21
000000000001000000000011101111101010101000000000000000
000000000000100000000010110111110000000000000000000000
011000000000000000000000000101111111100000000000000000
100000000010000000000011111101001111000000000001000100
000000000001010111000000000011001001000001000000000000
000000000000101001000011110101111011001011000000000000
000010100100000001100010111000001100111100100110000000
000001001110000000100010101101011100111100010000100000
000000000001100111000110010111011100001000000010000000
000000000000011101000010000111111100000000000000000000
000000000100000000000010100000011000001100000000000000
000000000000000000000100000000011010001100000000000000
000000000000000101000000000011100000100000010000000000
000000000000100000100010100000101110100000010010000001
000010000000000101000000000111001000000001010000000000
000001000000000000100010000000010000000001010000000000

.logic_tile 17 21
000000000000010101100010110001000001100110010000000000
000001000010000101100011011111001110101001010000000001
000001000000000001100000001000000000100000010000000000
000010101010000000100000000001001011010000100000000000
000000000001010000000010101111011110110110010010100000
000100000000101101000111111111101100111001010001000000
000001000000000011100110100101111110001010000000000000
000000101111010000100010111001001011001001000000000000
000000001011010101100110100111111010001111000000000000
000000000000101001000000001101111000001110000000000000
000000000000000000000110010011011100101011110010000100
000000000000000001000111111011011100100010110011000001
000000000000000000000111010111000001001001000000000000
000000000000100111000110101001001011000000000000000000
000000000000001001000110110111111101000001000000000000
000000000000000101000010000101001101000111000000000000

.logic_tile 18 21
000000000001001000000010001101011000101010100000000000
000000000000101111000110110001000000101001010010000001
011010000000000111000000000011011111000010000000000000
100001000001011111000000001101011000010010100000000000
010000000010000000000010000001101001000100000000000000
110001000000000101000110010001011000101100000000000000
000000000000100111100111010011011011000000010000000000
000000000001010000000110100011011000001001010000000000
000000000100100001000000010001111100000110000000000000
000000000001001001000010010011001101101000000000000000
000000100000000011100000000001011011110110000000000000
000000000000000000000000000000101000110110000000000000
000000000000000000000010101101111110010110100000000000
000000000000000000000100000111111111101000010000000000
000001000000000001100110000001000000000000000100000000
000000100001000000000110110000000000000001000000000000

.ramb_tile 19 21
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000001000000000111111000001100001110100000000000
000000000000100001000010010011011001001101010000000000
011000000000001011000110001111111111100000000000000000
100000000001000111000111101101011001000000000010000000
110000001110000000000110001101001100001000000000000000
010000000000001001000011100011011001001001010000100000
000001000000000001000111000111011001101001110000000000
000010100000000000000010111101111100001001100000000000
000000000000001000000010111101001100001010000000000000
000000000000000111000011011001111000001001000000000000
000001000000000001000000001011111000110000000100000000
000010100000000001100010000001101111111111000000000000
000000000000110000000010110111001001110100010100000000
000001000000010000000011110011111011100010110000000000
000000001110101101000011101101011011100111010001000000
000000000001010011000100000111101100100001010001000000

.logic_tile 21 21
000000000000000111100010110001011100000010100000000000
000000000000000000100111000011111010100000010000000000
011001100000100101000000000001011111010000000000000000
100011000001010000000010111001111100110000100000000000
110000000000000011100010100001101001010000010000000000
110000000000000000000100001011011110010000100000000000
000000000000001001100011100011011000000010000000000000
000000000000011001000100000001011001010010100001000000
000000000100001000000000010101111001110001110010000000
000000000000000011000011011101001010100010010000000000
000000000000100011100010100011011010101000010000000000
000000000001010001100000001111011001101110010000000000
000000000000000000000010011001011011010000100000000000
000000000000000000000011010111101011101000000000000000
000001000000000011100011100000011100000100000100000000
000000101000000000100100000000000000000000000001000000

.logic_tile 22 21
000000000000000111000111100011011000001011100000000000
000000000000000000000000000000101110001011100000000000
011000000000000011100111000011111100101111010100000100
100000000000000101100010101101011111001111010000000000
000000000000001011100010100011111010110100010010000000
000000000000001011000110100000101011110100010000000000
000000000000001001100000000111111000010000000000000000
000000000000000001000000001001111101010110000000000000
000001000000000011100010100001001100010110100000000000
000010100000000000000110001011010000101010100000000000
000001000000000001000111011001111110100001010000000000
000010100000000111100110000011001010000010000000000000
000000000000000011000111101001101110010100100000000000
000000000000010001000110000101101010111100110000000000
110000100000000001100111000111011000000000010000000000
100001000100000000100100000011111101000110100000000000

.logic_tile 23 21
000000000000000000000111100011001010110000010000000000
000000000100000000000100000000101110110000010000000000
011000100000000000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000001100000000000000000000000
000000000100000000000000001001000000101001010000000000
000000000000000001100110001011101001001001110000000000
000000000000000000100000000001011101000001110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000001000000001000000000010000100000100000
000000000000000000000000001101001110100000010001100000
110000000011010000000000000001111101010100100000000000
100000000000000000000000001001011100101000110000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000001000100000000000010100101001100000010100000000000
000000100000000000000100000000100000000010100001000110
000000000000000011100010100011001010001011000000000000
000000000000000000000000000000111010001011000000000010
000000001100000111000110010000011001001001010000000000
000000000000000101100011011101001100000110100000000000
000000000000000000000110000101000000101001010000000000
000000000000000000000010000111001001100000010000000000
000000000000000001100110010001101010101111110000000000
000000000000000001000010101011111011101111010000000000
000000000000000000000000000011001010101100000000000000
000010100000001111000000000111101001101000000000000000
000011100000001001000000000101100001000110000000000000
000010000000000101100000000000101011000110000000000000
000000000000000000000000001011001110111001110000000000
000000000000000000000000001001001101111101010000000000

.logic_tile 2 22
000010000000011101000111010011000000000000000110000000
000000000000000011000110010000100000000001001011000000
011000000000001111100011111111111010000000010000000000
100000000000001111000111100011101000100000010000000000
010000000000000001100011010001101110000111000000000000
110000000000000001100110100000011001000111000000000000
000000000000000101000111010000011010010100000000000000
000000000000000101100110100111010000101000000000000000
000000000010001000000110111001100000000000000000000000
000000000000001001000111111001101000100000010010000000
000000000000001001000000000001001100001111100000000000
000000000000000001100000001101101001001111110001000000
000000000000000000000000000101101011010111100000000000
000000000000000101000010010101101110001011100000000000
010010100000010101000110011011011101000000100000000000
010000000000100000100010000101101111100000010000000000

.logic_tile 3 22
000000000001111111000011100000000001010000100010000011
000000000001110101100011111011001101100000010001100101
011000000000001000000000000001001110010000000000000000
100000000000001011000011110000001111010000000001000000
010001001100000000000000001001001111010110100000000000
010000000000000000000000001111101001000111010000000001
000000001110001111000000001111100000010110100110000000
000000000000001111000010000101000000000000000000000001
000000100000000000000000000001011100111001010000000000
000011001010001101000010110011011111010110100000100000
000000000000000000000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001100000100111000010000000001110101101010000100000
000011100001000001100010100011011000011110100000000000
010010100001010001000010100101100001100000010010000000
010000000000000000000100000000001011100000010000000010

.logic_tile 4 22
000000000000000000000111100111101011000010000000000000
000000001000000000000110111101101111000000000000000000
011000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
110010100010000111100111100000001110010110110000000000
010000000000000001100100001111001001101001110000000000
000000100000000000000000001101000000100000010000000000
000001000000000000000000000111001001010110100000000000
000000000000000000000010110000000000000000000000000000
000000000011000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100001100000000110000011001000101000000100000001
000001000001111111000000000000110000101000000000000000
110000000000001000000110011000000000100000010100000000
100000000000001011000110101011001001010000100000100000

.logic_tile 5 22
000000101000000111000011101001001010110011110000000000
000011100000000000100110011101011110010011100000000001
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010001010010000000011100000000000000000000000000000
010000000110100000000110110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000100000000000010100000000000000000000000000000000
000010000000010000000011101111111110101011110110000000
000001001110000000000100000011101011100011110010000001
000000000000001000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000100001110111100000001011001000000001010000000000
000001001000000000000000001011110000101001010000000000
110000000000001000000000010000000000000000000000000000
100000000000001001000010000000000000000000000000000000

.ramt_tile 6 22
000001000010001000000000000101111110000000
000000100000001111000000000000010000000000
011000000000001111000111100111001010000000
100000000010001111000000000000000000010000
110001100000000011100011100011011110000001
010010000001000001000011110000110000000000
000000000000001111100000000101011100000000
000000000000000011000000000111110000000000
000000100000000000000011111101011110000000
000001000010100000000111100111010000000000
000000000000000000000000010001111100000000
000000000000000000000011011101010000000000
000000000001100001000000000001111110000000
000000000001111001100000000001010000000000
010001000000000011100111011111111100000000
110010000000000000100111011001110000010000

.logic_tile 7 22
000000000000000000000110001111101100101001010100000000
000000000010100101000010001011010000101010100000000110
011000001000000000000111011111011011010000000010000000
100001000110000101000110101111111001010110000000000000
110000001110011000000110100011001000101000000101000100
010000000000000101000011101001110000111110100000100011
000000000000000000000010101101001110000000010000000000
000000000000000000000010101001111011000001110000000000
000001001010000000000111111001101110001101000000000000
000000100000100000000011101111111111000100000000000000
000000000000000001100000001001101111000001010001000000
000000000000000000100010011101111001000001100000000000
000010100000000000000010010101011000010000000000000000
000000000000000000000010011111011000100001010001000000
000000000000001000000110111001101111000001110010000000
000000000000001111000010011001011100000000010000000000

.logic_tile 8 22
000010100000000001100110000101111011000001010000000000
000011100000010111000000000101011001000010010000000000
011000001010100011100000010101011110111110110000000001
100000000001010000100011001001101011111101010001000000
000000001010000111100010011011011011000001010000000000
000000000100000000100011000101111001000001100000000000
000001000000001001100000001011101100010110100000000000
000000000000000001000011100001100000000001010000000000
000000001010000000000111100111000000000000000100000000
000010000000010001000000000000000000000001000000100000
000000000000000101100000001000000000000000000100000000
000000000000000000000010010011000000000010000000000010
000000001101111000000000011101101110010100000010000000
000000000000010101000011111001111000010000100000000000
000000001110000001000000000000000000000000100100000000
000000000000000000000000000000001000000000000000100000

.logic_tile 9 22
000000000000101111100000010101101110111110110000000000
000000000001001011000010101101111101111101010001000000
011000000000101011100000011001011010010111100000000000
100000000110011111000010110001001110001011100000000000
110000001010000000000110010111100001101001010100000001
110000000000000000000011111001001110011001100000000011
000001000000000011100010011001011000010111100000000000
000010000001000000100011010001001011000111010000000000
000000000110000111100111011000011111101100010110000010
000000000000001011000110111001011110011100100010000000
000000000000000111000000000111001101111111110010000000
000000000000000000000000000011001011110110100000000000
000001001100001001100010000001011101101100010101000000
000010000000001011000010100000001110101100010011000001
000001001111000011100000000111111010111000100100100000
000000000000100111100010010000011101111000100010000010

.logic_tile 10 22
000000001001000101000000000000011010001100110000000001
000000000000100000100000000000011111001100110000000000
011000000000000000000111110000001010001101010100000000
100001000001011111000110000111001101001110100000000001
010000000110000011100000000000011001001100110000000000
100000000000000000000000000000011011001100110000000010
000000000000010000000110110011111000010110100000000000
000000000000101111000010101111001000010110000000000000
000000000000000111000110100001001111010101000000000000
000100001101010000000011111011011101101101010000000000
000001000000101000000111001001111000000011110000000000
000010000000010001000011110111011100000011010000000000
000000100001011000000111111111101100011101000000000000
000000100001111001000111101011001101001101010000000000
110000100000001000000000001011101101000000000000000000
100000000000001001000000001011111010100000000011100010

.logic_tile 11 22
000010000000001011100111010011011011111111000100000000
000001000000000001000011010101111001111111100000000000
011000101000001111100110110101001111101111010100000000
100000000000000111000010001101111101101111110000000000
000000000000000111000010111001101000101000010000000000
000000000000000011000010101111111110001000000000000000
000000000000001000000011100001011100000010100000000000
000000000000000111000110100111100000000011110000000000
000000000001000000000111101111111110100000010000000000
000000001000100111000110001101101101101000000000000000
000000000000001111000110011001001101101000010000000000
000000001000000001000011100011001000000000100000000001
000000100000011111000111111001001011100011110000000000
000001000000100011000111100111001000010110100000000000
000001000000000111100010010111111101100011110000000000
000000100000000011100011001111011010101001010000000000

.logic_tile 12 22
000000000000100001000010001111000001010110100000000000
000000100000010000100110110011101111000110000000000000
011000000000001000000000011101011111100000010000000000
100000000000000111000011110011001101100000100000000100
110000001000000101100000001011011011101000000000000000
010000000000000000000011100011111000100100000000000000
000000000000011000000011110001111000110100010100100100
000000000111010001000111010001011011101000010000000000
000000000000000111100011010111011101101000010000000000
000000001110000000000011110101001110001000000000000000
000000000000000001000111100101111001111001110100000100
000000000000000001000000001001101111111110110000000010
000010100001001000000000010000001100000011110000000000
000001000000100111000010000000000000000011110000100000
110001000001011011100111001000001001101101010000000000
000000100000001011100010010101011110011110100000000010

.logic_tile 13 22
000010000000001001100110111111100001111001110000000000
000100000110001001000111100101101101010000100010000010
011001000000000111000000010001111111101000010000000000
100000100000100000100011110000101000101000010000000000
010010001000000111000011100011001110000010000000000000
110011100010010000100100000111111001000010100000000100
000000000000101111100011101011001110000110000000000000
000000000001010111100111111101111110001011000000000010
000000000000010011100010100011001111001111110000000000
000000001100100000100010000001011011001001010000000000
000000000000001000000111111011111110111000100110000000
000000001000100011000011010101001001010100100000000100
000000100000001101100010001001000001000110000000000010
000001000000001011000110100011001111010110100000000000
000000000000100111000010001000001011111000000000000100
000000000001011111100010001011001110110100000000000000

.logic_tile 14 22
000010000000100101000010110111011011111000000000000000
000000000000010000100111100101101001010100000000000000
000000000000100111000010100011011100000001010000000000
000000101111001101000110100000110000000001010000000000
000000000000000101000110000011111001111111010000100000
000000000000000000100100001111011100111111110000000000
000001000000000000000010100001101010101000000000000000
000010100001000101000011110001111111011100000000000000
000010000001010101100110100000011000000010100000000100
000000000000000000000010101001000000000001010000000000
000001000001001001100000011011101100000000100000000000
000000100000100101000010101101111100100000010000000000
000000100000000000000110011001001101000110100000000000
000000000110000000000010101101111001000000000000000010
000000000000000000000000000001111000101001010000000000
000000001110000000000000000001011111001000000000000100

.logic_tile 15 22
000000000000000000000000010011111110101000000000100001
000000001010000000000011101111100000111110100011000111
000010101101010001100010100000001111001100000000000010
000001000000101111000100000000001011001100000011000001
000000000000000001100000001101111001100000000000000000
000001000000000000100011000111001111000000000000000000
000010101110101000000010110000001111000000110010000100
000001001101000101000011010000001011000000110001000001
000000100001010000000000000001101111000000100000000000
000000000000100000000000000101111011000000000000000000
000010101110000000000010010001111100000010000000000000
000001001010000001000010100000001011000010000000000000
000000100001000001000010001000011110100000000000000001
000000000010000000100010101011011001010000000010000001
000010100000000101100110101011101000000001010000000011
000001000001000111000010001111110000000000000010000001

.logic_tile 16 22
000010000000000001100111111000001001010000110000000000
000011100000001001100010011001011110100000110000000000
000000001010001001100111010001000001010000100000100000
000000000000000111100111010000101000010000100000100100
000000000000000101100110000111011111000010000000000000
000000000010000000000111110111101010000010100000000000
000000000000000101000111101011001010010100000000000000
000000000000000000000111110001101100110100000000000000
000000000001001111000000001000000001000110000000000000
000001000000001011100010111101001101001001000010000010
000010100101001000000000011001011001100000000000000000
000000000000011111000010000001101011000000000000000000
000000001010000001100000001101011000101011000010000000
000000000000000000000010100011111000111111000000000001
000011100000101001000000000011001011110110010010000000
000010100100000001000000000001011001110110100000000101

.logic_tile 17 22
000000000000000000000011101001101110101001010110000000
000010100000001101000010101101011100110110100000000001
011000001010000111100000010001101111010100100000000000
100000000000000111100010000101111101101001010000000000
000011100000000000000111001000000000000110000000000000
000010000000000101000000000101001001001001000010000000
000000100001010101000010100011001010000001010000000000
000000001100000101000010100000110000000001010000000000
000100000000000000000110010000011011111101110100000001
000100000001001111000011000001001110111110110001000010
000010001000000011100110011001011000111111000000000000
000011100000100000100111110011101101101001000000000000
000000000000000000000110001000001000000001010000000000
000000000000100000000010001011010000000010100000000000
000010000000100101000000000001111001000011010000000000
000011100001000000000000000000101011000011010000000000

.logic_tile 18 22
000000001010000000000110101001101001010110100000000000
000000000010000000000011111011011001010100100000000000
011001000000001101100111110101011001000000010000000000
100000001110000011100110101011101100010000110000000000
000010100000100000000011100101111110101011110101000100
000000000000010000000100000000110000101011110010000001
000000000000000001000000001101011011001000000000000000
000001000000000000000010100111101100001110000000000000
000000000001000001100111000011100000010110100000000000
000000001000000000000100001111100000000000000000000000
000000101001000011100110010001001111000010000000000100
000000000000000000000010010011111101000000000000000000
000000000100000000000110000000001100000010100000000000
000010000000000000000000001001000000000001010000100000
000010100110010101100000001101011111000001010000000000
000001000000100111100010110011101001010000100000000000

.ramt_tile 19 22
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100010010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000010101101000000000000000000000000000000

.logic_tile 20 22
000000000110000011100111011011001110101111010010000001
000000000000000101000010000001101110101110000001000100
000000000000000011100000000111001100000010110000000000
000000000010010101000010111111101000000000010000000000
000000100000000000000000000001101000000010000000000000
000001000000001101000011110011011111100001010001000000
000000000000000000000000010011001111000010000000000000
000010101110001001000011110011011010010110000000000000
000000000000000001000010110111111010000000100000000000
000000000001010101000011101111011100010000110000000000
000000000000000101000000001111001100001101000010000000
000010100000000000000000000111111011000100000000000000
000000000001011101000110110000001010110001010000000100
000000000000100101000011010001011001110010100000000000
000000000000010000000000000001100001000000000000000000
000000000001100001000000000101101100100000010001000000

.logic_tile 21 22
000000000000000111000010101011001100010000110000000000
000000001010001101100000000111101000000000010000000000
011000000000000000000010110101011100111110110000100001
100001000010000000000111000111101111101000010001100100
110010000000100000000010100011011101000110000000000000
110001000000000101000110000001101011101000000000000000
000000000000101111000111000101101101111100110010000001
000000000001000001000000001101001001110100110011100101
000000000000001001000110001111101100010000100000000000
000000001010000111000000001001011000100000100000000000
000000000011001001000110000101011100010100000010000000
000010100000100101000010100101111000011101000011000100
000000000000000000000110010011100000000000000100000000
000000000000000101000010000000100000000001000000000001
000010001110001001000011100101011111010100000000100001
000001100000000111000100001001111010011101000001100100

.logic_tile 22 22
000010100000001000000011100111011100000010000000000000
000000000000000001000100000011101011100001010000000000
011001000000000000000010111001001110100011010000000000
100000100000000000000011111001011101110011110001000110
010001000000001000000110111011011111010100000010000000
110000001101011111000011011001111110011101000001000100
000000000000000101100000000101001101000010110010000000
000000000000100111000011101001101010000000010000000000
000010100000000000000010101111011010000000010000000000
000001000000001101000100000011011011001001010000000000
000000000000001001000000010101011110000001010000000000
000000000000000011100010110111111011000110000000000000
000000000000000000000010100111001011001001000000000000
000000001110001101000010001101001101000001010010000000
000000000000000001100010000101100000000000000100000100
000000000010000000000010100000000000000001000000000000

.logic_tile 23 22
000000000000000000000000000101100001001001000000000000
000000000000000000000010100000001010001001000000000000
011000000000000001100110010111011100010100000000100001
100000000000000000000010000000000000010100000000000011
000000000000001011100000010111000001100000010000000000
000000000010001111100010001001001001111001110000000000
000001000001000011100000001000011100101011000001000000
000000000000101101000000000001011010010111000000000000
000000000000000000000000001000001010101000000000000000
000000000000000000000010011011010000010100000000100000
000000001100101000000010101000001101101000110000000000
000000000001011011000111111011011001010100110001000000
000000000000000001000000000000001010000100000100000000
000000000110000001100000000000010000000000000000000000
110000000000000000000000000101011100010111000000000000
100000000000000000000000000000011010010111000000000000

.logic_tile 24 22
000000000000001000000110001000011110010100000000000000
000000000000000101000000001111000000101000000000000000
011000000000100000000000011011001010010000100100100100
100000001001000000000010000011001010101000010000000010
010000000000001001100011111000011110010100000000000000
110000000100000001000010000011000000101000000000000000
000000000000000000000000001001001100010000000111100000
000000000000000000000000000011001001101001010000100000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001011100000000011011111001001000100000000
000000000000101001000000001101001100001110000000100010
000000000000001000000000000011101111010100000100000000
000000000000001001000000000011001001010100100000000100
000000000001010001100110000000000000000000000000000000
000000000000001101000100000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000111000000001000000000111001110000000000
000000000000000101100010011101001100110110110000000001
011000000000001001100011101111100000000000000000100000
100000000000000011000100001001101010001001000000000000
010000000000000101000000000000011110000100000000000000
010000000000000111100011100101001111001000000000000000
000000000000000001000110000000000000000000000110000000
000000000000000000000000000001000000000010001001100100
000000000000001000000000010001101011010110100000000000
000000000000000101000010000001011110000001000000000000
000000000000000000000110101111100000101001010000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000001001000010101001101100000000000000000000
110000000000001011000000001011011111001000000001000000

.logic_tile 2 23
000100000000000101100110000111111100101011110000000000
000100000000000000100100000000000000101011110000000011
011000000001011000000111110000000000010000100000100000
100000000000101011000011111001001000100000010000000000
000000000001010000000010000000000000000000000100000000
000000000000100000000000000111000000000010000000000000
000000000000000101000000000001101010001000000000000000
000000000000000000100011110000111100001000000000000000
000000000001001101000000000101111100000000100000000010
000001001010001001100000000000111111000000100000000000
000000000000000011100011101101101100000001010000000000
000000000000000000100100001001000000000000000000000000
000000000011011001100110001011101110111111110000000000
000000000001010101010000001111000000111110100000100000
010000000000000000000110000000000000010000100000000000
010000000000001111000000000001001001100000010000000000

.logic_tile 3 23
000000000000001101000010001000011010000010100000100000
000000000000000111000100000011010000000001010011000010
011000000000000000000110110111100000101001010000000000
100000000000010000000010000001101001010000100000000000
010000000000101011100111100101011000100000110000000000
110000000000000001100000000101011101000000100000000000
000000000000000000000000010001000000101001010100000000
000000000000000000000011000111000000000000000000000000
000010000001001101000000010111000001101001010000000000
000000000000001001000011010011101001100000010000000000
000000000000010001000000000000001110101000010000000000
000000000000101101100000000001011100010100100000000000
000000000000100000000110010011000001010000100000000000
000010000111011111000010101111001110000000000000000000
000010000000000101100110000001000001100000010100000000
000000000000000000000000000000001100100000010000000000

.logic_tile 4 23
000001000000000111000110110001101000000010000000000000
000010100000000000100010000111111010000000000000000000
011000000001001011100110101000000001100000010100000000
100000000000001111100000000001001111010000100000000000
010000001101011101000110100001000001110000110000000000
110000000000101111100100001111001000100000010000000010
000100000110000000000010101101101000000000000000000000
000100000010001101000100000111111100100000000000000000
000001001100001011100000001111011010100000000000000000
000000100000000001000000001011101100000000000000000000
000000001110000000000000011000011010000010000000000000
000000001010000000000011011001011110000001000000000000
000000000000001001100110000101000000000110000000000001
000000000010001011000110100000001111000110000010000000
110000000000001000000000010000000000000000000000000000
100010000000001011000011110000000000000000000000000000

.logic_tile 5 23
000000000000000111100000000000011100000010100010000000
000000000000001001100011110001000000000001010000000001
011001000000101000000000000000000000000000000000000000
100000100000011011000000000000000000000000000000000000
000000000010000000000000001000000000000110000000000000
000000000000000000000010111011001110001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000010000000000000000000000000000
000010100000100000000010000000000000000000000000000000
000000000100000101100111110011101100000010100000000000
000000000000001001100111000000010000000010100010000000
000000000000000001000000000001011100101011110001000010
000000001010000000000000000000010000101011110000100100
010000000000000000000000000000001000111110100100000000
010000000001000000000000001101010000111101010010000010

.ramb_tile 6 23
000000000110100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000100000000000000000000000000000
000010100001000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000010000000100001000000010000001010000100000100000100
000001000110010000100011100000000000000000000000000000
011000000000000001100000000101001100001000000000000000
100000000000000000000000001101111101001101000000000000
000000100000001111000111010000000000000000100100100000
000000000001000111000111000000001001000000000000000000
000001000000000000000010000101001100001000000000000000
000010100000000000000110111101001101001101000000000000
000000000000001000000010010101111110101000000010000100
000001000000000001000010000000110000101000000000100001
000000000000000011100011110111111011000010000000000000
000000000001010000100110110001011101000000000000000000
000000000000000000000111000011111001101011010000000000
000010100000000000000000001111001101000111010000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 23
000000000000100101100110100111011001000001000000000000
000000000001011101000011110101101110010111100000000000
011000000110001001100000000011011000001001000000100000
100001000000001011000000000111001101000010100001000000
010001000000000111000010100001000000111001110100000100
010010000000000101100100001111001000100000010010000010
000000000000001000000011100111000001111001110110000000
000000000000001011000110111001101011010000100000000010
000000001000001111000010101011000000101001010010000000
000000101011010111100110111101000000000000000001100011
000000000000001000000010101011001110000010000000000000
000000000000001001000000000101101101000000000000000000
000010100000001111100111000101000000111001110110000001
000001000000000001100110001111001011100000010010000000
000000000000000011100000001011101110101001010100000000
000000000000000000100000001011010000101010100000000110

.logic_tile 9 23
000000000000001011100011110101111100111110110000000000
000000100000001111000110001001011011111101010001000011
011000000000111011100000000101011010101011110000100000
100000000000111111100010011001111000110111110001000000
110000000000000000000111011111101110010111100000000000
010000000000000111000010101011011000000111010000000000
000000000000001000000110010111111000101111010110000001
000000000000000011000010110111111010011111000000000000
000000000001000001000111100101011110010101010000000010
000010100000100111000111110000110000010101010010000000
000000000110000000000011100001111111110110110100000000
000000000000000000000111100101111011111001010000100000
000001000001010000000000010011001100100011110100000000
000010000000101001000011010000011100100011110000100000
110000000000001000000011111001111101010111100000000000
000000001101001011000011100001011110000111010000000000

.logic_tile 10 23
000010000000100111100000000011100000111001110010000100
000000000001010000000000001111001110010110100000000010
011000000000000111000010010000011100111000100110000000
100000000000001101100110001011001000110100010000000010
110000000110000111000010010001111011101001000000000000
010000001101000000100111010011101010010000000000000000
000000000000000001000111011001111011101000010000000000
000000000000001101100111010001001001000000100000000000
000010100000000101100111001101001101010010000000000000
000001000000001001100011111001101011000100100010000000
000001000000000011100110100111100000011001100000000010
000010000001000111000000000000101111011001100000000000
000000001010000111100110010111011101001100110000000000
000000000001000001100010010000111011110011000000000000
000000100000000000000010000101001011000110100000000100
000000000000000000000000000111101011001001000000000000

.logic_tile 11 23
000000000000001001000011100111011011101111010100000000
000001000000001111000110011111011100011111110000000000
011001000000000101100011111001011010100000010000000000
100010000000100000000011110011001010101000000000000000
000000000111010001100110000101011001111111110100000000
000000000001110101000010101101101001101101010000000000
000000000110000111100111111101101001110110100000000000
000000000000000000000011111001111111110000110000000000
000000000000111001000000011111101100101111000000000000
000000000110011011100010001011101110101001010000000000
000000001100001011100000010101000000101001010010000000
000010100000000001000011001111001000101111010000100001
000010000000001111100110100011101000110000010000000100
000001000000000111100110011011011100010000000000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000011011001000000101001010000100000

.logic_tile 12 23
000010100000000000000010100011101001110100010000000000
000001000000000101000100000000011001110100010000000001
011000000010001001100010110111101111110000110000100000
100000000010000011000011101111011000110000000000000000
010010000000001000000010000001100001011001100100000000
100001000000000101000000000001101011101001010000100010
000000000000100000000010001101001100100001010000000000
000000000001000000000100001011101010010000000001000000
000000100000001101000000000101011100101000000000000000
000000000010000011100010011101001100100100000000000000
000000000001000111000010001011011110101011010000000000
000000000000100000100100001111101111000111100000000000
000000000000011011100111100011001111011100100100000100
000000000000101111000010000000001011011100100010000000
110000000110001001000000010111011001110100110000000000
100010000000000001100011010000001110110100110000100000

.logic_tile 13 23
000000000000001000000011101011111011000011100000000000
000000000000001111000100001001101011000011000000100000
011000000001000000000000001111101011111001010100000000
100000000000001001000010010101101100111111110001000001
110000000000000001000111101011111011000010100000000000
010000000000001101000010110011101001000011010000000010
000000001100000001100111100000011010000011010000000000
000000000000001101000100001101001111000011100001000000
000010100000001000000000000111100000101001010000000000
000001001100001111000011100001001100011001100000100010
000000000000001001000010000111111100101001010000000000
000000000000001011100110101001010000010100000000000000
000000000001000000000000000101011101111110110100000000
000000000000100000000010001101011001010110100011000000
110000000111100011100110001001100001101001010000000000
000000000001011101100010011011001111100000010000000000

.logic_tile 14 23
000100000000001111100110001001100000001001000010000000
000101000000001001100100000001001000000000000000000100
011100001110000001100111110001011000010100000000000000
100110000000000101100010010000010000010100000000000000
010000001000001001100111000000001101110000000000000000
110000001100000001100000000000011110110000000000000010
000000000000000000000000000001011000000000000000000000
000000000000000000000011111001010000010100000000000000
000000000000000000000110100001001000010100000000000000
000000000000101001000000000000010000010100000000000000
000100000000010000000110101011000001000110000110000000
000100000000100000000000001001001011011111100000000000
000000001001011000000000000011111110101011110100100000
000000000010100101000000000000100000101011110001000010
000000000000001101000000000101000000001001000000000000
000000000000001001000000000111001010000000000000000000

.logic_tile 15 23
000000000001011000000000010011111001000000010000000000
000000001100101001000011110000111010000000010011000000
000001000000000000000110011000011010101000000000000000
000010000000000000000110011001000000010100000000000000
000000101010000001100010101101101010010110100000000000
000000001100000101100000001101001010000100000000000000
000000000000011001100010110000011000000001010000000000
000010000000101001100010000011010000000010100000000000
000000000000110111000111001101111101101000010010000000
000000000000110000100100001101101110111101110000000000
000000000001010101000110100001001110000000100001000000
000000000000100000100000000000001101000000100001000100
000000000001000011100000001000001100010000000000000000
000000000000000000000000001001001001100000000000000000
000000000001010111000000001101101011001000000000000000
000000000000100000100000001101011001010100000000000000

.logic_tile 16 23
000000000000000001100000001111011100001001010000000000
000000000010100101100000000101011101010110100000000000
011000000000000101000010101101000000000110000000000000
100000000000000000000010101011001111001111000000000000
000100001100000101000111101011111001001001000000000000
000100000000000001000000001011011110000001000000000000
000000000000100001000110001101100001100000010000000000
000000000100000000000000000001101001101001010000000001
000000000000001001100000010000011110000100000000000000
000001000000000011000010010011001000001000000000100000
000000000000010101000110011111101110100011110110000001
000000000000100000100110011111111000101011110011000010
000000100000001001100110100011000000000000000000000000
000001000000101001100010010111000000010110100000000000
000000000111010101100010100001101010000000100000000000
000000001010001111000010110000111010000000100000000000

.logic_tile 17 23
000000000000101000000010111111011010101000000000000000
000001000001001001000111000011110000000000000000000000
011000001010100101000010110001111101001001010000000000
100000000000000000000011101111111000000110000000000000
000000000000000000000000001111100000000000000000000000
000000000000101111000000000101100000101001010000000000
000011101001000111000010110101101000001001000000000000
000001000000100000100110100011111001001110000000000000
000010100001000001000000000111011100111100110100000000
000001000000000000000010111011001000111110110011000001
000000000000000101100000000000011011010011110000000000
000000000000101001000010110101001111100011110000000000
000000000000100001100000001001011011010110100000000000
000000000000011101000010110111111011000110100000000000
000000000001110111100000011000001111111101110110100000
000000001110110000100010010011001001111110110000000110

.logic_tile 18 23
000000000110000101000010100101101010101010100000000000
000000000001000000100110111001010000101001010000000000
011000000001011000000000000000000000000000000000000000
100000100000100001000010100000000000000000000000000000
010000000000000000000111011111100001010110100000000001
110000001100000000000011101011101000000110000000000000
000000000000000001000111100101111101101110000100100001
000000000000000101000000000000101010101110000000000001
000000000001000000000000001000001111010000000000000000
000000001010000000000000000011011010100000000000000000
000000001010010000000000000000011101110000000000000000
000010000001101111000011100000001110110000000000000000
000000000000000000000000010001001111010011110000000000
000000000000000000000010010000111100010011110000000000
000000000000011000000000010000011000110110000000000000
000000000000000011000010000001011011111001000000000000

.ramb_tile 19 23
000000100000000000000000000000000000000000
000011100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001001010000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 23
000000000000000101000110011111101100000101010000100000
000000000000000000000111111011111010000110100001000100
000010000000110000000000001000011111111001000000000000
000001000000111101000000000111001100110110000010000000
000000000001000101000010101011101000010110100000000000
000000001110000011000000001111110000010101010000000000
000001000000000011100000000011000001101001010000000000
000010000000000101100010110001101100011001100000100001
000000000000001000000110110011011010101111010010000100
000000000000000101000010001101101111101110000011000100
000000001100000001000011100011011000000010000000000000
000010100001010000000111110101001001010010100000000000
000000000000000000000010111011001110010000100000000000
000000000000000000000010100111111001010001110001100100
000000000000101001100111010011011011000110000000000000
000000001000010101000110101001001011010100000010000000

.logic_tile 21 23
000000000000000000000000010111101110000010000010100000
000000000001000000000011110000001001000010000011000110
011000000001000011100000000000011010000100000100000000
100010000110101101100000000000000000000000000000000000
110000001010001000000010111101001010000000010000000000
010000000000000001000011001011011011001001010000000000
000011100100000111000010000000011111000011000010000000
000010000000000000000000000000011000000011000001000000
000000000000000000000011111000001010000110110000000000
000000000000001111000111101011011011001001110000000000
000000100000000000000000000111011000010100000010000000
000001000000100000000011101111101101011101000000000100
000000000000000000000110011101011110000001000000000000
000000001010000001000010101101011011100001010000000000
000000000000000000000010110011011110101000000000000000
000000000000101111000011010000010000101000000000000000

.logic_tile 22 23
000100000000000111100111010000001000000100000100000000
000100000000000000100111100000010000000000000000000000
011000000000000011100000001000000000000000000100000000
100000000000001001000000000001000000000010000001000000
010000000110001000000110101111101010010100000000000000
010000000000000101000000000111001111011000000000000000
000000000000000000000000000111011000010000110000000000
000000000000000000000011100001101010000000010000000000
000000000001010101100110000011001101010100000010000000
000000000000100000000000001101101111101110000001000100
000001100100001101100000001000000000000000000100000000
000010000000000011100000001111000000000010000001000000
000000000010000000000110000000011100000100000100000000
000000000000000000000100000000000000000000000000000000
000000000100001011100110011011101110001010000000000000
000000000000011101000010111101011010000110000000000000

.logic_tile 23 23
000000000000001000000000000111100001000110000000000000
000000000000001011000000000000001000000110000000000010
011000000000010000000111000000000000000000100100000000
100000000000001101000100000000001100000000000000000000
110000000000000111100000010000011011000100000000000000
110000000000000000100011011011001110001000000000000000
000000000000000000000000010001000000000000000100000000
000000000000000101000011010000000000000001000000000000
000010000000000001000000000011100000100000010000000000
000000000000000000000011110111001010000000000000000001
000000000000000011100000001000000000000000000100000100
000000000000000000100000001101000000000010000000000000
000000000000000011100010000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000101110001101000000000000000001000000100100000000
000000000000000001000000000000001001000000000010000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001100000
000000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101011011001111010100000001
100000000000000000000010110000001010001111010000000010
000000000000001001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100110000001100000010110100000000000
000000000000000101000000000000100000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000110110110000000001
000000000000000000000000000000101010110110110000000000
000000000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000101101110001100110100000000
000000000000000000000000000000110000110011000000000000

.logic_tile 2 24
000000000000000000000000010000001101000100000000000000
000000000000001101000011111001001001001000000000000000
011000000000000000000010100001011000111101110000000001
100000000000000101000010010101001111111110100000000000
000000000000000101000000001011101101010100100000000000
000010000000000101100010111011111100010110100000000000
000000000000001101000010101111001101000000000000000000
000000000000000001000100001111111001000100000000000000
000000000000000001000010000101101010101001010110000001
000000000000000000100011100101010000010111110010000011
000000000000000000000010010101111010001100000111000011
000000000000000101000011011011101010011110100010100100
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000001000110000000000000000
000000000000000000000010110000011101110000000000000000

.logic_tile 3 24
000000000000001001100110010001011010000010100000000000
000010000000000001000110001111101011000010000000000000
011000000001000000000011111011101010111101110110000100
100000000000100101000011100011001000111101010010100101
000010100000000101000110101011011100101001110110000000
000000000000000000000010100101101001111111110010000010
000000000000001101000110000011001010101000000000000000
000000000000000111000000000000110000101000000000000000
000000000100000000000110010000011110110000000000000000
000000000100000000000010100000011011110000000000000000
000000000000001001100000010101111000000000000000000000
000000000000000001000010001101100000000010100000000000
000001000000001000000110101000011100001111010100000000
000000000000000101000000001011001000001111100000100000
000000000001000000000110011111111000000000000000000000
000000000000100000000110101001111110000100000000000000

.logic_tile 4 24
000010100000010000000010110101101100001101000000000000
000000100001100000000110001001111110001111000000000000
011000000000000000000111111101111101000001000100000000
100000000000001111000110000011001001000000000000000000
110001000100001000000111101101000000101001010100000000
010010100000001101000000000001000000000000000000000000
000000000000000111100000010111011101000001000100000000
000000000000000101100010000101101100000000000000000000
000000000001010000000110000011001111000010000000000000
000000000001110000000011101001111001000000000000000000
000000000000000011100000000101011111100000000000000000
000000000000000001000000001001101010000000000001000000
000000000000000111000111100101011110101000000100000000
000000000000000000000010000000010000101000000000000000
000000000000000101100000001101111101000000000100000000
000000000000000000000010110011001001000000010000000000

.logic_tile 5 24
000000000000000000000011101111001101000000000110000000
000001000000000000000100000101111011010000000000000000
011010000000000000000110100000000000100000010110000000
100001000000000000000000001001001011010000100000000000
110001000000000001100110000111011011000010000000000000
110000000000000000000011111101001101000000000000000000
000000000000001111000111100101111010000001000100000000
000000000000000001000100001011101111000000000010000000
000000001010100111100010001111001101010000000100000000
000000000001000000000000000101111100000000000001000000
000000000000001000000110011111101011000010000000000000
000000000000000011000010001011101001000000000000000000
000001000000001000000011011111001101000000000100000000
000000100000000001000011010101111100010000000010000000
110010100000000000000010000000000000100000010100000100
100000000000000000000000001101001100010000100000000100

.ramt_tile 6 24
000000000000000000000000000000000000000000
000010001110000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000001001110010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001010000000000000000000000000000

.logic_tile 7 24
000010000000000000000000000000000000000000000000000000
000011100011000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001100001101000000000000000000000000000000000000
000000000000000000000011111111101110111101010100000100
000000000000001101000011010001000000111111110000000000
000000000000000111100000000000011011111101110100000000
000000000000000001100010110101001111111110110000000000
000000001000000000000000000101100000000000000110000110
000000000000000000000000000000000000000001000000000011
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001001001000000000000000001100000010000000100
000000000000001111000000000111001110010000100010000000
000000001000001001000000000001101011000010000000000000
000000000000000111000011111101011011000000000001000000

.logic_tile 8 24
000000000010000001000000000001011001100011110100000100
000000101110000000100000000111001110110011110000000000
011000000000000111000000001111001101110110110100100100
100000000000000000100000000001011010111001010000000000
010010001010000000000111000011111000101011110100000001
110001000010000000000000000111101101100011110000100000
000000000000001000000000001111001110111110110100100000
000000000000001101000000000001101000101001010000000000
000001000000000111100000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000000000000000000000010001011101110111110110100000000
000000000010000001000000000001001000101001010000100010
000000000000000111100010010001101110111110100100000000
000000000000000000000011100111011101110110100000100000
110000001000000101100010000011011111101111000100000000
000000000000000000100100000011111000111111000000100000

.logic_tile 9 24
000000000000001000000110001001011010111110100100000100
000000000000001111000000000111100000010110100001000000
011000000000000000000000000011101101101000010010000000
100000000001001111000011101011111011101001000000000000
010000000001000111000111111111011110101111000100000000
110000000001010000100111010011101000111111000000100011
000000000000001000000000001001111100010110100000000000
000000000000001111000011101011001111000010000000000000
000000000011101001000110010101001110101000000000000100
000001000001011111000111001111101110100000010000000000
000000000000001111100111010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000110101111100010111011101100100011110000000000
000001000000010101000111011001011100101001010000000000
110000000000000011100000000001001010111110100110000000
000000000000001111000000001111001100110110100000000000

.logic_tile 10 24
000010001010000000000111110011101110101011110100000000
000011100000000111000011110000010000101011110000000000
011000000000000111100011110101001011101111000000000000
100000000000000000100111110101101110101001010000000000
000000000000000111000010011001101101101100000000000000
000001000000001001100111100101111001111000000000000000
000000000000000111100010011101001011111110000000000000
000000100000000000100111110001011011101101000000000000
000000001010001001000110000011101010111111010100000000
000000000000000001000000000000111110111111010000000000
000001000000000101100110000001001100100000000000000000
000010000000000000100000000011101110110000100000000000
000000000000011001100000011001000000101001010001000000
000001000000100011000010000111101000011111100000100011
000000001010000001100000001101100001010000100000000000
000000100000000111000000001001101110001001000000000000

.logic_tile 11 24
000000000000010001000110001101011101111000000000000000
000000001111100000000000001111101101100000000000000000
011000000110001000000111010101111111000111000000000000
100000000000000001000011000000101111000111000000000000
000000000001001000000111101111100001110000110000100000
000000000000000001000010100011001000111001110000000010
000000001000000111000010001011000000111111110100000000
000000000001000000000011111001100000010110100000000000
000000000000000000000010011011101000101000000000000000
000000000001010000000111111111011011100000010000000000
000010100000000111000000000111111011111000000000000100
000001000000000001100010001001101011010000000000000000
000000000000000000000110101001001101101000000000000000
000000000000000000000000001001011110010000100000000000
000001001000001011000011110011101110110100110010000100
000000000000000101000110000000011010110100110000000100

.logic_tile 12 24
000000000000000000000000011011111001100000010000000000
000001001100000000000010101011011010110000100000000000
011010000000000001100111001101101011101000010000000000
100001000000000000000000001001011000100000010000000000
010001000000001000000111011111101100101001000000000000
100010000000001011000110000011011110100000000000000000
000000000000000111000110101000011010011100100100000000
000000000001000000000000001011011111101100010001000000
000000000110000001100110100111001100111100000100000100
000000000000000000000100001001100000111110100000000000
000000000000001111000110010111001111100000010000000000
000000000000000011000010000101101110100000100000000000
000000000000000011100011001011111110101000000000000000
000000000000000000000010000111001110011000000000000000
110000001000101011100000000000011101000110100000000000
100010000001001011000000001101001001001001010000000000

.logic_tile 13 24
000000000110000011100110101000001100000110100010000000
000000000000000001100100000001011000001001010010000000
011000000110101001100000000000000000001001000000000000
100000100001010001000000000111001000000110000000000110
010000000000001000000011000101101110000010100000100000
100000000000000101000011100111110000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000011110001011000000001010010000000
000100000000000011000110000000100000000001010010100000
000000000000000000000000000011001101000001000000000000
000000000000000000000000000000101111000001000000100010
000000000000000101100000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
110001000000000000000000010101000000110000110100000000
100100100000000000000010101101101010111001110001100000

.logic_tile 14 24
000010000001000101000010101001011000000010000000000000
000001100000001101000000001111111000000000000000000000
011000000000000000000010100000011100010111110100000000
100000000001010101000000000101000000101011110001100001
110001000000001001100111001001011010101001010000000000
110010000000000001100000000001010000010100000000000000
000000000000011000000110011011011011000000000000000000
000010100000100011000010011111111100010110000000000000
000000000000000111000011010000000000000000000110000000
000000000000000001100010000011000000000010000000000000
000000000000001101000000000101000000000000000000000000
000000000000000101000010011011000000010110100000000000
000000000000000000000010001111011010111100000100100001
000000000000001001000000001011001011111100100000000110
000001000100000000000010000101001100111001110000000000
000010100000000000000010101011001100100010110000000000

.logic_tile 15 24
000000000000010101000000001111011110000110100000000000
000000000000100000000000000101101010001111110000000000
000000000000000101000110001011111011111000000000000000
000000000000000000100010101101101001111100000000000000
000000001011100011100010101001111000000011000000000000
000000000000110000000100000011011111000010000000000000
000000000110000111100110010000011010010100000000000000
000000100000010000100110010111010000101000000000000000
000000000000001001100000000001011011000011010000000000
000000000000000011000000001101011101000011000000000000
000001000000000000000010000111101110000010100010000000
000000000110000001000010100000000000000010100010100001
000000000000001001000110011011001110000110100000000000
000000000000001001000110011111011100010110100000000000
000000001010011111000011100001100001100000010000000000
000000000000111001000100000000101101100000010000000000

.logic_tile 16 24
000000000000001101000000001011101100000010100000000000
000000001110000011000010010011000000000011110000000000
000000001000000000000110101001011000101001010000000000
000000000000000000000010101001110000101000000000000000
000001000000100000000111011000001110000001010000100000
000010100001000101000110010111010000000010100010000010
000000000000000000000111000000001010110000000010000000
000000000000000000000110110000011011110000000000000000
000001001100001001100000001101101110010000000000000000
000010000000101001000000001111101000101001010000000000
000000000000000111000000000111011100000001010010000000
000000000000001101000010010000110000000001010000000000
000001001100101000000110000001011000000011100000000000
000000100001001011000110001101011100000001010000000000
000000000000000001100010000000011010001100000000000000
000000000000000000100000000000011010001100000000000000

.logic_tile 17 24
000000000010011001000000000101111001000000010000000000
000000000000101111000011100111001101100000010000000000
011000000000000111000010110101100000101001010000000000
100000000000000000000111111111000000000000000010000000
000000000110000000000111111001001111000010100000000000
000000000000000000000010101111001100000001000000000000
000000000000001101000000001000011101100000000000000000
000000000110001111000000001011001010010000000000000000
000000000000000000000000010000000001100000010000000000
000000000000000000000010001111001001010000100011000000
000000000100001000000110001000001100101001110110000100
000000000000000001000010101111011011010110110011000010
000000000001001001100110010001101110000110000000000000
000000000000000101100111100001111011001110000000000000
000000000110001000000111110000001001000000110000000001
000000001010001001000010000000011110000000110000000010

.logic_tile 18 24
000010000000000101100010100011111010110000010000000000
000001000000000101000100001011101111110000110000000000
011000000001011000000110110111111010111011110110000000
100100000000000111000011111001011010111001110010000101
000010000000001000000000000101011110111101010101000000
000000100010100101000000000000010000111101010011100000
000000000000000000000010110011101110010110100000000001
000000000000000101000011001011100000101010100000000000
000000000000000101000011110000001100110000000010000000
000000000000010000100111100000001111110000000000000000
000001000000000000000110001001100001001001000000000000
000000100001010000000010001001001011000000000000000000
000000000000000011100010000001011111010110000000000000
000000000000000000100000000001001111101001010000000000
000001000000001001100010110001100000000000000000000000
000000000000000001000110000011100000010110100000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000001110000001100010101000011000001000000000000000
000000000000000101000100001001001010000100000000100000
011000000011000001100011101111101100000010000000000000
100001000000000000100110101011001001000000000000000000
110010000000000101000000001101111000101011010000000000
110000000000000000000000000101011110000111010000000000
000000000000000111100010100101111110000000000010000000
000000000010000101100100000001111110000100000000000000
000010001000000000000000001000000000000000000100000000
000001000000000101000000001001000000000010000010000000
000000000000100000000011100001000000000000000100000000
000000000000010000000010000000000000000001000010100000
000000000000001011100111000000011000000100000100000000
000000000000000011000100000000000000000000000001000000
000000100000000001000111101011111110101011110000000000
000000000000000000100100000101110000000010100001000000

.logic_tile 21 24
000000100000000000000111000000000000000000100110000000
000000000000000000000100000000001100000000000000000000
011000000000000011100000010101011000010110100000000000
100000000010100000100011011101010000010101010000000000
110000001000000001000010100011011010100000000000000000
010000001110000000000110111101111111000000000000100000
000000000000000101100011110000000000000000000100000000
000000000000000000000110001001000000000010000000000000
000000000000001111100110100000000000000000100100000000
000000000010001101100011110000001010000000000000000000
000000000000000000000110000000000001000000100100000000
000010100000000000000100000000001000000000000010000000
000000000000000001100111111011001111000000000000000000
000000100000000000000011011111011010001000000000000000
000000000000000000000111100111011011110001010000000000
000000000000000000000000000000011101110001010001000000

.logic_tile 22 24
000000000000000000000000010001111001000010000000000000
000010100000101111000011110001011010000000000000000000
000000000000001111000010100001001111111101110000000000
000010000000001111000111100000101111111101110000000000
000000000000101001100111101101001110000000000000000000
000000001100010001000010111001111011000010000000000000
000000000000101111000010100000011101100000000000000000
000000000000011111100100000111011010010000000000000000
000000000000001101000000011011111100111000000010000100
000000000000001001100010000011011010010100000000000111
000000000000001011100110110011011000100000000000000000
000000000000000101000010000111101010000000000000000001
000010100000101111000000011001101011000000000000000000
000001000000010111100011101001011011100000000000000000
000000000000000000000000000011000001000000000000000000
000000000000000101000010000011001110100000010000000000

.logic_tile 23 24
000010000000000001100110001001100000000000000000000000
000001000000000000000010100011100000101001010000000000
011000000000000000000110101001000000000110000000000000
100000000000010000000000001001101011010110100000000000
010000000001010001000010011000011110100001010000000000
110000000000000000100010001011001010010010100000000010
000000000000001011100010100111011111001111010000000000
000000000000000001000100001111111101101111110000000000
000000000000001000000010000001011100010100000000000000
000000000000001011000011100000010000010100000000000000
000000000000000000000010000011001101000010110110000000
000000000000001111000010110111101010101000010000100100
000000000001011000000010100011001000011100000000000000
000000000000100001000110101011111100111100000001000000
010000000000000000000111001001011010010000000000000000
110000000000000111000100001001111101110000000000000000

.logic_tile 24 24
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
010001000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000000000000000001000000000101111010000000000
000001000000000000000000001111001011011111100000100000
000000000000000000000000000000000001000000100110000100
000000000000000000000000000000001010000000000001100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000001100000000001100000000000001000000000
000000000000000000000000000000101011000000000000000000
011000000000000000000010100000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000010100111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001001100010100111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110011001011100101000000010000001
000000000000000000000010001101010000000000000010100010
000000000000000000000000000111011011100000000000000000
000000000000000000000000001111101010000000000000000000

.logic_tile 2 25
000000000000000000000011101111101110101100000000000000
000000000000000101000100001011011000001100000000000000
011000000000000000000000010001101110000000000000000000
100000000000000111000010101111000000010100000000000000
110000000000000000000111001101101011110110110000000000
110000000000000001000000001001101000111101110000000000
000000000000001000000000001001000001001001000000000000
000000000000001011000011100111001100000000000000000000
000001000000001001000110100001000000001001000000000000
000000100110000101000000000000101110001001000000000000
000000000000001001100000000000001111000011100000000000
000000000000001101100010101001001010000011010000000000
000000000000000101100111111011001100000001100110000001
000000000000000000000111000111101011000001111000000100
110000000000001001100000001001001100111001110000000000
010000000000000001000000000011001001010110110000000000

.logic_tile 3 25
000000100000001111000000010001011010000010100000000000
000010100000001111100011100011010000000000000000000000
011000000000000001100111100101101100010100000000000000
100000000000000000000111100000000000010100000000000000
110000000000000000000111000001101110000000000000100000
110000000000000111000110001101011000000100000000000000
000000000000000001100000001001111110011011100000000000
000000000000000000100010110111111011011001000000000000
000000000000001011100000001000001100111110100010000001
000000000000001011100010100011000000111101010000000000
000001000000001000000000011001011100001000000100000000
000000000000000111000010001001111010000000000000000000
000000000000100000000011010111000000000000000000000100
000000001111010001000010101011000000010110100010000010
000000000000001000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000

.logic_tile 4 25
000000001000001001100000000101111100000010000000000000
000000001100000001000000000011001111000000000000000000
011000000000000101100000000111111011000010000000000000
100000000000000000000000000101011000000000000000000000
110000000111000111100010101101111100000010000000100101
010000000000101101100110110111011111000000000000000000
000000000000000101000110001001001010100000000000000000
000000000000001101100000001111011000000000000000000000
000100000110000000000000011000000001100000010100000000
000100000000000101000011000101001100010000100000100000
000000000000000101100110000101101110100000000100000000
000000000000001011000000001111001110000000000000000010
000000000000000101100010110101001110111101010100000000
000000000000000001000011100101110000010110100000000000
000000000000000001100000010111011010000000000100000000
000000000000000000000010100111001111100000000000000000

.logic_tile 5 25
000000000000001111000000011111101110100000000101100100
000000001000000001100011100101111110000000000001000010
011000000000000001100000010011001010000001010000000001
100000000000000000000010100011100000000000000001000000
010000000000000011000000000001101110000010100010000101
010000000000000000000010110000000000000010100010000011
000000000000000101100011100001100001000110000011000000
000000000000001101100000000000101100000110000011100001
000110100000000001000000011101000000101001010100000000
000101001000100000000011110011100000000000000001000000
000000000000001011100000000101111100100000000100000000
000000001010000111100010011101111000000000000000000000
000000001110100001100000000111111011000010000000000000
000000000001011101000010000001001111000000000000000000
110000000000001000000110000000000001100000010100000000
100000000000000001000010111101001111010000100000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100100000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000001110000000000001111011101000000000110000000
000000000000110000000000001001011100000100000000000000
011000001010000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110001101011000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100100000000000000000011011111010001000000100000000
000100000001000000000011100011111110000000000000000000
000000001000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001001111000000000011111011100000000100000000
000000000000000111100000000111111100000000000000000011
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000001000001111000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001011000110110100000000000
110000001100000000000000000011001000010110100000000001
000000000000000000000000000000000000000000100110000100
000000000000000000000000000000001111000000000010000011
000000001000001000000000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010001001001110010110110000000000
000000100010100000000011100111011000111110110000000010
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000010100000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
011000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001000000111000000000000001110000100000100100000
100001000000000000100000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010100111100000000101011101000010000000000000
000000000000010000100010000000011100000010000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 25
000000000001010000000011101011100001110110110100000000
000000000001100000000100000011001110101001010001100000
011000001000000101100000000000000000000000000000000000
100000100000000000100000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010001001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010001101001010110100000000000
000000000000000000000011001111011111000001000000000000
000001001000001001000000000000000000000000000000000000
000010000000000001100000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000001110000000000000000000000000000000000000000
110000001000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000010100000100000000111000000000000000000000000000000
000001000001010000000100000000000000000000000000000000
011000000000100000000000000011101011111101010100100001
100000000000010000000000000101011100111000100000100000
010000000000001000000011100000000000000000000000000000
100000000000001011000010010000000000000000000000000000
000000000000001001100011110000000000000000000000000000
000000000001001011100011100000000000000000000000000000
000000001000000000000000000001001010000000100000000000
000000000000000000000000000111111011101000010000000000
000000000000001001100110011011101110111000000000000000
000000000000000001000010110101101001100000000000000000
000010000000000011100000001011100000000000000000000010
000011100000000000000000000101100000010110100000000000
110000000000000000000000001101100001111001110000000100
100000000000000000000000000101101011111111110001000000

.logic_tile 13 25
000000000001010000000000001111101111001011000110000000
000100000000100000000000001101111101000001000000100110
011000001010100000000000001011111010010000100100000001
100000000000010000000000000111111111010100100001000010
110000000000000000000000001101100000111111110000000000
110000000000000000000000000111000000010110100000000000
000001000000101000000111101101111100000011010111000000
000000000000011111000000000011111111000010001000100000
000000001000000000000111101011000001000000000110000000
000000000000000000000100001011101011100000010010000010
000100000000010101100000000000000000000000000000000000
000100100000000000000011010000000000000000000000000000
000000000000000000000111001000001111010000000110000100
000000001110000001000111111011001011100000000001000100
110000001010001001000000010000000000000000000000000000
100000000000000101000010100000000000000000000000000000

.logic_tile 14 25
000000000000001000000010101011000000100000010000000000
000000000000000011000000001011001101000000000000000000
011000000000001000000010100001011110000110100000000000
100000000000000111000100000000001100000110100000000000
110000000000001001100010100011111001101000010100000000
110000001000001011000111111101011010110100010001100000
000000000000001101000000010111101010101001000101100101
000010100001011011000011100111011010101110000001100111
000000000000001001100000001101011110101011010100000000
000010100000000101100010100011101100000011000000000000
000001000100001101100010001011011101101110000100000000
000010000000000101000010000101001011010110000000000000
000000000000000101100111100011101001000111110100000000
000000000000000111000110000111111000010111110000000000
000000000000000101000000001000001010001011110100100000
000000000000000001000000000011001111000111110000100100

.logic_tile 15 25
000000000000000001100010100001000000000000000000000000
000000000010001001000010100001001001010000100000000000
011000000000000011100000000111111000101001010000000000
100000000000001101100000001001001101100001010000000000
110000000000000000000110001011001000010000100000000000
110000001100000000000110110111111000100000110000000000
000000000000000101000000001000000000010000100000000000
000000000000010000000010000111001011100000010000000000
000000001010000001000010101000001100101000000010000000
000000000000000000000010000101010000010100000000000000
000001000010011000000000000011001110101000000000000000
000000000000000001000000000000100000101000000000000000
000000001010010101100010011001111010010111100000000000
000000000000100000100010000011011011001011100000000000
000000000000000011000000000001000000010110100100000000
000000000000000001000000000011101111001001000010000000

.logic_tile 16 25
000000000000001001100111001001101111010110110000000000
000001000000001011100000001011101100110110110000000000
011000000000001000000110001011001011001111110000000000
100000000000000101000100001111101101001001010000000000
000000000000001111000110101000011111111000000000000000
000000000001010001100000000101001000110100000000000000
000000000000000101000110001101101111010110100000000000
000000000000000101000100000101111101011111110000000000
000000100000101000000000000001001110100000000000000000
000000000001011001000010010011011110010000100000000000
000100000000001001100110000000001010000011000000000000
000100000000000001100110000000011001000011000000000000
000000000110010001100010000000011100110000000000000000
000000000000100101000010100000001000110000000010000001
000000000000001000000110110111100000011111100100100010
000000000000000011000010001111101010001111000011100000

.logic_tile 17 25
000010000001010111000110110101011111010110100000000000
000011000000100000100010001011111001101111110000000000
011000000100101111000010111000000001010000100000000000
100000000000010011000011011101001000100000010000000000
000000000000000101000010111001001101001001110000000000
000000000000000000000010100101001000000010110000000000
000000000000000101100000001101000000001111000000000000
000010000001000000000010001011001000001001000000000000
000000000000000001100110010011011101000000000000000000
000000001100000000000110011011101111000100000000000000
000001000000000011100110000011101010111111100101000000
000010000000001001000000001111011001111111110001000011
000000000000000111000110000000011000010000000000000000
000000000000000000000110101001011110100000000000000000
000000000001000000000110001111011111000000000000000000
000000000000100000000110100011111001000000100010000000

.logic_tile 18 25
000000000000001000000010101101001101010110100110000000
000000000000000011000011110011001000111111100010000011
011000000000001111100110101011011011100001010010000000
100000000001010101100000001011101110000010100000000000
000000000000001000000011101011101100110001110000000000
000000001000000101000000001101101000110110110000000100
000000000110000001100110100001100001000000000000000000
000000000000000101000000000011001010001001000000000000
000000000000101001100000010000011000110010100000000000
000000000001010001100011000011001001110001010000000000
000000000000001000000110000111001010010110110000000000
000000000000000001000100000111011001100010110000000000
000001000000001001100000000011101110101000000001000000
000010000000000111100010000000110000101000000000000100
000001000000001000000010101000011110000010110000000000
000000000000001001000100001001011100000001110000000000

.ramb_tile 19 25
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000001010000011100111101000001111100011110000000000
000000000000000011100010100001001010010011110000000000
011000000010001000000111101001001000111000100000000000
100000100000000001000100001001011001110110100000000000
000000000000001111000000000001011011101011000000000000
000000000000000001000000000000011110101011000001000000
000000000000001001100010100111100000010110100101000000
000000000000000111000111100101101001101111010001000110
000000000000100111000000001011111100001011100000000000
000010100000010000000010001111011101010110100000000000
000000000000000011100010001101101010101110000000000000
000000000000001001100100000101101100101101010000000000
000000001001011001100000011000011110101000000010000000
000000000001110111000011110011000000010100000000000000
000000000000000111100110100111000000110110110100100001
000000000000000111000000000000001111110110110011100000

.logic_tile 21 25
000000000000000000000111011000011101100010110100000001
000000000000001101000010001001001000010001110000100000
011000000000001011100000011111111101111111110000000000
100000000000001011100010101111111000110111110010000000
000000000000001000000110101101100001100110010100000000
000000000000001111000010110001001001010110100001000010
000000000000001111000010101111001000000010000000000000
000000000000000001000000000111011011000000000000000000
000000000000001000000110100000001001110010100000000000
000000000000000001000110001001011011110001010000000000
000000000000000001100000010000001100100011010000000000
000000000000010000000010001011001001010011100000000000
000000000000000101000000000000001011000111000000000000
000000000000000000100000000001001010001011000000000000
000000000000000000000011100011001010100011010000000000
000000000000001101000111110000111001100011010000000000

.logic_tile 22 25
000000000000100001100000011000011110000010100000000000
000000000001000000000011001101010000000001010000000000
011000000000000001100011110001111101000001000000000000
100000000000010000000010000011111001000000000000000000
010000000000001011100000010000001010000100000100100000
010000000000000011000011000000000000000000000000000000
000000000000000000000011100011101110001011000000000000
000000000000000000000000001101001000001110000000000000
000010100000000001000000000001111111010110100010000000
000001000000000000100000000111011100000110100001000000
000000000000000000000000010011111000000000110000000000
000010000000000101000011000111111011000000010000000000
000000000000001101000000000111100000000110000000000000
000000100000000001000000000000001110000110000000000010
000000000000000000000000000000001010000100000100000000
000000000000000101000011110000000000000000000000100000

.logic_tile 23 25
000000000000000101000000010111000000111001110000000000
000000001110000111000010000000101101111001110010000000
011000000000000000000110001111111000110000110000000001
100000000000000101000000001001001010110010110000000000
110000000001001101000110100111001101000011000000000000
110000000000000001100000001101111100000011100000000000
000000000000000011100111101101011111000000010000000000
000000000000001101000000001111011010000000000000000000
000000000000000001100110000000001100000100000100000000
000000000000000000100011110000000000000000000001000000
000010100000001000000000000001001001111100000000000000
000000000000000111000000000001011001011100000000100000
000000000000000000000010010000000000001111000000000100
000000000000000000000010100000001000001111000001000010
010000000000000001000111101101011010000000000000000000
110000000000000000000110000101010000101000000000000000

.logic_tile 24 25
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000111000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
011000000000000000000000001101000000101001010100000001
100000000000000000000000001101001011011111100000100100
000000000000001001100010100000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000010000001011100010100000000000000
000000010000000000000000001001101111010100100000000000
000000010000000101100000010000000000000000000000000000
000000010000000000100010100000000000000000000000000000
000000010000000000000110100011001010100000000000000000
000000010000000000000000000000101011100000000000000000
000000010000001000000000000101011101111000110110000101
000000010000000001000000001011111110110000110010100010

.logic_tile 3 26
000000000000000000000111110001011011011110100000000000
000000000000000000000111111011101010111111110000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000010100000000011110000000000000000000000000000
000000000000001001000000000011000000000000000100100000
000000000000001111000000001101000000010110100000000011
000000010000001000000000010000000000000000000000000000
000000010000000001000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000000010000100100000000
000000010000000000000100000011001001100000010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000001001100000001101011001100000000100000000
000000000000001111000010010101011110000000000000000000
011000000000000001100111101000000001100000010100000000
100000000000000000000000001001001111010000100000000000
010000000000000001100000010101000001001001000000000000
010000000000101111100010000000001110001001000000000000
000000000000000111000000001111111100000010000000000000
000000000000000101100000000101111000000000000000000000
000010010000000000000000000011111000100000000100000000
000001010000000000000000000101101000000000000000100000
000000010000000000000011110000011010101000000000000001
000000010000000000000110101101000000010100000000000000
000000010000000000000000001101000001000110000000000000
000000010000000000000000000111001010000000000000000110
110000010000000001000110010101111111000000000100000000
100000010000000000000010000101001001100000000000000000

.logic_tile 5 26
000000000000001101000000000001101010000000000100000000
000000000000001111000010010001111001010000000000000000
011000000000000101100111100011111100000010100011000101
100000000000000000000100000000100000000010100010100011
110010000000000000000000011001011110000000000000100000
010001000000100000000010000101010000101000000000000000
000000000000000111000110101000000000100000010100000000
000000000000000000100000000001001011010000100000000000
000000010000000000000000000001101010000000000100000000
000000010000000000000011100001111001000100000000000000
000000010000001000000000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000010110000001000000000000001101110010000000100000000
000001111000000001000011111001111000000000000000000000
110000010000000000000000000101100000010110100011000001
100000010000000000000010000111100000000000000010000010

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000001011010100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000001000000010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001010001000000000000000000000000000000000000000000
000011111000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000100000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000011101010111001010100100000
000000001000000000000010100000011101111001010011100100
011000000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010001000000000000000000010000000000000000000000000000
010010000000000000000011010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000011010000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010110000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000010011011100101001010110100000
000000000000000000000010000101101001111001010001000010
011000000000000000000000001000001010100000000110100000
100000000000000000000000000101011111010000000001100000
110000000000000111000110011000011110101000000000000000
110000000000100000100011011111010000010100000000000000
000000000000000111000010001000001010000001010000000000
000000100000000001000110000011000000000010100000000000
000000010000000000000010000000000000000000000000000000
000100010000000000000100000000000000000000000000000000
000000011000000001100000000101111010010100000000000000
000000010000010000000000000000100000010100000000000000
000000010000000111000111110000000000000000000000000000
000000010000000000100010100000000000000000000000000000
000000010110000000000110101001001110000000000000000000
000010010000000000000010001101101011100000000000000000

.logic_tile 15 26
000000000000000111000000000000001101000111110110000000
000000000000000101100000000001001110001011110000000000
011000000000000000000000010001111100010110100000000000
100000000001000101000011111111000000010100000000000000
110000000000000000000000000101100001000110000000000000
010000000000000000000000000000101001000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000001100000001111100000010110100000000000
000000010000000000000010001111101110110110110000000000
000000010000001000000000001000011000010000000000000000
000000010000000001000000001101011000100000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000100111000010010001100000001001000000000000
000000010000000000000010110000101000001001000000100000

.logic_tile 16 26
000000000000000111000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000000000001011011100000000000000000
000000000000000000000000001001001111110100000000000000
000000001010000000000000000000011001110000000010000000
000000000000000001000000000000011111110000000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000010000000010000000000000000000000000000000

.logic_tile 17 26
000000000000001011100110110111101110101111010000000000
000000000000001011100011001011011111001111010000000000
011000001010000111000000011001111100100001010000000000
100000000000000000000010010101111001000000000000000000
000000000000000000000010110111101101101011000000000000
000000000000000000000010100000101111101011000000000000
000000000000001011100000001011111010001001000000000000
000000000000001111000010100001001101001001010000000000
000000010000000001000010010001000000010110100000000000
000000010000000001000011010001101001101111010010000000
000000010000001000000110100101001111111101110110100101
000010110000000001000011100000101011111101110011000000
000000010001010001100110010001001010011110100000000000
000000010001110000000010000011011001011101000000000000
000000010000001000000110000000011101101110000000000000
000000010001010101000110000011011101011101000000000000

.logic_tile 18 26
000000000000000000000111000011101011001100000000000000
000000000000000000000000001011011100101100000000000000
011000000100001111000010110000000000000000000000000000
100000000000000101000010100000000000000000000000000000
000000000000000011100000010101101110011111110000000000
000000000000000000000011110011101010010110100000000000
000000000000000000000000001111011000010100000000000000
000010000000000101000010100001001110101100000000000000
000000010000001001100000010011001000101000000000000000
000000010000000001100011000000010000101000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000111000110000111111010110111110000000000
000000010000000001100000001111001101101001010000000000
000000010000101000000000001000011001110001110110000000
000000010000000001000000001101011001110010110010000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000010100000000011100111010000000000000000000000000000
000001000000000000000111110000000000000000000000000000
011000000100000000000000001011000000110110110100100000
100000000000000000000000001101101010010000100000100010
000000000000001000000000000001001010111110100000000000
000000000000001111000010000111110000101000000000000000
000000000000100011100111000101111100100011010000000000
000000000000000000100110100000101001100011010000000000
000000010000000001000000010101100001110110110100000000
000000010000000000000010001111101010100000010001000000
000000010000001000000000010101101000010111100000000000
000000010000010001000010001111011000001011100001000000
000000010000000001100110010011011110101000000000000000
000000010000000000000011000000010000101000000000000000
000000010000000111100000000011111110010100000000000000
000000010000000000100010000001101111000100000000000000

.logic_tile 21 26
000000000000000101000011110001000000000000000100000000
000000000000000000000010000000000000000001000000000000
011000000000000000000000001101101000101011110000000000
100000000000000000000000001101110000000010100000000000
000000000000000000000000000001011110101011000100100000
000000000000000000000000000000111110101011000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010001100000000000000000000000000000000000
000000011101100000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000001101110000010000100000000
100000000000000001000000000111001101010110000000100000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000111101011001110010000000100000000
000000010000000000000000000001101110101001000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001100011100000000000000000000000000000
000000010000001001000000000000000000000000000000000000
110000010000000111100000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk$SB_IO_IN_$glb_clk
.sym 5 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 6 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 7 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 8 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 9 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 10 clk$SB_IO_IN_$glb_clk
.sym 11 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 13 iomem_wdata[0]
.sym 18 iomem_wdata[8]
.sym 19 iomem_wdata[9]
.sym 20 iomem_wdata[2]
.sym 21 iomem_wdata[0]
.sym 22 iomem_wdata[13]
.sym 26 iomem_wdata[3]
.sym 27 iomem_wdata[3]
.sym 28 iomem_wdata[2]
.sym 29 iomem_wdata[1]
.sym 30 iomem_wdata[10]
.sym 31 iomem_wdata[11]
.sym 32 iomem_wdata[5]
.sym 33 iomem_wdata[4]
.sym 34 iomem_wdata[4]
.sym 36 iomem_wdata[14]
.sym 37 iomem_wdata[1]
.sym 38 iomem_wdata[15]
.sym 39 iomem_wdata[6]
.sym 40 iomem_wdata[5]
.sym 41 iomem_wdata[7]
.sym 42 iomem_wdata[6]
.sym 43 iomem_wdata[12]
.sym 44 iomem_wdata[7]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 102 soc.cpu.count_instr[1]
.sym 103 soc.cpu.count_instr[2]
.sym 104 soc.cpu.count_instr[3]
.sym 105 soc.cpu.count_instr[4]
.sym 106 soc.cpu.count_instr[5]
.sym 107 soc.cpu.count_instr[6]
.sym 108 soc.cpu.count_instr[7]
.sym 116 soc.cpu.count_instr[8]
.sym 117 soc.cpu.count_instr[9]
.sym 118 soc.cpu.count_instr[10]
.sym 119 soc.cpu.count_instr[11]
.sym 120 soc.cpu.count_instr[12]
.sym 121 soc.cpu.count_instr[13]
.sym 122 soc.cpu.count_instr[14]
.sym 123 soc.cpu.count_instr[15]
.sym 131 soc.memory.rdata_0[0]
.sym 132 soc.memory.rdata_0[1]
.sym 133 soc.memory.rdata_0[2]
.sym 134 soc.memory.rdata_0[3]
.sym 135 soc.memory.rdata_0[4]
.sym 136 soc.memory.rdata_0[5]
.sym 137 soc.memory.rdata_0[6]
.sym 138 soc.memory.rdata_0[7]
.sym 142 flash_clk_SB_LUT4_I1_I2[3]
.sym 150 iomem_wdata[13]
.sym 187 iomem_wdata[1]
.sym 203 soc.memory.rdata_0[0]
.sym 204 soc.memory.rdata_0[10]
.sym 205 soc.memory.rdata_0[5]
.sym 206 soc.cpu.count_instr[3]
.sym 207 soc.memory.rdata_0[6]
.sym 208 soc.cpu.count_instr[4]
.sym 213 soc.memory.rdata_0[1]
.sym 216 soc.memory.rdata_0[2]
.sym 219 soc.cpu.count_instr[1]
.sym 221 iomem_wdata[10]
.sym 225 iomem_wdata[6]
.sym 226 soc.memory.rdata_0[11]
.sym 227 soc.memory.rdata_0[7]
.sym 231 iomem_wdata[6]
.sym 233 iomem_wdata[4]
.sym 240 iomem_wdata[11]
.sym 246 iomem_wdata[8]
.sym 249 soc.memory.rdata_0[4]
.sym 256 iomem_wdata[4]
.sym 258 iomem_wdata[14]
.sym 260 iomem_wdata[15]
.sym 262 iomem_addr[15]
.sym 268 iomem_wdata[0]
.sym 272 soc.cpu.count_instr[6]
.sym 275 iomem_wdata[9]
.sym 276 iomem_wdata[2]
.sym 279 iomem_wdata[11]
.sym 282 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 289 iomem_addr[7]
.sym 290 iomem_wdata[7]
.sym 292 soc.memory.rdata_0[9]
.sym 293 iomem_wdata[7]
.sym 305 iomem_wdata[3]
.sym 313 iomem_wdata[3]
.sym 314 soc.memory.rdata_0[3]
.sym 319 iomem_wdata[5]
.sym 325 soc.memory.rdata_1[4]
.sym 327 soc.memory.rdata_1[5]
.sym 330 soc.memory.rdata_1[8]
.sym 331 soc.memory.rdata_1[7]
.sym 332 soc.memory.rdata_0[13]
.sym 340 iomem_wdata[12]
.sym 341 iomem_addr[8]
.sym 347 soc.memory.rdata_0[10]
.sym 349 soc.memory.rdata_0[11]
.sym 351 iomem_addr[16]
.sym 357 iomem_wdata[8]
.sym 358 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 359 clk$SB_IO_IN_$glb_clk
.sym 365 iomem_addr[4]
.sym 366 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 368 iomem_addr[7]
.sym 370 iomem_addr[14]
.sym 373 iomem_wdata[13]
.sym 374 iomem_wdata[10]
.sym 376 iomem_addr[2]
.sym 377 iomem_addr[10]
.sym 378 iomem_addr[15]
.sym 379 iomem_addr[2]
.sym 380 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 381 iomem_wdata[14]
.sym 383 iomem_wdata[12]
.sym 384 iomem_addr[3]
.sym 385 iomem_addr[6]
.sym 386 iomem_wdata[15]
.sym 387 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 388 iomem_addr[11]
.sym 390 iomem_addr[8]
.sym 391 iomem_wdata[9]
.sym 392 iomem_addr[3]
.sym 393 iomem_addr[5]
.sym 394 iomem_wdata[8]
.sym 395 iomem_wdata[11]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 419 iomem_wdata[15]
.sym 451 soc.cpu.count_instr[16]
.sym 452 soc.cpu.count_instr[17]
.sym 453 soc.cpu.count_instr[18]
.sym 454 soc.cpu.count_instr[19]
.sym 455 soc.cpu.count_instr[20]
.sym 456 soc.cpu.count_instr[21]
.sym 457 soc.cpu.count_instr[22]
.sym 458 soc.cpu.count_instr[23]
.sym 466 soc.memory.rdata_0[8]
.sym 467 soc.memory.rdata_0[9]
.sym 468 soc.memory.rdata_0[10]
.sym 469 soc.memory.rdata_0[11]
.sym 470 soc.memory.rdata_0[12]
.sym 471 soc.memory.rdata_0[13]
.sym 472 soc.memory.rdata_0[14]
.sym 473 soc.memory.rdata_0[15]
.sym 480 iomem_addr[7]
.sym 481 iomem_addr[10]
.sym 482 iomem_addr[14]
.sym 494 iomem_addr[2]
.sym 501 iomem_addr[8]
.sym 514 soc.cpu.count_cycle[12]
.sym 515 iomem_addr[4]
.sym 517 soc.cpu.count_instr[11]
.sym 519 soc.cpu.count_instr[12]
.sym 520 soc.memory.rdata_0[15]
.sym 521 iomem_addr[2]
.sym 522 soc.memory.rdata_0[8]
.sym 523 soc.cpu.count_instr[14]
.sym 524 iomem_wdata[10]
.sym 526 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 530 soc.cpu.count_instr[9]
.sym 531 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 537 iomem_wdata[3]
.sym 544 iomem_addr[3]
.sym 545 iomem_addr[6]
.sym 549 iomem_addr[11]
.sym 550 iomem_wdata[14]
.sym 553 soc.memory.rdata_0[14]
.sym 554 iomem_addr[5]
.sym 555 iomem_wdata[15]
.sym 557 soc.memory.rdata_0[3]
.sym 558 soc.cpu.count_cycle[15]
.sym 560 soc.memory.rdata_0[12]
.sym 561 iomem_wdata[13]
.sym 563 soc.memory.rdata_1[14]
.sym 565 soc.memory.rdata_1[15]
.sym 566 soc.memory.rdata_1[6]
.sym 570 soc.cpu.count_instr[26]
.sym 571 soc.memory.rdata_1[10]
.sym 572 soc.cpu.count_instr[27]
.sym 573 soc.memory.rdata_1[11]
.sym 591 soc.memory.wen[0]
.sym 597 soc.memory.ram00_WREN
.sym 598 soc.memory.wen[1]
.sym 599 soc.memory.wen[0]
.sym 600 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 601 iomem_addr[4]
.sym 605 soc.memory.ram00_WREN
.sym 606 soc.memory.wen[1]
.sym 608 iomem_addr[6]
.sym 609 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 611 iomem_addr[5]
.sym 612 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 613 iomem_addr[15]
.sym 614 iomem_addr[8]
.sym 616 iomem_addr[11]
.sym 617 iomem_addr[10]
.sym 618 iomem_addr[7]
.sym 619 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 620 iomem_addr[16]
.sym 621 iomem_addr[14]
.sym 623 soc.memory.wen[0]
.sym 624 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 641 soc.memory.wen[1]
.sym 642 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 iomem_addr[16]
.sym 646 iomem_addr[11]
.sym 678 soc.cpu.count_instr[24]
.sym 679 soc.cpu.count_instr[25]
.sym 680 soc.cpu.count_instr[26]
.sym 681 soc.cpu.count_instr[27]
.sym 682 soc.cpu.count_instr[28]
.sym 683 soc.cpu.count_instr[29]
.sym 684 soc.cpu.count_instr[30]
.sym 685 soc.cpu.count_instr[31]
.sym 693 soc.memory.rdata_1[0]
.sym 694 soc.memory.rdata_1[1]
.sym 695 soc.memory.rdata_1[2]
.sym 696 soc.memory.rdata_1[3]
.sym 697 soc.memory.rdata_1[4]
.sym 698 soc.memory.rdata_1[5]
.sym 699 soc.memory.rdata_1[6]
.sym 700 soc.memory.rdata_1[7]
.sym 707 $PACKER_VCC_NET
.sym 712 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 741 soc.memory.rdata_1[0]
.sym 743 iomem_wdata[5]
.sym 747 soc.memory.ram00_WREN
.sym 748 soc.memory.wen[1]
.sym 751 soc.memory.rdata_1[1]
.sym 753 iomem_addr[4]
.sym 754 soc.cpu.count_cycle[22]
.sym 762 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 775 soc.memory.rdata_1[2]
.sym 777 iomem_addr[6]
.sym 778 iomem_addr[10]
.sym 782 iomem_addr[14]
.sym 785 soc.memory.rdata_1[3]
.sym 787 soc.memory.wen[0]
.sym 789 iomem_addr[5]
.sym 791 iomem_addr[15]
.sym 793 iomem_addr[11]
.sym 794 iomem_addr[11]
.sym 795 soc.cpu.count_instr[21]
.sym 797 soc.cpu.count_instr[22]
.sym 799 soc.cpu.count_instr[23]
.sym 824 $PACKER_VCC_NET
.sym 832 $PACKER_VCC_NET
.sym 845 $PACKER_GND_NET
.sym 846 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 905 soc.cpu.count_instr[32]
.sym 906 soc.cpu.count_instr[33]
.sym 907 soc.cpu.count_instr[34]
.sym 908 soc.cpu.count_instr[35]
.sym 909 soc.cpu.count_instr[36]
.sym 910 soc.cpu.count_instr[37]
.sym 911 soc.cpu.count_instr[38]
.sym 912 soc.cpu.count_instr[39]
.sym 920 soc.memory.rdata_1[8]
.sym 921 soc.memory.rdata_1[9]
.sym 922 soc.memory.rdata_1[10]
.sym 923 soc.memory.rdata_1[11]
.sym 924 soc.memory.rdata_1[12]
.sym 925 soc.memory.rdata_1[13]
.sym 926 soc.memory.rdata_1[14]
.sym 927 soc.memory.rdata_1[15]
.sym 932 soc.cpu.cpuregs_rs1[0]
.sym 933 soc.cpu.is_lui_auipc_jal
.sym 970 soc.memory.rdata_1[13]
.sym 978 soc.memory.rdata_1[9]
.sym 980 soc.memory.rdata_0[13]
.sym 1012 $PACKER_VCC_NET
.sym 1014 soc.memory.rdata_1[12]
.sym 1017 soc.cpu.count_instr[48]
.sym 1018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 1019 soc.cpu.count_instr[20]
.sym 1020 soc.cpu.count_instr[28]
.sym 1023 $PACKER_GND_NET
.sym 1024 $PACKER_GND_NET
.sym 1037 iomem_wdata[12]
.sym 1130 soc.cpu.count_instr[40]
.sym 1131 soc.cpu.count_instr[41]
.sym 1132 soc.cpu.count_instr[42]
.sym 1133 soc.cpu.count_instr[43]
.sym 1134 soc.cpu.count_instr[44]
.sym 1135 soc.cpu.count_instr[45]
.sym 1136 soc.cpu.count_instr[46]
.sym 1137 soc.cpu.count_instr[47]
.sym 1140 iomem_wdata[1]
.sym 1178 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 1179 soc.cpu.count_instr[38]
.sym 1201 soc.cpu.count_instr[39]
.sym 1221 iomem_addr[16]
.sym 1226 soc.cpu.count_instr[34]
.sym 1228 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 1232 soc.cpu.count_instr[49]
.sym 1233 iomem_wdata[7]
.sym 1235 soc.cpu.count_instr[40]
.sym 1244 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 1336 soc.cpu.count_instr[48]
.sym 1337 soc.cpu.count_instr[49]
.sym 1338 soc.cpu.count_instr[50]
.sym 1339 soc.cpu.count_instr[51]
.sym 1340 soc.cpu.count_instr[52]
.sym 1341 soc.cpu.count_instr[53]
.sym 1342 soc.cpu.count_instr[54]
.sym 1343 soc.cpu.count_instr[55]
.sym 1389 soc.cpu.count_instr[44]
.sym 1396 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 1411 soc.cpu.count_instr[46]
.sym 1431 soc.cpu.count_instr[42]
.sym 1432 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 1435 soc.cpu.count_instr[27]
.sym 1436 soc.cpu.count_instr[26]
.sym 1452 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 1544 soc.cpu.count_instr[56]
.sym 1545 soc.cpu.count_instr[57]
.sym 1546 soc.cpu.count_instr[58]
.sym 1547 soc.cpu.count_instr[59]
.sym 1548 soc.cpu.count_instr[60]
.sym 1549 soc.cpu.count_instr[61]
.sym 1550 soc.cpu.count_instr[62]
.sym 1551 soc.cpu.count_instr[63]
.sym 1595 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 1640 soc.cpu.count_instr[50]
.sym 1641 iomem_addr[15]
.sym 1642 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 1644 soc.cpu.count_instr[22]
.sym 1646 soc.cpu.count_instr[23]
.sym 1648 soc.cpu.count_instr[54]
.sym 1649 $PACKER_VCC_NET
.sym 1650 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 1651 soc.cpu.count_instr[21]
.sym 1753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 1754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 1755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 1756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 1757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 1758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 1759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 1760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 1824 iomem_wdata[12]
.sym 1849 soc.cpu.instr_rdcycleh
.sym 1850 soc.cpu.instr_rdinstrh
.sym 1851 soc.cpu.count_instr[48]
.sym 1852 soc.cpu.instr_rdcycleh
.sym 1853 soc.cpu.count_instr[28]
.sym 1854 soc.cpu.instr_rdinstr
.sym 1855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 1856 $PACKER_GND_NET
.sym 1857 soc.cpu.instr_rdinstrh
.sym 1858 soc.cpu.instr_rdinstr
.sym 1859 soc.cpu.count_instr[63]
.sym 1860 soc.cpu.count_instr[20]
.sym 1965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 1966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 1967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 1968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 1969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 1970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 1971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 1972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 2009 soc.cpu.decoded_imm[11]
.sym 2030 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 2062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 2073 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2077 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2078 soc.cpu.count_instr[49]
.sym 2085 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 2192 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 2193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 2194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 2195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 2197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 2218 soc.cpu.decoded_imm[8]
.sym 2254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 2287 $PACKER_VCC_NET
.sym 2289 soc.cpu.reg_sh[3]
.sym 2290 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2398 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2400 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2402 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 2403 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 2453 soc.cpu.instr_rdcycleh
.sym 2457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 2459 soc.cpu.instr_rdinstr
.sym 2468 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 2478 soc.cpu.instr_maskirq
.sym 2489 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 2492 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 2499 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 2500 iomem_addr[15]
.sym 2501 $PACKER_VCC_NET
.sym 2502 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 2504 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 2604 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 2605 soc.cpu.reg_sh[3]
.sym 2606 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 2607 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2608 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 2609 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 2610 soc.cpu.reg_sh[4]
.sym 2611 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 2654 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2667 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 2675 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 2700 soc.cpu.instr_rdcycleh
.sym 2702 soc.cpu.reg_sh[1]
.sym 2705 soc.cpu.reg_sh[4]
.sym 2706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 2707 soc.cpu.instr_rdcycleh
.sym 2708 soc.cpu.instr_rdinstrh
.sym 2709 soc.cpu.instr_rdinstr
.sym 2710 soc.cpu.instr_rdinstrh
.sym 2711 soc.cpu.reg_sh[0]
.sym 2818 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 2819 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2820 soc.cpu.reg_sh[1]
.sym 2824 soc.cpu.decoded_imm[9]
.sym 2861 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 2868 soc.cpu.cpuregs_rs1[16]
.sym 2874 soc.cpu.instr_retirq
.sym 2895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 2907 soc.cpu.irq_mask[31]
.sym 2913 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 2914 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2919 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3026 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 3028 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 3030 soc.cpu.reg_sh[0]
.sym 3050 iomem_addr[8]
.sym 3089 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 3103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 3104 soc.cpu.cpuregs_rs1[17]
.sym 3131 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 3132 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 3142 soc.cpu.cpu_state[2]
.sym 3144 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 3147 soc.cpu.irq_mask[16]
.sym 3304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 3309 soc.cpu.cpuregs_rs1[26]
.sym 3320 soc.cpu.cpu_state[4]
.sym 3321 soc.cpu.cpuregs_rs1[24]
.sym 3341 soc.cpu.cpuregs_rs1[20]
.sym 3343 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 3349 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 3351 $PACKER_VCC_NET
.sym 3354 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 3466 soc.cpu.irq_pending[23]
.sym 3469 soc.cpu.is_lui_auipc_jal
.sym 3484 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 3511 soc.cpu.cpuregs_rs1[29]
.sym 3513 soc.cpu.cpuregs_rs1[27]
.sym 3514 soc.cpu.cpu_state[2]
.sym 3556 soc.cpu.instr_rdinstr
.sym 3557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 3559 soc.cpu.instr_rdinstrh
.sym 3562 soc.cpu.instr_rdinstrh
.sym 3563 soc.cpu.instr_rdcycleh
.sym 3694 soc.cpu.cpuregs_wrdata[9]
.sym 3695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 3723 soc.cpu.instr_retirq
.sym 3760 soc.cpu.cpuregs_rs1[23]
.sym 3770 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3922 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 3979 soc.cpu.cpu_state[2]
.sym 4085 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 4086 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 4088 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 4091 soc.cpu.irq_pending[1]
.sym 4163 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 4197 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 4200 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 4201 $PACKER_VCC_NET
.sym 4204 UART_RX_SB_LUT4_I2_O[3]
.sym 4207 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 4312 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 4313 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[3]
.sym 4314 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 4315 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 4316 soc.cpu.decoder_trigger_SB_LUT4_I1_O[3]
.sym 4317 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 4318 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 4319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 4337 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 4382 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 4384 soc.cpu.irq_pending[1]
.sym 4426 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 4428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 4539 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 4540 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 4541 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 4542 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 4543 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 4544 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 4545 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 4546 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4571 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 4603 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 4606 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 4627 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 4630 soc.cpu.reg_next_pc[0]
.sym 4648 soc.cpu.cpu_state[1]
.sym 4654 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 4656 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4659 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 4660 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 4766 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4767 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 4768 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[3]
.sym 4769 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 4770 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[2]
.sym 4771 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 4773 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 4798 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 4810 soc.cpu.pcpi_rs2[25]
.sym 4838 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 4839 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 4843 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 4867 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 4875 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 4992 soc.cpu.cpu_state[0]
.sym 4994 soc.cpu.resetn_SB_LUT4_I3_O
.sym 4996 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 4998 reset_cnt[0]
.sym 5042 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 5046 soc.cpu.cpu_state[1]
.sym 5059 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 5068 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 5073 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 5084 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 5086 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 5087 UART_RX_SB_LUT4_I2_O[3]
.sym 5089 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 5198 reset_cnt[1]
.sym 5199 reset_cnt[2]
.sym 5200 reset_cnt[3]
.sym 5201 reset_cnt[4]
.sym 5202 reset_cnt[5]
.sym 5203 UART_RX_SB_LUT4_I2_O[3]
.sym 5204 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 5245 soc.cpu.cpu_state[6]
.sym 5257 soc.cpu.cpu_state[3]
.sym 5434 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 5454 UART_RX_SB_LUT4_I2_O[3]
.sym 5462 UART_RX_SB_LUT4_I2_O[3]
.sym 5464 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 5487 soc.cpu.mem_do_rinst
.sym 5625 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 5706 soc.cpu.cpu_state[4]
.sym 6674 soc.cpu.count_cycle[1]
.sym 6675 soc.cpu.count_cycle[2]
.sym 6676 soc.cpu.count_cycle[3]
.sym 6677 soc.cpu.count_cycle[4]
.sym 6678 soc.cpu.count_cycle[5]
.sym 6679 soc.cpu.count_cycle[6]
.sym 6680 soc.cpu.count_cycle[7]
.sym 6692 soc.cpu.count_instr[30]
.sym 6694 soc.cpu.count_instr[52]
.sym 6695 soc.cpu.count_instr[31]
.sym 6696 soc.cpu.count_instr[17]
.sym 6717 soc.cpu.count_instr[2]
.sym 6720 soc.cpu.count_instr[5]
.sym 6730 soc.cpu.count_instr[7]
.sym 6732 soc.cpu.count_instr[1]
.sym 6734 soc.cpu.count_instr[3]
.sym 6735 soc.cpu.count_instr[4]
.sym 6744 soc.cpu.count_instr[0]
.sym 6745 soc.cpu.count_instr[6]
.sym 6747 $nextpnr_ICESTORM_LC_4$O
.sym 6750 soc.cpu.count_instr[0]
.sym 6753 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 6756 soc.cpu.count_instr[1]
.sym 6757 soc.cpu.count_instr[0]
.sym 6759 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 6762 soc.cpu.count_instr[2]
.sym 6763 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 6765 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 6768 soc.cpu.count_instr[3]
.sym 6769 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 6771 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 6774 soc.cpu.count_instr[4]
.sym 6775 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 6777 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 6780 soc.cpu.count_instr[5]
.sym 6781 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 6783 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 6785 soc.cpu.count_instr[6]
.sym 6787 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 6789 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 6791 soc.cpu.count_instr[7]
.sym 6793 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 6794 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 6795 clk$SB_IO_IN_$glb_clk
.sym 6796 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 6825 soc.cpu.count_cycle[8]
.sym 6826 soc.cpu.count_cycle[9]
.sym 6827 soc.cpu.count_cycle[10]
.sym 6828 soc.cpu.count_cycle[11]
.sym 6829 soc.cpu.count_cycle[12]
.sym 6830 soc.cpu.count_cycle[13]
.sym 6831 soc.cpu.count_cycle[14]
.sym 6832 soc.cpu.count_cycle[15]
.sym 6837 soc.memory.rdata_1[14]
.sym 6838 soc.memory.rdata_1[10]
.sym 6839 iomem_wdata[4]
.sym 6840 soc.cpu.count_cycle[3]
.sym 6841 soc.memory.rdata_1[15]
.sym 6842 soc.memory.rdata_1[11]
.sym 6843 iomem_wdata[11]
.sym 6844 soc.memory.rdata_1[6]
.sym 6846 soc.cpu.count_cycle[1]
.sym 6847 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 6848 soc.cpu.count_cycle[0]
.sym 6863 soc.cpu.count_instr[0]
.sym 6869 soc.cpu.count_instr[5]
.sym 6874 soc.cpu.count_instr[7]
.sym 6875 soc.cpu.count_instr[10]
.sym 6880 soc.cpu.count_instr[2]
.sym 6881 soc.cpu.count_instr[13]
.sym 6888 soc.cpu.count_instr[8]
.sym 6897 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 6902 soc.cpu.count_instr[8]
.sym 6905 soc.cpu.count_instr[11]
.sym 6915 soc.cpu.count_instr[13]
.sym 6917 soc.cpu.count_instr[15]
.sym 6919 soc.cpu.count_instr[9]
.sym 6922 soc.cpu.count_instr[12]
.sym 6928 soc.cpu.count_instr[10]
.sym 6932 soc.cpu.count_instr[14]
.sym 6934 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 6937 soc.cpu.count_instr[8]
.sym 6938 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 6940 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 6943 soc.cpu.count_instr[9]
.sym 6944 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 6946 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 6948 soc.cpu.count_instr[10]
.sym 6950 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 6952 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 6955 soc.cpu.count_instr[11]
.sym 6956 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 6958 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 6961 soc.cpu.count_instr[12]
.sym 6962 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 6964 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 6966 soc.cpu.count_instr[13]
.sym 6968 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 6970 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 6972 soc.cpu.count_instr[14]
.sym 6974 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 6976 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 6978 soc.cpu.count_instr[15]
.sym 6980 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 6981 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 6982 clk$SB_IO_IN_$glb_clk
.sym 6983 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 7008 soc.cpu.count_cycle[16]
.sym 7009 soc.cpu.count_cycle[17]
.sym 7010 soc.cpu.count_cycle[18]
.sym 7011 soc.cpu.count_cycle[19]
.sym 7012 soc.cpu.count_cycle[20]
.sym 7013 soc.cpu.count_cycle[21]
.sym 7014 soc.cpu.count_cycle[22]
.sym 7015 soc.cpu.count_cycle[23]
.sym 7017 iomem_wdata[4]
.sym 7018 soc.cpu.count_instr[19]
.sym 7019 iomem_wdata[7]
.sym 7020 iomem_wdata[4]
.sym 7021 iomem_wdata[14]
.sym 7022 iomem_addr[3]
.sym 7023 iomem_wdata[15]
.sym 7026 iomem_addr[6]
.sym 7027 soc.memory.rdata_0[14]
.sym 7030 iomem_addr[5]
.sym 7031 iomem_wdata[14]
.sym 7034 soc.cpu.count_cycle[31]
.sym 7035 soc.cpu.count_cycle[21]
.sym 7038 iomem_wdata[10]
.sym 7039 soc.cpu.count_cycle[23]
.sym 7040 soc.cpu.count_instr[16]
.sym 7041 soc.cpu.count_cycle[16]
.sym 7043 soc.cpu.count_instr[15]
.sym 7044 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 7056 soc.cpu.count_instr[23]
.sym 7058 soc.cpu.count_instr[17]
.sym 7060 soc.cpu.count_instr[19]
.sym 7069 soc.cpu.count_instr[20]
.sym 7073 soc.cpu.count_instr[16]
.sym 7075 soc.cpu.count_instr[18]
.sym 7078 soc.cpu.count_instr[21]
.sym 7079 soc.cpu.count_instr[22]
.sym 7081 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 7083 soc.cpu.count_instr[16]
.sym 7085 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 7087 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 7089 soc.cpu.count_instr[17]
.sym 7091 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 7093 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 7095 soc.cpu.count_instr[18]
.sym 7097 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 7099 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 7101 soc.cpu.count_instr[19]
.sym 7103 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 7105 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 7108 soc.cpu.count_instr[20]
.sym 7109 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 7111 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 7113 soc.cpu.count_instr[21]
.sym 7115 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 7117 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 7119 soc.cpu.count_instr[22]
.sym 7121 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 7123 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 7126 soc.cpu.count_instr[23]
.sym 7127 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 7128 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 7129 clk$SB_IO_IN_$glb_clk
.sym 7130 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 7155 soc.cpu.count_cycle[24]
.sym 7156 soc.cpu.count_cycle[25]
.sym 7157 soc.cpu.count_cycle[26]
.sym 7158 soc.cpu.count_cycle[27]
.sym 7159 soc.cpu.count_cycle[28]
.sym 7160 soc.cpu.count_cycle[29]
.sym 7161 soc.cpu.count_cycle[30]
.sym 7162 soc.cpu.count_cycle[31]
.sym 7164 iomem_wdata[0]
.sym 7167 iomem_wdata[0]
.sym 7168 iomem_addr[6]
.sym 7169 soc.cpu.count_instr[6]
.sym 7170 iomem_addr[14]
.sym 7172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 7173 iomem_addr[10]
.sym 7174 iomem_wdata[11]
.sym 7175 iomem_wdata[9]
.sym 7176 iomem_wdata[2]
.sym 7177 soc.cpu.count_instr[20]
.sym 7180 soc.cpu.count_instr[18]
.sym 7187 soc.cpu.count_instr[24]
.sym 7189 soc.cpu.count_instr[25]
.sym 7191 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 7197 soc.cpu.count_instr[25]
.sym 7201 soc.cpu.count_instr[29]
.sym 7210 soc.cpu.count_instr[30]
.sym 7211 soc.cpu.count_instr[31]
.sym 7215 soc.cpu.count_instr[27]
.sym 7216 soc.cpu.count_instr[28]
.sym 7220 soc.cpu.count_instr[24]
.sym 7222 soc.cpu.count_instr[26]
.sym 7228 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 7230 soc.cpu.count_instr[24]
.sym 7232 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 7234 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 7237 soc.cpu.count_instr[25]
.sym 7238 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 7240 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 7242 soc.cpu.count_instr[26]
.sym 7244 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 7246 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 7249 soc.cpu.count_instr[27]
.sym 7250 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 7252 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 7255 soc.cpu.count_instr[28]
.sym 7256 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 7258 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 7261 soc.cpu.count_instr[29]
.sym 7262 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 7264 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 7266 soc.cpu.count_instr[30]
.sym 7268 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 7270 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 7272 soc.cpu.count_instr[31]
.sym 7274 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 7275 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 7276 clk$SB_IO_IN_$glb_clk
.sym 7277 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 7302 soc.cpu.count_cycle[32]
.sym 7303 soc.cpu.count_cycle[33]
.sym 7304 soc.cpu.count_cycle[34]
.sym 7305 soc.cpu.count_cycle[35]
.sym 7306 soc.cpu.count_cycle[36]
.sym 7307 soc.cpu.count_cycle[37]
.sym 7308 soc.cpu.count_cycle[38]
.sym 7309 soc.cpu.count_cycle[39]
.sym 7315 iomem_addr[7]
.sym 7319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7321 soc.memory.rdata_0[9]
.sym 7322 soc.cpu.count_instr[34]
.sym 7323 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 7324 soc.cpu.count_instr[40]
.sym 7327 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 7328 soc.cpu.count_cycle[27]
.sym 7330 soc.cpu.count_cycle[28]
.sym 7331 $PACKER_VCC_NET
.sym 7333 soc.cpu.count_instr[29]
.sym 7334 soc.cpu.count_cycle[30]
.sym 7335 soc.cpu.count_cycle[20]
.sym 7336 soc.cpu.count_instr[10]
.sym 7337 soc.cpu.count_cycle[53]
.sym 7338 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 7343 soc.cpu.count_instr[32]
.sym 7345 soc.cpu.count_instr[34]
.sym 7349 soc.cpu.count_instr[38]
.sym 7360 soc.cpu.count_instr[33]
.sym 7363 soc.cpu.count_instr[36]
.sym 7366 soc.cpu.count_instr[39]
.sym 7370 soc.cpu.count_instr[35]
.sym 7372 soc.cpu.count_instr[37]
.sym 7375 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 7378 soc.cpu.count_instr[32]
.sym 7379 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 7381 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 7384 soc.cpu.count_instr[33]
.sym 7385 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 7387 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 7390 soc.cpu.count_instr[34]
.sym 7391 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 7393 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 7395 soc.cpu.count_instr[35]
.sym 7397 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 7399 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 7402 soc.cpu.count_instr[36]
.sym 7403 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 7405 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 7407 soc.cpu.count_instr[37]
.sym 7409 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 7411 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 7414 soc.cpu.count_instr[38]
.sym 7415 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 7417 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 7420 soc.cpu.count_instr[39]
.sym 7421 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 7422 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 7423 clk$SB_IO_IN_$glb_clk
.sym 7424 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 7449 soc.cpu.count_cycle[40]
.sym 7450 soc.cpu.count_cycle[41]
.sym 7451 soc.cpu.count_cycle[42]
.sym 7452 soc.cpu.count_cycle[43]
.sym 7453 soc.cpu.count_cycle[44]
.sym 7454 soc.cpu.count_cycle[45]
.sym 7455 soc.cpu.count_cycle[46]
.sym 7456 soc.cpu.count_cycle[47]
.sym 7459 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 7461 soc.cpu.count_instr[32]
.sym 7463 soc.cpu.count_instr[37]
.sym 7464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[1]
.sym 7465 soc.cpu.count_instr[33]
.sym 7469 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7471 soc.cpu.count_instr[36]
.sym 7474 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 7475 soc.cpu.count_instr[45]
.sym 7476 soc.cpu.count_instr[35]
.sym 7477 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7478 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 7479 soc.cpu.resetn_SB_LUT4_I3_O
.sym 7482 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7485 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 7499 soc.cpu.count_instr[41]
.sym 7500 soc.cpu.count_instr[42]
.sym 7501 soc.cpu.count_instr[43]
.sym 7504 soc.cpu.count_instr[46]
.sym 7506 soc.cpu.count_instr[40]
.sym 7511 soc.cpu.count_instr[45]
.sym 7513 soc.cpu.count_instr[47]
.sym 7518 soc.cpu.count_instr[44]
.sym 7522 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 7525 soc.cpu.count_instr[40]
.sym 7526 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 7528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 7530 soc.cpu.count_instr[41]
.sym 7532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 7534 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 7536 soc.cpu.count_instr[42]
.sym 7538 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 7540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 7542 soc.cpu.count_instr[43]
.sym 7544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 7546 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 7548 soc.cpu.count_instr[44]
.sym 7550 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 7552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 7555 soc.cpu.count_instr[45]
.sym 7556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 7558 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 7560 soc.cpu.count_instr[46]
.sym 7562 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 7564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 7567 soc.cpu.count_instr[47]
.sym 7568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 7569 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 7570 clk$SB_IO_IN_$glb_clk
.sym 7571 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 7596 soc.cpu.count_cycle[48]
.sym 7597 soc.cpu.count_cycle[49]
.sym 7598 soc.cpu.count_cycle[50]
.sym 7599 soc.cpu.count_cycle[51]
.sym 7600 soc.cpu.count_cycle[52]
.sym 7601 soc.cpu.count_cycle[53]
.sym 7602 soc.cpu.count_cycle[54]
.sym 7603 soc.cpu.count_cycle[55]
.sym 7608 iomem_addr[11]
.sym 7609 iomem_addr[5]
.sym 7611 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 7612 soc.cpu.count_instr[41]
.sym 7614 iomem_addr[11]
.sym 7616 soc.cpu.count_instr[43]
.sym 7618 $PACKER_VCC_NET
.sym 7619 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 7620 soc.cpu.count_instr[15]
.sym 7621 soc.cpu.count_instr[16]
.sym 7622 soc.cpu.count_cycle[31]
.sym 7623 soc.cpu.count_cycle[21]
.sym 7625 soc.cpu.count_cycle[16]
.sym 7626 soc.cpu.cpu_state[4]
.sym 7627 soc.cpu.count_cycle[23]
.sym 7629 soc.cpu.count_cycle[48]
.sym 7630 soc.cpu.count_cycle[47]
.sym 7631 soc.cpu.count_instr[47]
.sym 7632 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 7642 soc.cpu.count_instr[53]
.sym 7649 soc.cpu.count_instr[52]
.sym 7653 soc.cpu.count_instr[48]
.sym 7656 soc.cpu.count_instr[51]
.sym 7660 soc.cpu.count_instr[55]
.sym 7662 soc.cpu.count_instr[49]
.sym 7663 soc.cpu.count_instr[50]
.sym 7667 soc.cpu.count_instr[54]
.sym 7669 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 7672 soc.cpu.count_instr[48]
.sym 7673 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 7675 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 7677 soc.cpu.count_instr[49]
.sym 7679 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 7681 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 7683 soc.cpu.count_instr[50]
.sym 7685 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 7687 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 7690 soc.cpu.count_instr[51]
.sym 7691 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 7693 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 7695 soc.cpu.count_instr[52]
.sym 7697 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 7699 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 7702 soc.cpu.count_instr[53]
.sym 7703 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 7705 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 7707 soc.cpu.count_instr[54]
.sym 7709 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 7711 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 7714 soc.cpu.count_instr[55]
.sym 7715 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 7716 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 7717 clk$SB_IO_IN_$glb_clk
.sym 7718 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 7743 soc.cpu.count_cycle[56]
.sym 7744 soc.cpu.count_cycle[57]
.sym 7745 soc.cpu.count_cycle[58]
.sym 7746 soc.cpu.count_cycle[59]
.sym 7747 soc.cpu.count_cycle[60]
.sym 7748 soc.cpu.count_cycle[61]
.sym 7749 soc.cpu.count_cycle[62]
.sym 7750 soc.cpu.count_cycle[63]
.sym 7751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 7757 soc.cpu.cpuregs_rs1[1]
.sym 7760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 7763 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 7764 soc.cpu.instr_timer
.sym 7767 soc.cpu.count_cycle[50]
.sym 7769 soc.cpu.count_cycle[51]
.sym 7770 soc.cpu.count_instr[51]
.sym 7771 soc.cpu.count_instr[24]
.sym 7772 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7773 soc.cpu.count_instr[25]
.sym 7774 soc.cpu.count_instr[53]
.sym 7775 soc.cpu.count_instr[56]
.sym 7776 soc.cpu.count_instr[18]
.sym 7777 soc.cpu.count_cycle[55]
.sym 7778 soc.cpu.count_instr[55]
.sym 7779 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 7790 soc.cpu.count_instr[62]
.sym 7792 soc.cpu.count_instr[56]
.sym 7794 soc.cpu.count_instr[58]
.sym 7796 soc.cpu.count_instr[60]
.sym 7799 soc.cpu.count_instr[63]
.sym 7803 soc.cpu.count_instr[59]
.sym 7805 soc.cpu.count_instr[61]
.sym 7809 soc.cpu.count_instr[57]
.sym 7816 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 7818 soc.cpu.count_instr[56]
.sym 7820 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 7822 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 7824 soc.cpu.count_instr[57]
.sym 7826 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 7828 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 7830 soc.cpu.count_instr[58]
.sym 7832 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 7834 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 7837 soc.cpu.count_instr[59]
.sym 7838 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 7840 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 7842 soc.cpu.count_instr[60]
.sym 7844 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 7846 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 7849 soc.cpu.count_instr[61]
.sym 7850 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 7852 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 7855 soc.cpu.count_instr[62]
.sym 7856 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 7860 soc.cpu.count_instr[63]
.sym 7862 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 7863 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 7864 clk$SB_IO_IN_$glb_clk
.sym 7865 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 7890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 7891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 7893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 7894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 7897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 7899 soc.cpu.decoded_imm[2]
.sym 7912 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7914 soc.cpu.cpuregs_rs1[3]
.sym 7915 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 7916 soc.cpu.count_cycle[27]
.sym 7917 soc.cpu.count_cycle[49]
.sym 7918 soc.cpu.count_cycle[28]
.sym 7920 $PACKER_VCC_NET
.sym 7921 soc.cpu.count_instr[29]
.sym 7922 soc.cpu.count_cycle[30]
.sym 7923 soc.cpu.count_cycle[20]
.sym 7924 soc.cpu.count_cycle[63]
.sym 7925 soc.cpu.count_cycle[53]
.sym 7933 soc.cpu.count_instr[58]
.sym 7935 soc.cpu.count_instr[60]
.sym 7936 soc.cpu.count_cycle[28]
.sym 7937 soc.cpu.count_instr[62]
.sym 7938 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 7939 soc.cpu.count_instr[16]
.sym 7940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7941 soc.cpu.count_cycle[58]
.sym 7942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7943 soc.cpu.count_cycle[60]
.sym 7944 soc.cpu.count_instr[26]
.sym 7945 soc.cpu.count_cycle[62]
.sym 7947 soc.cpu.count_cycle[48]
.sym 7948 soc.cpu.instr_rdcycleh
.sym 7949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7951 soc.cpu.instr_rdinstr
.sym 7952 soc.cpu.count_instr[28]
.sym 7953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7954 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 7955 soc.cpu.instr_rdinstrh
.sym 7956 soc.cpu.instr_rdcycleh
.sym 7958 soc.cpu.count_instr[30]
.sym 7964 soc.cpu.count_cycle[48]
.sym 7965 soc.cpu.instr_rdcycleh
.sym 7966 soc.cpu.instr_rdinstr
.sym 7967 soc.cpu.count_instr[16]
.sym 7970 soc.cpu.count_instr[28]
.sym 7971 soc.cpu.instr_rdinstr
.sym 7972 soc.cpu.count_cycle[60]
.sym 7973 soc.cpu.instr_rdcycleh
.sym 7976 soc.cpu.count_instr[26]
.sym 7977 soc.cpu.instr_rdcycleh
.sym 7978 soc.cpu.instr_rdinstr
.sym 7979 soc.cpu.count_cycle[58]
.sym 7982 soc.cpu.instr_rdcycleh
.sym 7983 soc.cpu.count_instr[30]
.sym 7984 soc.cpu.count_cycle[62]
.sym 7985 soc.cpu.instr_rdinstr
.sym 7988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7989 soc.cpu.instr_rdinstrh
.sym 7990 soc.cpu.count_instr[58]
.sym 7994 soc.cpu.instr_rdinstrh
.sym 7995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7996 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 7997 soc.cpu.count_instr[60]
.sym 8000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8001 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8003 soc.cpu.count_cycle[28]
.sym 8006 soc.cpu.instr_rdinstrh
.sym 8007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8009 soc.cpu.count_instr[62]
.sym 8037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 8041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8052 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8053 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8057 $PACKER_VCC_NET
.sym 8059 soc.cpu.count_instr[27]
.sym 8061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 8062 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8063 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 8064 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8065 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8066 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8067 soc.cpu.resetn_SB_LUT4_I3_O
.sym 8068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 8069 soc.cpu.cpu_state[3]
.sym 8070 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 8071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8072 soc.cpu.irq_pending[2]
.sym 8080 soc.cpu.count_instr[21]
.sym 8081 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8082 soc.cpu.instr_rdinstrh
.sym 8083 soc.cpu.count_instr[22]
.sym 8084 soc.cpu.count_instr[48]
.sym 8085 soc.cpu.count_instr[23]
.sym 8086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8087 soc.cpu.count_instr[54]
.sym 8088 soc.cpu.count_instr[51]
.sym 8089 soc.cpu.count_cycle[51]
.sym 8090 soc.cpu.instr_rdinstrh
.sym 8091 soc.cpu.instr_rdinstr
.sym 8092 soc.cpu.count_instr[53]
.sym 8093 soc.cpu.instr_rdcycleh
.sym 8095 soc.cpu.count_instr[19]
.sym 8096 soc.cpu.count_instr[55]
.sym 8097 soc.cpu.count_cycle[55]
.sym 8104 soc.cpu.count_instr[31]
.sym 8105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8108 soc.cpu.count_cycle[63]
.sym 8111 soc.cpu.instr_rdinstr
.sym 8112 soc.cpu.count_instr[22]
.sym 8113 soc.cpu.count_instr[54]
.sym 8114 soc.cpu.instr_rdinstrh
.sym 8117 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8118 soc.cpu.instr_rdinstrh
.sym 8119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8120 soc.cpu.count_instr[48]
.sym 8123 soc.cpu.instr_rdinstr
.sym 8124 soc.cpu.count_instr[53]
.sym 8125 soc.cpu.count_instr[21]
.sym 8126 soc.cpu.instr_rdinstrh
.sym 8129 soc.cpu.count_instr[23]
.sym 8130 soc.cpu.instr_rdcycleh
.sym 8131 soc.cpu.count_cycle[55]
.sym 8132 soc.cpu.instr_rdinstr
.sym 8135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8136 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8137 soc.cpu.count_instr[55]
.sym 8138 soc.cpu.instr_rdinstrh
.sym 8141 soc.cpu.count_instr[51]
.sym 8142 soc.cpu.count_cycle[51]
.sym 8143 soc.cpu.instr_rdinstrh
.sym 8144 soc.cpu.instr_rdcycleh
.sym 8147 soc.cpu.instr_rdinstr
.sym 8149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8150 soc.cpu.count_instr[19]
.sym 8153 soc.cpu.count_instr[31]
.sym 8154 soc.cpu.instr_rdinstr
.sym 8155 soc.cpu.count_cycle[63]
.sym 8156 soc.cpu.instr_rdcycleh
.sym 8184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 8186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8197 soc.cpu.count_instr[50]
.sym 8208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8210 soc.cpu.count_cycle[31]
.sym 8211 soc.cpu.count_cycle[21]
.sym 8212 soc.cpu.irq_mask[2]
.sym 8213 soc.cpu.count_cycle[16]
.sym 8214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8215 soc.cpu.count_cycle[23]
.sym 8217 soc.cpu.irq_pending[1]
.sym 8218 soc.cpu.cpu_state[4]
.sym 8227 soc.cpu.count_instr[20]
.sym 8228 soc.cpu.count_instr[63]
.sym 8230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8231 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 8232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8234 soc.cpu.reg_sh[4]
.sym 8235 soc.cpu.count_cycle[49]
.sym 8236 soc.cpu.instr_rdinstrh
.sym 8239 soc.cpu.count_instr[49]
.sym 8240 $PACKER_VCC_NET
.sym 8243 soc.cpu.count_instr[17]
.sym 8244 soc.cpu.instr_rdinstr
.sym 8245 soc.cpu.instr_rdcycleh
.sym 8249 soc.cpu.count_instr[52]
.sym 8250 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8251 soc.cpu.reg_sh[3]
.sym 8252 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8257 $nextpnr_ICESTORM_LC_41$O
.sym 8260 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8263 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8265 $PACKER_VCC_NET
.sym 8266 soc.cpu.reg_sh[3]
.sym 8270 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 8271 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8272 soc.cpu.reg_sh[4]
.sym 8273 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8276 soc.cpu.instr_rdinstr
.sym 8277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8279 soc.cpu.count_instr[17]
.sym 8282 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8283 soc.cpu.count_instr[63]
.sym 8284 soc.cpu.instr_rdinstrh
.sym 8285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8288 soc.cpu.count_cycle[49]
.sym 8289 soc.cpu.instr_rdcycleh
.sym 8290 soc.cpu.count_instr[49]
.sym 8291 soc.cpu.instr_rdinstrh
.sym 8300 soc.cpu.count_instr[52]
.sym 8301 soc.cpu.count_instr[20]
.sym 8302 soc.cpu.instr_rdinstr
.sym 8303 soc.cpu.instr_rdinstrh
.sym 8331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8332 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8333 soc.cpu.timer[24]
.sym 8335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 8336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8344 $PACKER_GND_NET
.sym 8346 soc.cpu.instr_rdinstrh
.sym 8347 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8354 soc.cpu.reg_sh[4]
.sym 8355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8356 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8357 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 8358 soc.cpu.timer[19]
.sym 8359 soc.cpu.cpu_state[3]
.sym 8360 UART_RX_SB_LUT4_I2_O[3]
.sym 8361 soc.cpu.timer[23]
.sym 8362 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 8363 soc.cpu.count_instr[56]
.sym 8364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8365 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 8366 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 8373 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8377 $PACKER_VCC_NET
.sym 8381 soc.cpu.reg_sh[3]
.sym 8384 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8385 $PACKER_VCC_NET
.sym 8395 soc.cpu.reg_sh[0]
.sym 8402 soc.cpu.reg_sh[1]
.sym 8403 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8404 $nextpnr_ICESTORM_LC_35$O
.sym 8406 soc.cpu.reg_sh[0]
.sym 8410 $nextpnr_ICESTORM_LC_36$I3
.sym 8412 $PACKER_VCC_NET
.sym 8413 soc.cpu.reg_sh[1]
.sym 8416 $nextpnr_ICESTORM_LC_36$COUT
.sym 8419 $PACKER_VCC_NET
.sym 8420 $nextpnr_ICESTORM_LC_36$I3
.sym 8422 $nextpnr_ICESTORM_LC_37$I3
.sym 8424 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8425 $PACKER_VCC_NET
.sym 8428 $nextpnr_ICESTORM_LC_37$COUT
.sym 8430 $PACKER_VCC_NET
.sym 8432 $nextpnr_ICESTORM_LC_37$I3
.sym 8434 $nextpnr_ICESTORM_LC_38$I3
.sym 8436 soc.cpu.reg_sh[3]
.sym 8437 $PACKER_VCC_NET
.sym 8444 $nextpnr_ICESTORM_LC_38$I3
.sym 8447 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8448 soc.cpu.reg_sh[3]
.sym 8449 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8450 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8479 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 8480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 8481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 8482 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 8483 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 8484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 8485 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8492 soc.cpu.reg_pc[16]
.sym 8500 soc.cpu.cpuregs_rs1[31]
.sym 8501 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8502 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 8503 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8504 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 8505 soc.cpu.cpu_state[4]
.sym 8506 soc.cpu.cpuregs_rs1[24]
.sym 8507 soc.cpu.cpuregs_rs1[22]
.sym 8508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8509 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8511 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 8512 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 8513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8521 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8524 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 8526 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8529 soc.cpu.cpu_state[4]
.sym 8531 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 8532 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 8533 soc.cpu.reg_sh[4]
.sym 8534 soc.cpu.reg_sh[1]
.sym 8536 soc.cpu.reg_sh[3]
.sym 8537 soc.cpu.reg_sh[0]
.sym 8542 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8544 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 8550 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 8552 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 8553 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8554 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8555 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 8558 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8560 soc.cpu.cpu_state[4]
.sym 8561 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 8566 soc.cpu.reg_sh[0]
.sym 8572 soc.cpu.reg_sh[4]
.sym 8579 soc.cpu.reg_sh[3]
.sym 8583 soc.cpu.reg_sh[1]
.sym 8589 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 8590 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 8591 soc.cpu.cpu_state[4]
.sym 8594 soc.cpu.reg_sh[4]
.sym 8595 soc.cpu.reg_sh[0]
.sym 8596 soc.cpu.reg_sh[3]
.sym 8597 soc.cpu.reg_sh[1]
.sym 8599 clk$SB_IO_IN_$glb_clk
.sym 8625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8626 soc.cpu.timer[19]
.sym 8627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 8628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8630 soc.cpu.timer[27]
.sym 8631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 8632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 8634 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 8637 soc.cpu.cpu_state[2]
.sym 8639 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 8641 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 8642 soc.cpu.irq_mask[16]
.sym 8644 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 8648 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 8651 soc.cpu.timer[23]
.sym 8652 soc.cpu.irq_pending[2]
.sym 8653 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8654 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 8655 soc.cpu.resetn_SB_LUT4_I3_O
.sym 8656 soc.cpu.cpu_state[3]
.sym 8657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 8658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8660 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 8666 $PACKER_VCC_NET
.sym 8667 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 8668 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8669 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 8671 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 8673 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 8676 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8677 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 8678 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 8679 soc.cpu.reg_sh[0]
.sym 8681 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8689 soc.cpu.cpu_state[4]
.sym 8697 soc.cpu.reg_sh[1]
.sym 8698 $nextpnr_ICESTORM_LC_39$O
.sym 8701 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8704 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8707 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 8710 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8712 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 8713 $PACKER_VCC_NET
.sym 8716 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8719 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 8722 $nextpnr_ICESTORM_LC_40$I3
.sym 8724 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 8728 $nextpnr_ICESTORM_LC_40$COUT
.sym 8730 $PACKER_VCC_NET
.sym 8732 $nextpnr_ICESTORM_LC_40$I3
.sym 8736 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 8737 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8738 $nextpnr_ICESTORM_LC_40$COUT
.sym 8741 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8742 soc.cpu.reg_sh[0]
.sym 8743 soc.cpu.cpu_state[4]
.sym 8744 soc.cpu.reg_sh[1]
.sym 8745 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 8746 clk$SB_IO_IN_$glb_clk
.sym 8772 soc.cpu.timer[29]
.sym 8773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 8774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 8775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 8777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8779 soc.cpu.timer[23]
.sym 8780 iomem_wdata[7]
.sym 8786 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8790 iomem_addr[15]
.sym 8795 soc.cpu.cpu_state[4]
.sym 8796 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 8797 soc.cpu.irq_pending[1]
.sym 8799 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 8800 soc.cpu.irq_mask[2]
.sym 8801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8803 soc.cpu.count_cycle[23]
.sym 8805 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8806 soc.cpu.cpu_state[4]
.sym 8819 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8821 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 8826 soc.cpu.reg_sh[0]
.sym 8827 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8837 soc.cpu.cpu_state[4]
.sym 8840 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 8854 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8865 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8866 soc.cpu.cpu_state[4]
.sym 8876 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 8877 soc.cpu.reg_sh[0]
.sym 8878 soc.cpu.cpu_state[4]
.sym 8892 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 8893 clk$SB_IO_IN_$glb_clk
.sym 8919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[1]
.sym 8922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 8923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 8924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 8931 soc.cpu.irq_mask[19]
.sym 8939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 8940 soc.cpu.instr_timer
.sym 8943 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 8945 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 8947 soc.cpu.cpu_state[3]
.sym 8948 soc.cpu.cpuregs_rs1[25]
.sym 8949 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 8950 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 8952 UART_RX_SB_LUT4_I2_O[3]
.sym 8953 soc.cpu.timer[23]
.sym 9066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 9067 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 9069 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 9070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 9072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 9075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 9079 soc.cpu.irq_pending[25]
.sym 9081 soc.cpu.cpuregs_rs1[31]
.sym 9085 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 9086 soc.cpu.cpuregs_rs1[23]
.sym 9090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 9091 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 9095 soc.cpu.cpuregs_rs1[22]
.sym 9096 soc.cpu.decoder_trigger
.sym 9098 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 9099 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 9100 soc.cpu.cpu_state[4]
.sym 9213 soc.cpu.irq_delay
.sym 9220 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 9222 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9226 soc.cpu.irq_pending[31]
.sym 9227 soc.cpu.irq_mask[16]
.sym 9237 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 9238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9241 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 9243 soc.cpu.resetn_SB_LUT4_I3_O
.sym 9244 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 9247 soc.cpu.irq_pending[2]
.sym 9248 soc.cpu.cpu_state[3]
.sym 9360 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 9361 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 9363 soc.cpu.irq_pending[2]
.sym 9365 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9367 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 9369 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 9372 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9376 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9377 soc.cpu.cpu_state[4]
.sym 9383 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 9384 soc.cpu.irq_mask[2]
.sym 9385 soc.cpu.irq_pending[1]
.sym 9386 soc.cpu.cpu_state[4]
.sym 9387 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9393 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 9507 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9509 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 9510 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 9511 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9512 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9519 soc.cpu.instr_rdinstr
.sym 9521 soc.cpu.instr_rdcycleh
.sym 9525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 9527 soc.cpu.instr_rdinstrh
.sym 9531 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 9532 UART_RX_SB_LUT4_I2_O[3]
.sym 9533 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 9534 soc.cpu.cpu_state[3]
.sym 9537 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9538 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9539 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 9540 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9541 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9550 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 9559 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9565 UART_RX_SB_LUT4_I2_O[3]
.sym 9566 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9568 soc.cpu.irq_mask[2]
.sym 9569 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9570 soc.cpu.irq_pending[1]
.sym 9571 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 9572 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9575 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9581 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9582 UART_RX_SB_LUT4_I2_O[3]
.sym 9584 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9589 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9590 soc.cpu.irq_mask[2]
.sym 9600 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9601 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9617 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9618 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 9619 soc.cpu.irq_pending[1]
.sym 9627 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9654 soc.cpu.cpu_state[1]
.sym 9655 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 9656 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 9657 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 9658 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 9659 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 9660 soc.cpu.decoder_trigger
.sym 9661 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[1]
.sym 9667 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 9668 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 9670 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 9673 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9676 soc.cpu.cpuregs_rs1[23]
.sym 9680 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 9681 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9682 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9683 soc.cpu.decoder_trigger
.sym 9684 soc.cpu.mem_do_rinst
.sym 9685 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9687 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 9688 soc.cpu.cpu_state[4]
.sym 9696 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 9697 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 9698 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 9699 UART_RX_SB_LUT4_I2_O[3]
.sym 9700 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 9702 soc.cpu.mem_do_rinst
.sym 9703 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 9704 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9706 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9707 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 9708 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 9709 soc.cpu.cpu_state[2]
.sym 9711 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 9712 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9713 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 9718 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9720 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[3]
.sym 9722 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 9723 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 9726 soc.cpu.reg_next_pc[0]
.sym 9728 soc.cpu.reg_next_pc[0]
.sym 9729 soc.cpu.mem_do_rinst
.sym 9730 UART_RX_SB_LUT4_I2_O[3]
.sym 9734 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 9735 UART_RX_SB_LUT4_I2_O[3]
.sym 9736 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 9737 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 9741 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 9742 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9743 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9747 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 9748 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9749 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9752 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 9753 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 9754 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[3]
.sym 9755 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 9758 soc.cpu.cpu_state[2]
.sym 9759 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 9760 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 9764 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 9765 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9766 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9770 soc.cpu.mem_do_rinst
.sym 9771 soc.cpu.reg_next_pc[0]
.sym 9773 UART_RX_SB_LUT4_I2_O[3]
.sym 9801 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 9802 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 9803 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9804 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 9805 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 9806 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 9807 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 9808 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 9816 soc.cpu.latched_store
.sym 9821 soc.cpu.cpu_state[2]
.sym 9825 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 9827 soc.cpu.cpu_state[0]
.sym 9831 soc.cpu.resetn_SB_LUT4_I3_O
.sym 9834 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9836 soc.cpu.cpu_state[3]
.sym 9845 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9847 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 9849 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9850 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 9851 UART_RX_SB_LUT4_I2_O[3]
.sym 9852 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9853 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9856 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9857 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9858 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9859 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 9860 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9861 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9862 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9866 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 9867 soc.cpu.irq_mask[2]
.sym 9876 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9878 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 9882 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9883 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 9884 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9887 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9889 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9890 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 9893 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 9894 UART_RX_SB_LUT4_I2_O[3]
.sym 9895 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9899 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9900 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9901 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9902 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9905 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 9906 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9907 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9908 UART_RX_SB_LUT4_I2_O[3]
.sym 9912 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9913 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9917 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9918 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9919 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9920 soc.cpu.irq_mask[2]
.sym 9948 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 9949 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9950 soc.cpu.decoder_pseudo_trigger
.sym 9951 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 9952 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[2]
.sym 9953 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 9954 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 9955 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 9956 soc.cpu.pcpi_rs2[20]
.sym 9960 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 9961 UART_RX_SB_LUT4_I2_O[3]
.sym 9962 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 9965 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9966 $PACKER_VCC_NET
.sym 9967 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 9968 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9970 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9971 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 9974 soc.cpu.cpu_state[2]
.sym 9977 soc.cpu.irq_mask[2]
.sym 9978 soc.cpu.cpu_state[4]
.sym 9979 soc.cpu.cpu_state[0]
.sym 9980 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 9989 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 9990 $PACKER_GND_NET
.sym 9991 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 9993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 9994 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 9996 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9997 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 9998 soc.cpu.cpu_state[0]
.sym 9999 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10002 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 10004 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 10005 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 10007 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[3]
.sym 10012 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 10015 soc.cpu.cpu_state[1]
.sym 10016 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 10017 UART_RX_SB_LUT4_I2_O[3]
.sym 10018 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 10020 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 10022 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 10024 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 10028 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10029 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 10030 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 10034 soc.cpu.cpu_state[0]
.sym 10036 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 10037 UART_RX_SB_LUT4_I2_O[3]
.sym 10040 $PACKER_GND_NET
.sym 10046 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 10047 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 10048 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 10049 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10052 UART_RX_SB_LUT4_I2_O[3]
.sym 10053 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 10064 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 10065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 10066 soc.cpu.cpu_state[1]
.sym 10067 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[3]
.sym 10068 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 10095 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 10096 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 10097 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[0]
.sym 10098 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 10099 soc.cpu.cpu_state[6]
.sym 10100 soc.cpu.cpu_state[3]
.sym 10102 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 10107 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10108 $PACKER_GND_NET
.sym 10110 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10111 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10116 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10117 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 10119 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10120 UART_RX_SB_LUT4_I2_O[3]
.sym 10121 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 10122 soc.cpu.cpu_state[3]
.sym 10127 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 10129 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 10142 UART_RX_SB_LUT4_I2_O[3]
.sym 10144 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 10145 soc.cpu.cpu_state[0]
.sym 10148 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[2]
.sym 10149 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 10151 reset_cnt[0]
.sym 10163 soc.cpu.resetn_SB_LUT4_I3_O
.sym 10176 soc.cpu.cpu_state[0]
.sym 10177 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[2]
.sym 10178 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 10188 UART_RX_SB_LUT4_I2_O[3]
.sym 10200 UART_RX_SB_LUT4_I2_O[3]
.sym 10201 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 10212 reset_cnt[0]
.sym 10214 soc.cpu.resetn_SB_LUT4_I3_O
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10242 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[1]
.sym 10243 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 10244 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 10245 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 10246 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 10247 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 10248 soc.cpu.mem_do_rinst
.sym 10249 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 10251 soc.cpu.cpu_state[3]
.sym 10257 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 10263 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 10268 soc.cpu.cpu_state[4]
.sym 10269 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 10270 UART_RX_SB_LUT4_I2_O[3]
.sym 10271 soc.cpu.mem_do_rinst
.sym 10272 soc.cpu.cpu_state[5]
.sym 10284 reset_cnt[1]
.sym 10290 reset_cnt[0]
.sym 10294 soc.cpu.resetn_SB_LUT4_I3_O
.sym 10295 reset_cnt[4]
.sym 10296 reset_cnt[5]
.sym 10298 reset_cnt[0]
.sym 10306 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 10309 reset_cnt[2]
.sym 10310 reset_cnt[3]
.sym 10315 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 10317 reset_cnt[0]
.sym 10318 soc.cpu.resetn_SB_LUT4_I3_O
.sym 10321 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10324 reset_cnt[1]
.sym 10325 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 10327 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 10329 reset_cnt[2]
.sym 10331 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10333 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 10335 reset_cnt[3]
.sym 10337 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 10339 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 10341 reset_cnt[4]
.sym 10343 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 10347 reset_cnt[5]
.sym 10349 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 10352 reset_cnt[0]
.sym 10353 reset_cnt[1]
.sym 10355 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 10358 reset_cnt[2]
.sym 10359 reset_cnt[3]
.sym 10360 reset_cnt[4]
.sym 10361 reset_cnt[5]
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10390 soc.cpu.cpu_state[5]
.sym 10393 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[3]
.sym 10395 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 10396 soc.cpu.cpu_state[4]
.sym 10397 soc.cpu.instr_sub
.sym 10398 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 10401 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 10424 soc.cpu.cpu_state[5]
.sym 10553 soc.cpu.cpu_state[4]
.sym 10559 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 10570 soc.cpu.cpu_state[4]
.sym 11229 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 11230 soc.memory.ram00_WREN
.sym 11231 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 11232 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 11233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 11234 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 11235 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 11236 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 11246 soc.cpu.count_cycle[29]
.sym 11247 iomem_wdata[10]
.sym 11250 soc.cpu.count_cycle[52]
.sym 11252 soc.cpu.count_cycle[17]
.sym 11253 soc.cpu.count_cycle[24]
.sym 11272 soc.cpu.count_cycle[1]
.sym 11273 soc.cpu.count_cycle[2]
.sym 11275 soc.cpu.count_cycle[0]
.sym 11276 soc.cpu.count_cycle[5]
.sym 11278 soc.cpu.count_cycle[7]
.sym 11290 soc.cpu.count_cycle[3]
.sym 11299 soc.cpu.count_cycle[4]
.sym 11301 soc.cpu.count_cycle[6]
.sym 11303 $nextpnr_ICESTORM_LC_3$O
.sym 11306 soc.cpu.count_cycle[0]
.sym 11309 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11312 soc.cpu.count_cycle[1]
.sym 11313 soc.cpu.count_cycle[0]
.sym 11315 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11318 soc.cpu.count_cycle[2]
.sym 11319 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11321 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 11324 soc.cpu.count_cycle[3]
.sym 11325 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11327 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 11329 soc.cpu.count_cycle[4]
.sym 11331 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 11333 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 11336 soc.cpu.count_cycle[5]
.sym 11337 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 11339 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 11341 soc.cpu.count_cycle[6]
.sym 11343 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 11345 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11348 soc.cpu.count_cycle[7]
.sym 11349 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 11351 clk$SB_IO_IN_$glb_clk
.sym 11352 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11360 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 11362 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 11364 soc.cpu.count_instr[0]
.sym 11367 soc.cpu.count_cycle[25]
.sym 11368 soc.cpu.count_cycle[18]
.sym 11371 iomem_wdata[6]
.sym 11373 soc.memory.rdata_0[7]
.sym 11374 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 11376 iomem_wdata[6]
.sym 11386 soc.memory.rdata_1[7]
.sym 11389 soc.memory.rdata_0[8]
.sym 11394 soc.memory.rdata_0[15]
.sym 11398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 11399 soc.memory.rdata_1[1]
.sym 11403 soc.cpu.count_cycle[6]
.sym 11406 soc.cpu.count_cycle[7]
.sym 11407 soc.cpu.count_cycle[10]
.sym 11409 soc.memory.ram00_WREN
.sym 11410 soc.memory.wen[1]
.sym 11412 soc.cpu.count_cycle[2]
.sym 11416 soc.cpu.count_cycle[14]
.sym 11417 soc.cpu.count_cycle[4]
.sym 11419 soc.cpu.count_cycle[5]
.sym 11422 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11426 soc.memory.rdata_1[8]
.sym 11429 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11437 soc.cpu.count_cycle[11]
.sym 11443 soc.cpu.count_cycle[9]
.sym 11450 soc.cpu.count_cycle[8]
.sym 11452 soc.cpu.count_cycle[10]
.sym 11454 soc.cpu.count_cycle[12]
.sym 11456 soc.cpu.count_cycle[14]
.sym 11463 soc.cpu.count_cycle[13]
.sym 11465 soc.cpu.count_cycle[15]
.sym 11466 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 11469 soc.cpu.count_cycle[8]
.sym 11470 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 11474 soc.cpu.count_cycle[9]
.sym 11476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 11478 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 11481 soc.cpu.count_cycle[10]
.sym 11482 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 11484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 11487 soc.cpu.count_cycle[11]
.sym 11488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 11490 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 11493 soc.cpu.count_cycle[12]
.sym 11494 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 11496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 11498 soc.cpu.count_cycle[13]
.sym 11500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 11502 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 11505 soc.cpu.count_cycle[14]
.sym 11506 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 11508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11510 soc.cpu.count_cycle[15]
.sym 11512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 11514 clk$SB_IO_IN_$glb_clk
.sym 11515 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 11519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11526 soc.cpu.count_cycle[19]
.sym 11532 soc.cpu.count_cycle[9]
.sym 11533 soc.cpu.count_instr[0]
.sym 11539 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11540 iomem_addr[16]
.sym 11541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 11542 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 11543 soc.cpu.count_cycle[11]
.sym 11544 soc.cpu.count_instr[4]
.sym 11545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11546 soc.memory.rdata_0[1]
.sym 11547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11551 soc.cpu.count_instr[1]
.sym 11552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11574 soc.cpu.count_cycle[17]
.sym 11576 soc.cpu.count_cycle[19]
.sym 11577 soc.cpu.count_cycle[20]
.sym 11580 soc.cpu.count_cycle[23]
.sym 11581 soc.cpu.count_cycle[16]
.sym 11583 soc.cpu.count_cycle[18]
.sym 11586 soc.cpu.count_cycle[21]
.sym 11587 soc.cpu.count_cycle[22]
.sym 11589 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11591 soc.cpu.count_cycle[16]
.sym 11593 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11595 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11598 soc.cpu.count_cycle[17]
.sym 11599 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11601 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11603 soc.cpu.count_cycle[18]
.sym 11605 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11607 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11610 soc.cpu.count_cycle[19]
.sym 11611 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11613 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11616 soc.cpu.count_cycle[20]
.sym 11617 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11619 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11621 soc.cpu.count_cycle[21]
.sym 11623 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11625 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11627 soc.cpu.count_cycle[22]
.sym 11629 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11631 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 11634 soc.cpu.count_cycle[23]
.sym 11635 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11637 clk$SB_IO_IN_$glb_clk
.sym 11638 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 11641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 11642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11647 $PACKER_VCC_NET
.sym 11648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 11651 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 11652 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11656 soc.cpu.count_instr[5]
.sym 11657 $PACKER_VCC_NET
.sym 11660 soc.cpu.count_instr[7]
.sym 11661 soc.cpu.count_cycle[20]
.sym 11662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 11663 soc.cpu.count_cycle[40]
.sym 11665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11667 soc.cpu.count_instr[12]
.sym 11671 soc.cpu.count_instr[14]
.sym 11673 soc.cpu.count_cycle[45]
.sym 11674 soc.cpu.count_instr[9]
.sym 11675 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 11683 soc.cpu.count_cycle[27]
.sym 11688 soc.cpu.count_cycle[24]
.sym 11692 soc.cpu.count_cycle[28]
.sym 11693 soc.cpu.count_cycle[29]
.sym 11694 soc.cpu.count_cycle[30]
.sym 11695 soc.cpu.count_cycle[31]
.sym 11697 soc.cpu.count_cycle[25]
.sym 11698 soc.cpu.count_cycle[26]
.sym 11712 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 11714 soc.cpu.count_cycle[24]
.sym 11716 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 11718 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 11721 soc.cpu.count_cycle[25]
.sym 11722 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 11724 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 11727 soc.cpu.count_cycle[26]
.sym 11728 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 11730 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 11733 soc.cpu.count_cycle[27]
.sym 11734 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 11736 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 11738 soc.cpu.count_cycle[28]
.sym 11740 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 11742 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 11744 soc.cpu.count_cycle[29]
.sym 11746 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 11748 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 11750 soc.cpu.count_cycle[30]
.sym 11752 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 11754 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 11756 soc.cpu.count_cycle[31]
.sym 11758 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 11760 clk$SB_IO_IN_$glb_clk
.sym 11761 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 11763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 11764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 11769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11771 soc.cpu.instr_lui
.sym 11774 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 11775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 11776 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 11778 soc.cpu.count_instr[35]
.sym 11779 soc.cpu.count_instr[13]
.sym 11781 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 11782 soc.cpu.count_instr[2]
.sym 11783 soc.cpu.resetn_SB_LUT4_I3_O
.sym 11784 soc.cpu.count_instr[45]
.sym 11785 soc.cpu.count_instr[8]
.sym 11786 $PACKER_VCC_NET
.sym 11787 soc.cpu.count_cycle[26]
.sym 11788 soc.cpu.instr_rdinstr
.sym 11789 soc.cpu.count_cycle[22]
.sym 11792 $PACKER_VCC_NET
.sym 11793 soc.cpu.instr_rdcycleh
.sym 11794 soc.cpu.instr_rdcycleh
.sym 11795 soc.cpu.count_cycle[10]
.sym 11797 soc.cpu.instr_rdinstr
.sym 11798 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 11805 soc.cpu.count_cycle[34]
.sym 11810 soc.cpu.count_cycle[39]
.sym 11814 soc.cpu.count_cycle[35]
.sym 11819 soc.cpu.count_cycle[32]
.sym 11825 soc.cpu.count_cycle[38]
.sym 11828 soc.cpu.count_cycle[33]
.sym 11831 soc.cpu.count_cycle[36]
.sym 11832 soc.cpu.count_cycle[37]
.sym 11835 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 11838 soc.cpu.count_cycle[32]
.sym 11839 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 11841 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 11843 soc.cpu.count_cycle[33]
.sym 11845 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 11847 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 11850 soc.cpu.count_cycle[34]
.sym 11851 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 11853 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 11855 soc.cpu.count_cycle[35]
.sym 11857 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 11859 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 11861 soc.cpu.count_cycle[36]
.sym 11863 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 11865 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 11867 soc.cpu.count_cycle[37]
.sym 11869 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 11871 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 11874 soc.cpu.count_cycle[38]
.sym 11875 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 11877 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 11880 soc.cpu.count_cycle[39]
.sym 11881 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 11883 clk$SB_IO_IN_$glb_clk
.sym 11884 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 11886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11894 soc.cpu.cpu_state[3]
.sym 11895 soc.cpu.cpu_state[3]
.sym 11896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11897 soc.cpu.cpu_state[4]
.sym 11900 soc.cpu.irq_mask[2]
.sym 11911 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11912 soc.cpu.instr_rdinstrh
.sym 11916 soc.cpu.instr_rdinstrh
.sym 11917 soc.cpu.instr_rdinstrh
.sym 11919 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11921 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 11928 soc.cpu.count_cycle[42]
.sym 11940 soc.cpu.count_cycle[46]
.sym 11941 soc.cpu.count_cycle[47]
.sym 11943 soc.cpu.count_cycle[41]
.sym 11945 soc.cpu.count_cycle[43]
.sym 11946 soc.cpu.count_cycle[44]
.sym 11947 soc.cpu.count_cycle[45]
.sym 11950 soc.cpu.count_cycle[40]
.sym 11958 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 11960 soc.cpu.count_cycle[40]
.sym 11962 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 11964 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 11967 soc.cpu.count_cycle[41]
.sym 11968 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 11970 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 11973 soc.cpu.count_cycle[42]
.sym 11974 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 11976 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 11979 soc.cpu.count_cycle[43]
.sym 11980 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 11982 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 11985 soc.cpu.count_cycle[44]
.sym 11986 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 11988 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 11991 soc.cpu.count_cycle[45]
.sym 11992 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 11994 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 11996 soc.cpu.count_cycle[46]
.sym 11998 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 12000 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 12002 soc.cpu.count_cycle[47]
.sym 12004 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 12006 clk$SB_IO_IN_$glb_clk
.sym 12007 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[0]
.sym 12010 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 12011 soc.cpu.timer[1]
.sym 12012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12013 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 12014 soc.cpu.timer[2]
.sym 12015 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 12020 soc.cpu.count_cycle[9]
.sym 12022 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 12027 soc.cpu.count_instr[46]
.sym 12033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 12034 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 12039 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 12044 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 12054 soc.cpu.count_cycle[53]
.sym 12061 soc.cpu.count_cycle[52]
.sym 12063 soc.cpu.count_cycle[54]
.sym 12064 soc.cpu.count_cycle[55]
.sym 12065 soc.cpu.count_cycle[48]
.sym 12068 soc.cpu.count_cycle[51]
.sym 12074 soc.cpu.count_cycle[49]
.sym 12075 soc.cpu.count_cycle[50]
.sym 12081 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 12084 soc.cpu.count_cycle[48]
.sym 12085 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 12087 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 12089 soc.cpu.count_cycle[49]
.sym 12091 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 12093 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 12095 soc.cpu.count_cycle[50]
.sym 12097 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 12099 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 12102 soc.cpu.count_cycle[51]
.sym 12103 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 12105 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 12107 soc.cpu.count_cycle[52]
.sym 12109 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 12111 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 12114 soc.cpu.count_cycle[53]
.sym 12115 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 12117 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 12119 soc.cpu.count_cycle[54]
.sym 12121 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 12123 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 12125 soc.cpu.count_cycle[55]
.sym 12127 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 12129 clk$SB_IO_IN_$glb_clk
.sym 12130 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12133 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12134 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 12135 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 12136 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 12137 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 12138 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 12141 soc.cpu.cpuregs_rs1[27]
.sym 12142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12144 soc.cpu.cpuregs_rs1[3]
.sym 12146 soc.cpu.timer[1]
.sym 12147 soc.cpu.count_cycle[49]
.sym 12150 soc.cpu.count_instr[10]
.sym 12152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[0]
.sym 12155 soc.cpu.cpu_state[3]
.sym 12157 soc.cpu.cpu_state[2]
.sym 12158 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12160 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 12163 soc.cpu.count_cycle[56]
.sym 12164 soc.cpu.count_cycle[54]
.sym 12165 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 12167 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 12183 soc.cpu.count_cycle[59]
.sym 12184 soc.cpu.count_cycle[60]
.sym 12185 soc.cpu.count_cycle[61]
.sym 12187 soc.cpu.count_cycle[63]
.sym 12189 soc.cpu.count_cycle[57]
.sym 12190 soc.cpu.count_cycle[58]
.sym 12196 soc.cpu.count_cycle[56]
.sym 12202 soc.cpu.count_cycle[62]
.sym 12204 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 12206 soc.cpu.count_cycle[56]
.sym 12208 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 12210 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 12213 soc.cpu.count_cycle[57]
.sym 12214 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 12216 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 12219 soc.cpu.count_cycle[58]
.sym 12220 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 12222 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 12224 soc.cpu.count_cycle[59]
.sym 12226 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 12228 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 12230 soc.cpu.count_cycle[60]
.sym 12232 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 12234 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 12236 soc.cpu.count_cycle[61]
.sym 12238 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 12240 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 12242 soc.cpu.count_cycle[62]
.sym 12244 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 12248 soc.cpu.count_cycle[63]
.sym 12250 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 12252 clk$SB_IO_IN_$glb_clk
.sym 12253 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12254 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 12255 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 12256 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 12257 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 12258 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 12259 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 12260 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 12261 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 12264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 12268 soc.cpu.irq_pending[2]
.sym 12270 soc.cpu.cpu_state[3]
.sym 12279 soc.cpu.cpu_state[4]
.sym 12280 soc.cpu.count_cycle[26]
.sym 12282 soc.cpu.count_cycle[22]
.sym 12283 soc.cpu.irq_mask[2]
.sym 12284 soc.cpu.instr_rdinstr
.sym 12285 soc.cpu.instr_rdcycleh
.sym 12286 $PACKER_VCC_NET
.sym 12289 $PACKER_VCC_NET
.sym 12296 soc.cpu.count_cycle[57]
.sym 12298 soc.cpu.count_cycle[47]
.sym 12299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12300 soc.cpu.count_instr[27]
.sym 12301 soc.cpu.instr_rdcycleh
.sym 12302 soc.cpu.instr_rdinstr
.sym 12304 soc.cpu.count_instr[15]
.sym 12305 soc.cpu.count_instr[47]
.sym 12306 soc.cpu.count_cycle[59]
.sym 12308 soc.cpu.count_cycle[61]
.sym 12309 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12310 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12314 soc.cpu.count_instr[59]
.sym 12316 soc.cpu.count_instr[61]
.sym 12318 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12320 soc.cpu.count_instr[57]
.sym 12322 soc.cpu.count_cycle[27]
.sym 12323 soc.cpu.instr_rdinstrh
.sym 12324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12325 soc.cpu.count_instr[29]
.sym 12326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12329 soc.cpu.count_instr[29]
.sym 12330 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12331 soc.cpu.instr_rdinstr
.sym 12334 soc.cpu.instr_rdinstrh
.sym 12335 soc.cpu.count_instr[57]
.sym 12336 soc.cpu.count_cycle[57]
.sym 12337 soc.cpu.instr_rdcycleh
.sym 12340 soc.cpu.instr_rdcycleh
.sym 12341 soc.cpu.instr_rdinstr
.sym 12342 soc.cpu.count_instr[15]
.sym 12343 soc.cpu.count_cycle[47]
.sym 12346 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12347 soc.cpu.count_cycle[27]
.sym 12348 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12352 soc.cpu.instr_rdcycleh
.sym 12353 soc.cpu.count_instr[27]
.sym 12354 soc.cpu.count_cycle[59]
.sym 12355 soc.cpu.instr_rdinstr
.sym 12358 soc.cpu.count_instr[59]
.sym 12359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12360 soc.cpu.instr_rdinstrh
.sym 12364 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12365 soc.cpu.count_instr[47]
.sym 12366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12367 soc.cpu.instr_rdinstrh
.sym 12370 soc.cpu.instr_rdinstrh
.sym 12371 soc.cpu.instr_rdcycleh
.sym 12372 soc.cpu.count_instr[61]
.sym 12373 soc.cpu.count_cycle[61]
.sym 12377 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 12378 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 12379 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 12380 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 12381 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 12382 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 12383 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 12384 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 12387 soc.cpu.count_cycle[29]
.sym 12390 soc.cpu.irq_pending[1]
.sym 12391 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 12392 soc.cpu.irq_mask[2]
.sym 12395 soc.cpu.cpu_state[4]
.sym 12398 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 12401 soc.cpu.cpuregs_rs1[18]
.sym 12402 soc.cpu.timer[21]
.sym 12403 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12404 soc.cpu.instr_rdinstrh
.sym 12405 soc.cpu.cpu_state[4]
.sym 12406 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 12408 soc.cpu.instr_rdinstrh
.sym 12409 soc.cpu.instr_rdinstrh
.sym 12410 soc.cpu.timer[18]
.sym 12411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12412 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 12418 soc.cpu.count_instr[18]
.sym 12419 soc.cpu.count_cycle[50]
.sym 12421 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12422 soc.cpu.count_instr[50]
.sym 12424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12425 soc.cpu.count_instr[25]
.sym 12426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12429 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12430 soc.cpu.count_cycle[30]
.sym 12431 soc.cpu.count_instr[24]
.sym 12432 soc.cpu.instr_rdinstrh
.sym 12434 soc.cpu.count_cycle[54]
.sym 12435 soc.cpu.count_cycle[56]
.sym 12438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12440 soc.cpu.count_cycle[26]
.sym 12441 soc.cpu.count_cycle[18]
.sym 12442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12444 soc.cpu.instr_rdinstr
.sym 12445 soc.cpu.instr_rdcycleh
.sym 12446 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12451 soc.cpu.count_instr[18]
.sym 12452 soc.cpu.count_cycle[50]
.sym 12453 soc.cpu.instr_rdcycleh
.sym 12454 soc.cpu.instr_rdinstr
.sym 12458 soc.cpu.instr_rdcycleh
.sym 12459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12460 soc.cpu.count_cycle[54]
.sym 12463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12464 soc.cpu.count_cycle[30]
.sym 12465 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12466 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12469 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12470 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12471 soc.cpu.count_cycle[18]
.sym 12472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12476 soc.cpu.instr_rdinstr
.sym 12478 soc.cpu.count_instr[25]
.sym 12481 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12482 soc.cpu.count_cycle[26]
.sym 12483 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12487 soc.cpu.count_instr[50]
.sym 12488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12490 soc.cpu.instr_rdinstrh
.sym 12493 soc.cpu.instr_rdinstr
.sym 12494 soc.cpu.count_instr[24]
.sym 12495 soc.cpu.count_cycle[56]
.sym 12496 soc.cpu.instr_rdcycleh
.sym 12500 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 12501 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 12502 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 12503 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 12504 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 12505 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 12506 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 12507 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 12509 iomem_wdata[10]
.sym 12512 soc.cpu.timer[23]
.sym 12513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12514 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12515 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 12517 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 12518 UART_RX_SB_LUT4_I2_O[3]
.sym 12519 soc.cpu.cpu_state[3]
.sym 12520 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 12521 soc.cpu.timer[19]
.sym 12523 UART_RX_SB_LUT4_I2_O[3]
.sym 12524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 12526 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 12527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 12528 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 12529 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 12530 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 12531 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 12533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 12534 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 12535 soc.cpu.cpuregs_rs1[16]
.sym 12542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12543 soc.cpu.count_cycle[53]
.sym 12546 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12549 soc.cpu.count_cycle[20]
.sym 12550 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12554 soc.cpu.count_cycle[22]
.sym 12555 soc.cpu.instr_rdcycleh
.sym 12556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12557 soc.cpu.count_cycle[52]
.sym 12559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12561 soc.cpu.count_instr[56]
.sym 12563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12564 soc.cpu.instr_rdinstrh
.sym 12567 soc.cpu.count_cycle[17]
.sym 12569 soc.cpu.instr_maskirq
.sym 12570 soc.cpu.count_cycle[25]
.sym 12571 soc.cpu.count_cycle[19]
.sym 12572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12574 soc.cpu.count_cycle[25]
.sym 12575 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12576 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12580 soc.cpu.instr_rdinstrh
.sym 12581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12582 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12583 soc.cpu.count_instr[56]
.sym 12586 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12587 soc.cpu.count_cycle[17]
.sym 12588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12589 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12592 soc.cpu.count_cycle[19]
.sym 12593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12594 soc.cpu.instr_maskirq
.sym 12595 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12598 soc.cpu.count_cycle[22]
.sym 12599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12600 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12601 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12604 soc.cpu.instr_rdcycleh
.sym 12605 soc.cpu.count_cycle[53]
.sym 12607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12611 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12612 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12613 soc.cpu.count_cycle[20]
.sym 12616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12618 soc.cpu.instr_rdcycleh
.sym 12619 soc.cpu.count_cycle[52]
.sym 12623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12624 soc.cpu.timer[31]
.sym 12625 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 12626 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 12627 soc.cpu.timer[18]
.sym 12628 soc.cpu.timer[16]
.sym 12629 soc.cpu.timer[28]
.sym 12630 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12631 $PACKER_GND_NET
.sym 12634 $PACKER_GND_NET
.sym 12637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12638 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 12639 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 12642 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 12645 soc.cpu.cpuregs_rs1[3]
.sym 12646 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 12647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 12649 soc.cpu.cpu_state[2]
.sym 12650 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 12651 soc.cpu.cpu_state[3]
.sym 12652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12653 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12654 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12655 soc.cpu.cpuregs_rs1[17]
.sym 12656 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 12657 soc.cpu.timer[27]
.sym 12658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 12664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12667 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12670 soc.cpu.count_cycle[31]
.sym 12671 soc.cpu.count_cycle[21]
.sym 12672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 12673 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12674 soc.cpu.instr_rdinstrh
.sym 12675 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 12677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12680 soc.cpu.cpuregs_rs1[24]
.sym 12682 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12683 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 12685 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 12688 soc.cpu.count_cycle[24]
.sym 12689 soc.cpu.cpuregs_rs1[22]
.sym 12690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 12692 soc.cpu.instr_maskirq
.sym 12693 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 12694 soc.cpu.instr_rdinstr
.sym 12695 soc.cpu.instr_rdcycleh
.sym 12697 soc.cpu.cpuregs_rs1[22]
.sym 12698 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 12699 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12700 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12703 soc.cpu.instr_rdinstr
.sym 12704 soc.cpu.instr_rdcycleh
.sym 12705 soc.cpu.instr_rdinstrh
.sym 12709 soc.cpu.cpuregs_rs1[24]
.sym 12710 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 12711 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12712 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12721 soc.cpu.count_cycle[31]
.sym 12722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 12723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 12724 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 12727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12729 soc.cpu.count_cycle[24]
.sym 12730 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 12733 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12734 soc.cpu.instr_maskirq
.sym 12735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12736 soc.cpu.count_cycle[21]
.sym 12744 clk$SB_IO_IN_$glb_clk
.sym 12745 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12746 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 12748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 12749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 12751 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12752 soc.cpu.timer[21]
.sym 12753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 12760 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12762 soc.cpu.irq_pending[2]
.sym 12765 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12766 soc.cpu.cpu_state[3]
.sym 12768 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12770 soc.cpu.timer[29]
.sym 12771 soc.cpu.irq_mask[2]
.sym 12773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12774 soc.cpu.instr_maskirq
.sym 12775 soc.cpu.cpu_state[4]
.sym 12776 soc.cpu.cpuregs_rs1[21]
.sym 12777 soc.cpu.instr_timer
.sym 12778 soc.cpu.instr_maskirq
.sym 12779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12780 soc.cpu.instr_rdinstr
.sym 12781 soc.cpu.instr_rdcycleh
.sym 12787 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 12788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12789 soc.cpu.instr_maskirq
.sym 12791 soc.cpu.count_cycle[16]
.sym 12792 soc.cpu.timer[16]
.sym 12793 soc.cpu.instr_timer
.sym 12794 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12796 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 12797 soc.cpu.timer[24]
.sym 12798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 12799 soc.cpu.cpu_state[4]
.sym 12800 soc.cpu.timer[27]
.sym 12801 soc.cpu.irq_mask[16]
.sym 12803 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 12804 soc.cpu.instr_maskirq
.sym 12805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12807 soc.cpu.irq_mask[24]
.sym 12809 soc.cpu.timer[21]
.sym 12810 soc.cpu.cpuregs_rs1[16]
.sym 12811 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12812 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 12814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12815 soc.cpu.instr_retirq
.sym 12816 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 12817 soc.cpu.timer[23]
.sym 12818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 12820 soc.cpu.instr_timer
.sym 12821 soc.cpu.instr_maskirq
.sym 12822 soc.cpu.irq_mask[24]
.sym 12823 soc.cpu.timer[24]
.sym 12826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12827 soc.cpu.timer[27]
.sym 12828 soc.cpu.timer[24]
.sym 12829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12832 soc.cpu.instr_timer
.sym 12833 soc.cpu.irq_mask[16]
.sym 12834 soc.cpu.instr_maskirq
.sym 12835 soc.cpu.timer[16]
.sym 12839 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 12840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 12841 soc.cpu.count_cycle[16]
.sym 12844 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 12845 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12846 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12847 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12851 soc.cpu.timer[21]
.sym 12852 soc.cpu.timer[23]
.sym 12853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 12857 soc.cpu.instr_retirq
.sym 12858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 12859 soc.cpu.cpuregs_rs1[16]
.sym 12863 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 12864 soc.cpu.cpu_state[4]
.sym 12865 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 12867 clk$SB_IO_IN_$glb_clk
.sym 12869 soc.cpu.irq_mask[21]
.sym 12870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12871 soc.cpu.irq_mask[22]
.sym 12872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12873 soc.cpu.irq_mask[24]
.sym 12874 soc.cpu.irq_mask[18]
.sym 12875 soc.cpu.irq_mask[27]
.sym 12876 soc.cpu.irq_mask[17]
.sym 12878 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 12882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12884 soc.cpu.cpu_state[4]
.sym 12885 soc.cpu.timer[30]
.sym 12886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 12887 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12888 soc.cpu.irq_pending[1]
.sym 12889 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 12890 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 12891 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12893 soc.cpu.cpuregs_rs1[18]
.sym 12894 soc.cpu.cpuregs_rs1[23]
.sym 12895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12896 soc.cpu.cpu_state[4]
.sym 12897 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12898 soc.cpu.cpuregs_rs1[19]
.sym 12899 soc.cpu.irq_pending[1]
.sym 12900 soc.cpu.instr_rdinstrh
.sym 12901 soc.cpu.timer[21]
.sym 12902 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 12903 soc.cpu.cpuregs_rs1[29]
.sym 12904 soc.cpu.cpuregs_rs1[27]
.sym 12911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12912 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12913 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 12914 soc.cpu.cpuregs_rs1[19]
.sym 12915 soc.cpu.timer[27]
.sym 12918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12919 soc.cpu.cpuregs_rs1[22]
.sym 12920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12921 soc.cpu.cpu_state[2]
.sym 12922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12924 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 12928 soc.cpu.irq_mask[22]
.sym 12930 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12931 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12932 soc.cpu.irq_mask[27]
.sym 12933 soc.cpu.irq_mask[17]
.sym 12934 soc.cpu.instr_maskirq
.sym 12936 soc.cpu.cpuregs_rs1[27]
.sym 12937 soc.cpu.instr_timer
.sym 12938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12939 soc.cpu.instr_retirq
.sym 12940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12941 soc.cpu.cpuregs_rs1[17]
.sym 12943 soc.cpu.instr_timer
.sym 12944 soc.cpu.instr_maskirq
.sym 12945 soc.cpu.irq_mask[27]
.sym 12946 soc.cpu.timer[27]
.sym 12949 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 12950 soc.cpu.cpuregs_rs1[19]
.sym 12951 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12952 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12956 soc.cpu.irq_mask[17]
.sym 12958 soc.cpu.instr_maskirq
.sym 12961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12962 soc.cpu.cpuregs_rs1[17]
.sym 12963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12964 soc.cpu.instr_retirq
.sym 12967 soc.cpu.cpuregs_rs1[22]
.sym 12968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12969 soc.cpu.instr_retirq
.sym 12970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 12973 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 12974 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12975 soc.cpu.cpuregs_rs1[27]
.sym 12976 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12980 soc.cpu.instr_maskirq
.sym 12981 soc.cpu.irq_mask[22]
.sym 12985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12986 soc.cpu.cpu_state[2]
.sym 12987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12988 soc.cpu.instr_timer
.sym 12990 clk$SB_IO_IN_$glb_clk
.sym 12991 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 12993 soc.cpu.irq_mask[20]
.sym 12994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 12996 soc.cpu.irq_mask[19]
.sym 12997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 12999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 13006 soc.cpu.cpu_state[3]
.sym 13014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 13015 soc.cpu.irq_mask[22]
.sym 13016 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 13018 soc.cpu.instr_retirq
.sym 13019 soc.cpu.cpuregs_rs1[16]
.sym 13020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13022 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 13023 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13024 UART_RX_SB_LUT4_I2_O[3]
.sym 13025 soc.cpu.instr_retirq
.sym 13026 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 13033 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 13034 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 13035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[1]
.sym 13036 soc.cpu.instr_retirq
.sym 13039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13042 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 13043 soc.cpu.instr_timer
.sym 13044 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 13049 soc.cpu.instr_retirq
.sym 13050 soc.cpu.cpuregs_rs1[25]
.sym 13052 soc.cpu.cpuregs_rs1[24]
.sym 13053 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 13054 soc.cpu.cpuregs_rs1[23]
.sym 13055 soc.cpu.cpu_state[2]
.sym 13056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 13058 soc.cpu.cpuregs_rs1[19]
.sym 13059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 13060 soc.cpu.cpuregs_rs1[26]
.sym 13061 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 13063 soc.cpu.cpuregs_rs1[29]
.sym 13064 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 13066 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 13067 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 13068 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 13069 soc.cpu.cpuregs_rs1[29]
.sym 13072 soc.cpu.instr_timer
.sym 13073 soc.cpu.cpuregs_rs1[19]
.sym 13074 soc.cpu.instr_retirq
.sym 13075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13078 soc.cpu.instr_retirq
.sym 13079 soc.cpu.cpuregs_rs1[24]
.sym 13080 soc.cpu.cpu_state[2]
.sym 13081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 13085 soc.cpu.cpu_state[2]
.sym 13086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 13087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[1]
.sym 13096 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 13097 soc.cpu.cpuregs_rs1[26]
.sym 13098 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 13099 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 13102 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 13103 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 13104 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 13105 soc.cpu.cpuregs_rs1[25]
.sym 13108 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 13109 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 13110 soc.cpu.cpuregs_rs1[23]
.sym 13111 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13114 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]
.sym 13117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]
.sym 13118 soc.cpu.irq_mask[23]
.sym 13119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13120 soc.cpu.irq_mask[29]
.sym 13121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 13122 soc.cpu.irq_mask[31]
.sym 13126 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[2]
.sym 13128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 13130 soc.cpu.cpu_state[4]
.sym 13133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 13134 soc.cpu.cpuregs_rs1[24]
.sym 13135 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 13136 soc.cpu.irq_mask[20]
.sym 13139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 13140 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 13141 soc.cpu.cpu_state[2]
.sym 13142 soc.cpu.cpu_state[3]
.sym 13144 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13147 soc.cpu.is_slli_srli_srai
.sym 13148 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13150 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13156 soc.cpu.timer[29]
.sym 13157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13159 soc.cpu.cpuregs_rs1[23]
.sym 13160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13167 soc.cpu.count_cycle[23]
.sym 13172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13173 soc.cpu.cpuregs_rs1[27]
.sym 13175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13177 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 13178 soc.cpu.instr_retirq
.sym 13179 soc.cpu.cpuregs_rs1[29]
.sym 13180 soc.cpu.instr_timer
.sym 13182 soc.cpu.count_cycle[29]
.sym 13184 soc.cpu.instr_maskirq
.sym 13185 soc.cpu.irq_mask[29]
.sym 13190 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 13191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13192 soc.cpu.count_cycle[29]
.sym 13196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13197 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 13198 soc.cpu.count_cycle[23]
.sym 13201 soc.cpu.instr_retirq
.sym 13202 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13204 soc.cpu.cpuregs_rs1[27]
.sym 13207 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13209 soc.cpu.cpuregs_rs1[29]
.sym 13210 soc.cpu.instr_retirq
.sym 13213 soc.cpu.timer[29]
.sym 13214 soc.cpu.instr_timer
.sym 13215 soc.cpu.irq_mask[29]
.sym 13216 soc.cpu.instr_maskirq
.sym 13219 soc.cpu.cpuregs_rs1[23]
.sym 13220 soc.cpu.instr_retirq
.sym 13221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13238 soc.cpu.irq_mask[25]
.sym 13239 soc.cpu.irq_mask[16]
.sym 13240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 13241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 13242 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13243 soc.cpu.irq_mask[28]
.sym 13244 soc.cpu.irq_mask[26]
.sym 13245 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13248 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 13251 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13252 soc.cpu.cpu_state[3]
.sym 13253 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13255 soc.cpu.cpu_state[3]
.sym 13258 soc.cpu.irq_pending[19]
.sym 13261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 13262 soc.cpu.cpu_state[4]
.sym 13263 soc.cpu.irq_mask[2]
.sym 13265 soc.cpu.instr_rdcycleh
.sym 13266 soc.cpu.instr_timer
.sym 13267 soc.cpu.cpuregs_rs1[26]
.sym 13269 soc.cpu.cpu_state[4]
.sym 13270 soc.cpu.instr_maskirq
.sym 13271 soc.cpu.instr_rdinstr
.sym 13273 soc.cpu.instr_timer
.sym 13281 soc.cpu.instr_maskirq
.sym 13283 soc.cpu.cpuregs_rs1[26]
.sym 13286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13288 soc.cpu.cpuregs_rs1[25]
.sym 13292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13297 soc.cpu.instr_timer
.sym 13298 soc.cpu.instr_retirq
.sym 13299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13301 soc.cpu.irq_mask[26]
.sym 13303 soc.cpu.irq_mask[25]
.sym 13305 soc.cpu.cpu_state[2]
.sym 13306 soc.cpu.instr_retirq
.sym 13307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13312 soc.cpu.instr_retirq
.sym 13313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13314 soc.cpu.cpuregs_rs1[26]
.sym 13315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13319 soc.cpu.instr_maskirq
.sym 13320 soc.cpu.irq_mask[25]
.sym 13330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13331 soc.cpu.instr_timer
.sym 13332 soc.cpu.cpu_state[2]
.sym 13333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13336 soc.cpu.irq_mask[26]
.sym 13338 soc.cpu.instr_maskirq
.sym 13348 soc.cpu.cpuregs_rs1[25]
.sym 13349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13351 soc.cpu.instr_retirq
.sym 13362 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 13363 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 13365 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13366 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13370 soc.cpu.cpu_state[3]
.sym 13371 soc.cpu.cpu_state[3]
.sym 13373 soc.cpu.cpu_state[3]
.sym 13374 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 13375 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 13380 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 13382 soc.cpu.instr_lui
.sym 13385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 13386 soc.cpu.cpu_state[6]
.sym 13387 soc.cpu.instr_rdinstrh
.sym 13388 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13389 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 13390 soc.cpu.irq_pending[1]
.sym 13391 soc.cpu.cpu_state[2]
.sym 13392 soc.cpu.cpu_state[4]
.sym 13394 soc.cpu.cpuregs_rs1[31]
.sym 13395 soc.cpu.cpu_state[2]
.sym 13396 soc.cpu.cpu_state[4]
.sym 13404 soc.cpu.decoder_trigger
.sym 13410 soc.cpu.irq_delay
.sym 13426 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 13436 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 13477 soc.cpu.irq_delay
.sym 13479 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 13480 soc.cpu.decoder_trigger
.sym 13481 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13483 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13484 soc.cpu.instr_rdcycle
.sym 13485 soc.cpu.instr_rdcycleh
.sym 13486 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 13487 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 13488 soc.cpu.instr_rdinstr
.sym 13490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 13491 soc.cpu.instr_rdinstrh
.sym 13493 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 13497 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 13502 soc.cpu.cpuregs_rs1[25]
.sym 13504 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 13505 soc.cpu.cpu_state[3]
.sym 13507 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13508 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13509 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13510 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 13512 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 13514 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13515 UART_RX_SB_LUT4_I2_O[3]
.sym 13516 soc.cpu.instr_retirq
.sym 13518 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 13519 UART_RX_SB_LUT4_I2_O[3]
.sym 13528 soc.cpu.cpu_state[4]
.sym 13530 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13533 soc.cpu.irq_mask[2]
.sym 13534 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 13536 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13538 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13540 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13542 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13546 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13547 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 13552 soc.cpu.irq_pending[2]
.sym 13554 UART_RX_SB_LUT4_I2_O[3]
.sym 13558 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 13559 soc.cpu.cpu_state[4]
.sym 13560 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13565 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 13566 soc.cpu.cpu_state[4]
.sym 13567 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13576 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13577 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 13579 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13588 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13591 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13600 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13601 soc.cpu.irq_pending[2]
.sym 13602 soc.cpu.irq_mask[2]
.sym 13603 UART_RX_SB_LUT4_I2_O[3]
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13607 soc.cpu.do_waitirq
.sym 13608 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 13610 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 13611 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 13612 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 13613 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 13614 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 13615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 13616 soc.cpu.cpuregs_rs1[27]
.sym 13619 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 13622 soc.cpu.cpu_state[4]
.sym 13623 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 13625 soc.cpu.cpuregs_rs1[22]
.sym 13629 $PACKER_VCC_NET
.sym 13630 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 13631 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 13632 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13633 soc.cpu.cpu_state[2]
.sym 13634 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 13636 soc.cpu.cpu_state[1]
.sym 13637 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13638 soc.cpu.cpu_state[3]
.sym 13639 soc.cpu.is_slli_srli_srai
.sym 13640 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13641 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 13648 soc.cpu.cpu_state[1]
.sym 13650 soc.cpu.cpu_state[3]
.sym 13651 soc.cpu.cpu_state[0]
.sym 13652 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13656 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 13664 UART_RX_SB_LUT4_I2_O[3]
.sym 13666 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 13669 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 13671 soc.cpu.cpu_state[2]
.sym 13672 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13675 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 13676 soc.cpu.instr_retirq
.sym 13682 soc.cpu.cpu_state[2]
.sym 13693 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13694 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 13696 soc.cpu.instr_retirq
.sym 13699 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 13700 UART_RX_SB_LUT4_I2_O[3]
.sym 13705 soc.cpu.cpu_state[1]
.sym 13706 soc.cpu.cpu_state[2]
.sym 13707 UART_RX_SB_LUT4_I2_O[3]
.sym 13708 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13711 soc.cpu.cpu_state[0]
.sym 13712 soc.cpu.cpu_state[3]
.sym 13714 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 13727 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13729 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13730 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 13731 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13732 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 13733 soc.cpu.decoder_trigger_SB_LUT4_I1_O[1]
.sym 13734 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 13735 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13736 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13737 soc.cpu.cpu_state[2]
.sym 13742 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 13743 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 13744 soc.cpu.cpu_state[3]
.sym 13745 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13747 soc.cpu.cpu_state[0]
.sym 13748 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 13751 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13754 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13755 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13756 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 13758 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13761 soc.cpu.cpu_state[5]
.sym 13762 soc.cpu.cpu_state[1]
.sym 13763 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 13765 soc.cpu.cpu_state[4]
.sym 13771 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13773 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 13774 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 13775 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13776 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 13779 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13780 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 13781 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 13782 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13783 soc.cpu.decoder_trigger_SB_LUT4_I1_O[3]
.sym 13785 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 13786 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[1]
.sym 13787 soc.cpu.cpu_state[1]
.sym 13788 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 13789 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 13790 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 13791 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 13794 soc.cpu.cpu_state[3]
.sym 13795 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 13796 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13797 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13798 soc.cpu.decoder_trigger_SB_LUT4_I1_O[1]
.sym 13799 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 13801 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13802 soc.cpu.cpu_state[2]
.sym 13805 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 13806 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 13807 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 13810 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 13811 soc.cpu.decoder_trigger_SB_LUT4_I1_O[1]
.sym 13812 soc.cpu.decoder_trigger_SB_LUT4_I1_O[3]
.sym 13813 soc.cpu.cpu_state[1]
.sym 13816 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13817 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 13818 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13819 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 13822 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 13823 soc.cpu.cpu_state[2]
.sym 13825 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 13828 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 13829 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 13830 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 13831 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 13834 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 13835 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13836 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13837 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13840 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[1]
.sym 13841 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 13842 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 13843 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13846 soc.cpu.cpu_state[3]
.sym 13847 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13848 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13853 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13854 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 13855 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 13856 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13857 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13859 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 13860 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13865 soc.cpu.cpu_state[1]
.sym 13867 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13870 soc.cpu.cpu_state[2]
.sym 13871 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13874 soc.cpu.reg_next_pc[0]
.sym 13878 soc.cpu.instr_waitirq
.sym 13879 soc.cpu.cpu_state[4]
.sym 13883 soc.cpu.cpu_state[4]
.sym 13885 soc.cpu.cpu_state[6]
.sym 13886 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13887 soc.cpu.cpu_state[2]
.sym 13894 UART_RX_SB_LUT4_I2_O[3]
.sym 13895 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 13896 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 13897 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13898 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 13899 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 13900 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13901 soc.cpu.cpu_state[3]
.sym 13902 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13903 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13904 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 13905 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 13906 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 13907 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 13908 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13909 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 13910 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13912 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13913 $PACKER_GND_NET
.sym 13914 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13915 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 13918 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13920 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 13923 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 13924 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13925 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 13928 $PACKER_GND_NET
.sym 13933 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 13934 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 13935 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 13936 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 13940 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 13941 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 13942 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 13945 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13948 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 13951 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13952 soc.cpu.cpu_state[3]
.sym 13953 UART_RX_SB_LUT4_I2_O[3]
.sym 13957 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 13958 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 13959 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13960 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13963 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13964 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13965 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 13966 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13969 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 13970 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13971 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13972 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13973 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 13976 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13977 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 13978 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13979 soc.cpu.instr_lb
.sym 13980 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13981 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 13982 soc.cpu.instr_lbu_SB_LUT4_I1_O[1]
.sym 13983 soc.cpu.instr_lh
.sym 13988 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 13991 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13995 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13997 soc.cpu.cpu_state[3]
.sym 13998 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13999 soc.cpu.instr_jalr
.sym 14000 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 14001 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14003 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 14004 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 14005 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 14006 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14007 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 14008 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14010 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 14011 UART_RX_SB_LUT4_I2_O[3]
.sym 14018 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14020 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14021 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 14023 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14028 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 14030 soc.cpu.cpu_state[3]
.sym 14031 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 14033 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 14034 soc.cpu.cpu_state[0]
.sym 14038 UART_RX_SB_LUT4_I2_O[3]
.sym 14040 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 14041 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 14042 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 14044 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 14045 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14048 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 14051 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14053 UART_RX_SB_LUT4_I2_O[3]
.sym 14056 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14058 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14062 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 14069 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14070 soc.cpu.cpu_state[0]
.sym 14071 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 14075 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 14076 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 14077 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 14080 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14081 soc.cpu.cpu_state[3]
.sym 14083 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 14086 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 14087 UART_RX_SB_LUT4_I2_O[3]
.sym 14089 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 14092 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14094 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14098 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 14099 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 14100 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14101 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 14102 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 14103 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 14104 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 14105 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 14106 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 14107 $PACKER_GND_NET
.sym 14108 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14113 UART_RX_SB_LUT4_I2_O[3]
.sym 14114 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 14116 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 14119 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 14121 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 14123 soc.cpu.cpu_state[6]
.sym 14125 soc.cpu.cpu_state[3]
.sym 14127 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 14128 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14130 soc.cpu.is_slli_srli_srai
.sym 14131 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 14133 soc.cpu.cpu_state[2]
.sym 14134 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14140 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[1]
.sym 14142 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 14144 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[2]
.sym 14146 soc.cpu.is_slli_srli_srai
.sym 14147 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 14148 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14149 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 14150 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 14152 soc.cpu.cpu_state[6]
.sym 14153 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 14155 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 14157 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 14158 soc.cpu.cpu_state[5]
.sym 14159 soc.cpu.cpu_state[2]
.sym 14160 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 14162 soc.cpu.cpu_state[4]
.sym 14163 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 14166 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[0]
.sym 14167 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 14170 UART_RX_SB_LUT4_I2_O[3]
.sym 14173 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 14175 soc.cpu.is_slli_srli_srai
.sym 14176 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 14179 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14180 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[1]
.sym 14181 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[0]
.sym 14182 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[2]
.sym 14185 soc.cpu.cpu_state[4]
.sym 14186 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 14187 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 14188 soc.cpu.cpu_state[2]
.sym 14191 UART_RX_SB_LUT4_I2_O[3]
.sym 14192 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 14193 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 14194 soc.cpu.cpu_state[5]
.sym 14197 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 14198 soc.cpu.cpu_state[6]
.sym 14200 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 14203 soc.cpu.cpu_state[2]
.sym 14204 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 14205 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14206 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 14217 soc.cpu.cpu_state[2]
.sym 14218 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14222 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.sym 14223 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14224 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 14225 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14226 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 14227 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 14228 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14235 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 14236 soc.cpu.cpu_state[3]
.sym 14237 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 14239 soc.cpu.cpu_state[5]
.sym 14241 soc.cpu.instr_slt
.sym 14243 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14244 soc.cpu.cpu_state[6]
.sym 14245 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 14249 soc.cpu.cpu_state[4]
.sym 14250 soc.cpu.mem_do_rinst
.sym 14251 soc.cpu.cpu_state[6]
.sym 14253 soc.cpu.cpu_state[5]
.sym 14254 soc.cpu.cpu_state[1]
.sym 14255 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14263 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 14266 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 14267 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 14269 UART_RX_SB_LUT4_I2_O[3]
.sym 14271 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14274 soc.cpu.cpu_state[2]
.sym 14275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14277 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14279 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.sym 14280 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14282 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14283 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[2]
.sym 14284 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 14285 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 14288 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14289 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 14290 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 14291 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14292 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14296 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 14297 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 14299 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 14302 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 14303 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 14305 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14308 UART_RX_SB_LUT4_I2_O[3]
.sym 14309 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14310 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 14311 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 14314 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14315 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 14316 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 14321 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 14322 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14326 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 14328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14329 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14332 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14333 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14334 soc.cpu.cpu_state[2]
.sym 14335 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14338 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 14339 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 14340 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 14341 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.sym 14342 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14344 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[2]
.sym 14345 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14348 soc.cpu.is_slli_srli_srai
.sym 14351 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 14358 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14359 soc.cpu.is_alu_reg_imm
.sym 14362 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 14364 soc.cpu.instr_sll
.sym 14365 soc.cpu.cpu_state[0]
.sym 14366 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 14372 soc.cpu.cpu_state[2]
.sym 14375 soc.cpu.cpu_state[4]
.sym 14377 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14379 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14388 soc.cpu.cpu_state[2]
.sym 14389 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 14394 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14395 soc.cpu.cpu_state[5]
.sym 14396 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 14397 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 14400 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14405 soc.cpu.cpu_state[2]
.sym 14407 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 14408 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 14413 soc.cpu.is_slli_srli_srai
.sym 14414 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[3]
.sym 14425 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 14426 soc.cpu.cpu_state[5]
.sym 14427 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 14443 soc.cpu.cpu_state[2]
.sym 14444 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 14445 soc.cpu.is_slli_srli_srai
.sym 14446 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 14456 soc.cpu.cpu_state[2]
.sym 14457 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 14458 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14461 soc.cpu.cpu_state[2]
.sym 14462 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 14463 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[3]
.sym 14464 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14477 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 14488 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14489 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14490 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14491 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 15060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 15062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 15065 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 15066 soc.cpu.count_cycle[0]
.sym 15074 soc.cpu.instr_rdcycleh
.sym 15083 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 15084 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 15103 iomem_addr[16]
.sym 15107 iomem_addr[16]
.sym 15108 flash_clk_SB_LUT4_I1_I2[3]
.sym 15109 soc.memory.rdata_0[7]
.sym 15110 soc.memory.rdata_0[8]
.sym 15111 soc.memory.rdata_1[4]
.sym 15114 soc.memory.rdata_0[15]
.sym 15115 soc.memory.rdata_1[7]
.sym 15117 soc.memory.rdata_1[8]
.sym 15120 soc.memory.rdata_1[15]
.sym 15121 soc.memory.wen[1]
.sym 15123 soc.memory.rdata_0[4]
.sym 15125 soc.memory.rdata_1[12]
.sym 15127 soc.memory.rdata_1[10]
.sym 15128 soc.memory.wen[0]
.sym 15129 soc.memory.rdata_1[11]
.sym 15130 soc.memory.rdata_0[10]
.sym 15131 soc.memory.rdata_0[12]
.sym 15132 soc.memory.rdata_0[11]
.sym 15135 flash_clk_SB_LUT4_I1_I2[3]
.sym 15136 soc.memory.rdata_0[10]
.sym 15137 soc.memory.rdata_1[10]
.sym 15138 iomem_addr[16]
.sym 15141 soc.memory.wen[1]
.sym 15143 soc.memory.wen[0]
.sym 15147 flash_clk_SB_LUT4_I1_I2[3]
.sym 15148 iomem_addr[16]
.sym 15149 soc.memory.rdata_1[4]
.sym 15150 soc.memory.rdata_0[4]
.sym 15153 iomem_addr[16]
.sym 15154 soc.memory.rdata_1[8]
.sym 15155 soc.memory.rdata_0[8]
.sym 15156 flash_clk_SB_LUT4_I1_I2[3]
.sym 15159 flash_clk_SB_LUT4_I1_I2[3]
.sym 15160 soc.memory.rdata_0[7]
.sym 15161 soc.memory.rdata_1[7]
.sym 15162 iomem_addr[16]
.sym 15165 soc.memory.rdata_0[11]
.sym 15166 flash_clk_SB_LUT4_I1_I2[3]
.sym 15167 iomem_addr[16]
.sym 15168 soc.memory.rdata_1[11]
.sym 15171 soc.memory.rdata_0[12]
.sym 15172 iomem_addr[16]
.sym 15173 flash_clk_SB_LUT4_I1_I2[3]
.sym 15174 soc.memory.rdata_1[12]
.sym 15177 iomem_addr[16]
.sym 15178 flash_clk_SB_LUT4_I1_I2[3]
.sym 15179 soc.memory.rdata_0[15]
.sym 15180 soc.memory.rdata_1[15]
.sym 15200 soc.memory.rdata_0[2]
.sym 15201 iomem_addr[16]
.sym 15207 iomem_addr[16]
.sym 15211 soc.memory.rdata_0[6]
.sym 15213 soc.memory.rdata_1[4]
.sym 15217 soc.memory.rdata_1[5]
.sym 15222 soc.memory.wen[0]
.sym 15226 soc.memory.rdata_0[12]
.sym 15229 soc.memory.rdata_1[3]
.sym 15233 soc.cpu.count_cycle[0]
.sym 15242 $PACKER_VCC_NET
.sym 15243 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 15244 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15245 soc.memory.rdata_1[12]
.sym 15248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15250 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 15252 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 15272 soc.cpu.count_instr[0]
.sym 15277 soc.memory.rdata_1[1]
.sym 15285 iomem_addr[16]
.sym 15286 soc.memory.rdata_1[3]
.sym 15289 soc.memory.rdata_0[3]
.sym 15291 soc.memory.rdata_0[1]
.sym 15296 flash_clk_SB_LUT4_I1_I2[3]
.sym 15316 soc.memory.rdata_1[3]
.sym 15317 iomem_addr[16]
.sym 15318 soc.memory.rdata_0[3]
.sym 15319 flash_clk_SB_LUT4_I1_I2[3]
.sym 15328 soc.memory.rdata_1[1]
.sym 15329 flash_clk_SB_LUT4_I1_I2[3]
.sym 15330 soc.memory.rdata_0[1]
.sym 15331 iomem_addr[16]
.sym 15342 soc.cpu.count_instr[0]
.sym 15344 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_$glb_ce
.sym 15345 clk$SB_IO_IN_$glb_clk
.sym 15346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 15348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15351 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 15352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 15353 $PACKER_VCC_NET
.sym 15358 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 15361 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 15362 iomem_wdata[10]
.sym 15367 iomem_addr[2]
.sym 15371 soc.cpu.timer[14]
.sym 15372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15376 soc.cpu.count_instr[3]
.sym 15377 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15381 iomem_wdata[8]
.sym 15382 flash_clk_SB_LUT4_I1_I2[3]
.sym 15388 soc.cpu.instr_rdinstr
.sym 15390 soc.cpu.count_instr[7]
.sym 15391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15392 soc.cpu.count_instr[3]
.sym 15394 soc.cpu.count_instr[5]
.sym 15395 soc.cpu.count_instr[0]
.sym 15396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15398 soc.cpu.instr_rdinstr
.sym 15399 soc.cpu.count_cycle[5]
.sym 15401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15402 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15412 soc.cpu.count_cycle[8]
.sym 15413 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15414 soc.cpu.count_instr[6]
.sym 15416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15417 soc.cpu.count_cycle[13]
.sym 15418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15421 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15422 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15423 soc.cpu.count_cycle[13]
.sym 15424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15427 soc.cpu.count_instr[6]
.sym 15429 soc.cpu.instr_rdinstr
.sym 15430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15433 soc.cpu.count_cycle[5]
.sym 15434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15435 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15436 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15440 soc.cpu.instr_rdinstr
.sym 15441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15442 soc.cpu.count_instr[7]
.sym 15445 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15446 soc.cpu.instr_rdinstr
.sym 15447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15448 soc.cpu.count_instr[0]
.sym 15451 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15453 soc.cpu.count_cycle[8]
.sym 15454 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15457 soc.cpu.count_instr[3]
.sym 15459 soc.cpu.instr_rdinstr
.sym 15460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15463 soc.cpu.instr_rdinstr
.sym 15464 soc.cpu.count_instr[5]
.sym 15465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[0]
.sym 15471 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 15473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 15474 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 15477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 15482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 15483 $PACKER_VCC_NET
.sym 15484 soc.cpu.instr_rdinstr
.sym 15485 soc.memory.wen[1]
.sym 15488 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 15489 soc.cpu.count_cycle[6]
.sym 15491 soc.cpu.count_cycle[7]
.sym 15492 soc.cpu.instr_rdinstr
.sym 15494 soc.cpu.cpuregs_rs1[2]
.sym 15495 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15498 soc.cpu.count_cycle[12]
.sym 15499 soc.cpu.cpu_state[2]
.sym 15500 soc.cpu.cpu_state[2]
.sym 15501 soc.cpu.count_cycle[15]
.sym 15502 iomem_wdata[13]
.sym 15503 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 15504 soc.cpu.count_instr[11]
.sym 15505 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15511 soc.cpu.count_cycle[2]
.sym 15514 soc.cpu.instr_rdinstrh
.sym 15515 soc.cpu.count_instr[8]
.sym 15517 soc.cpu.count_instr[13]
.sym 15518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15519 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15521 soc.cpu.instr_rdinstrh
.sym 15522 soc.cpu.count_instr[2]
.sym 15523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15524 soc.cpu.count_instr[45]
.sym 15525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15526 soc.cpu.count_instr[35]
.sym 15527 soc.cpu.count_instr[40]
.sym 15528 soc.cpu.count_cycle[40]
.sym 15529 soc.cpu.count_cycle[34]
.sym 15530 soc.cpu.count_cycle[45]
.sym 15531 soc.cpu.instr_rdcycleh
.sym 15533 soc.cpu.count_instr[34]
.sym 15534 soc.cpu.instr_rdinstr
.sym 15536 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15538 soc.cpu.count_cycle[35]
.sym 15539 soc.cpu.instr_rdcycleh
.sym 15541 soc.cpu.instr_rdinstr
.sym 15542 soc.cpu.instr_rdinstr
.sym 15544 soc.cpu.count_instr[45]
.sym 15545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15547 soc.cpu.instr_rdinstrh
.sym 15550 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15551 soc.cpu.count_cycle[2]
.sym 15552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15553 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15558 soc.cpu.count_instr[34]
.sym 15559 soc.cpu.instr_rdinstrh
.sym 15562 soc.cpu.instr_rdinstrh
.sym 15563 soc.cpu.count_cycle[35]
.sym 15564 soc.cpu.instr_rdcycleh
.sym 15565 soc.cpu.count_instr[35]
.sym 15568 soc.cpu.count_instr[8]
.sym 15569 soc.cpu.count_cycle[40]
.sym 15570 soc.cpu.instr_rdcycleh
.sym 15571 soc.cpu.instr_rdinstr
.sym 15574 soc.cpu.instr_rdinstrh
.sym 15576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15577 soc.cpu.count_instr[40]
.sym 15580 soc.cpu.count_instr[13]
.sym 15581 soc.cpu.count_cycle[45]
.sym 15582 soc.cpu.instr_rdinstr
.sym 15583 soc.cpu.instr_rdcycleh
.sym 15586 soc.cpu.instr_rdinstr
.sym 15587 soc.cpu.count_instr[2]
.sym 15588 soc.cpu.instr_rdcycleh
.sym 15589 soc.cpu.count_cycle[34]
.sym 15593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 15599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2[1]
.sym 15600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[1]
.sym 15602 soc.cpu.cpu_state[2]
.sym 15603 soc.cpu.cpu_state[2]
.sym 15607 soc.memory.rdata_1[9]
.sym 15608 soc.cpu.instr_rdinstrh
.sym 15609 soc.cpu.instr_rdinstrh
.sym 15610 soc.cpu.cpuregs_rs1[4]
.sym 15611 soc.cpu.count_cycle[4]
.sym 15612 soc.cpu.count_cycle[14]
.sym 15615 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15617 soc.cpu.instr_maskirq
.sym 15619 soc.cpu.cpuregs_rs1[6]
.sym 15620 soc.cpu.irq_mask[14]
.sym 15621 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15623 soc.cpu.instr_timer
.sym 15624 soc.cpu.instr_maskirq
.sym 15626 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15627 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 15628 soc.cpu.cpuregs_rs1[13]
.sym 15634 soc.cpu.count_cycle[32]
.sym 15635 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15636 soc.cpu.count_instr[1]
.sym 15638 soc.cpu.count_cycle[36]
.sym 15639 soc.cpu.count_instr[4]
.sym 15640 soc.cpu.count_cycle[38]
.sym 15643 soc.cpu.count_cycle[33]
.sym 15647 soc.cpu.count_cycle[37]
.sym 15649 soc.cpu.count_cycle[39]
.sym 15650 soc.cpu.count_instr[32]
.sym 15651 soc.cpu.instr_rdcycleh
.sym 15652 soc.cpu.count_instr[37]
.sym 15653 soc.cpu.instr_rdinstr
.sym 15654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15656 soc.cpu.count_instr[39]
.sym 15657 soc.cpu.instr_rdinstrh
.sym 15658 soc.cpu.count_instr[36]
.sym 15659 soc.cpu.instr_rdcycleh
.sym 15660 soc.cpu.count_instr[33]
.sym 15661 soc.cpu.instr_rdinstr
.sym 15662 soc.cpu.count_instr[38]
.sym 15664 soc.cpu.instr_rdcycleh
.sym 15665 soc.cpu.instr_rdinstrh
.sym 15667 soc.cpu.count_cycle[32]
.sym 15668 soc.cpu.instr_rdcycleh
.sym 15669 soc.cpu.count_instr[32]
.sym 15670 soc.cpu.instr_rdinstrh
.sym 15673 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15674 soc.cpu.instr_rdinstrh
.sym 15675 soc.cpu.count_instr[36]
.sym 15676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15679 soc.cpu.count_instr[37]
.sym 15680 soc.cpu.instr_rdinstrh
.sym 15681 soc.cpu.count_cycle[37]
.sym 15682 soc.cpu.instr_rdcycleh
.sym 15685 soc.cpu.instr_rdinstrh
.sym 15686 soc.cpu.count_cycle[39]
.sym 15687 soc.cpu.instr_rdcycleh
.sym 15688 soc.cpu.count_instr[39]
.sym 15691 soc.cpu.count_cycle[36]
.sym 15692 soc.cpu.count_instr[4]
.sym 15693 soc.cpu.instr_rdcycleh
.sym 15694 soc.cpu.instr_rdinstr
.sym 15697 soc.cpu.count_instr[33]
.sym 15698 soc.cpu.instr_rdinstr
.sym 15699 soc.cpu.instr_rdinstrh
.sym 15700 soc.cpu.count_instr[1]
.sym 15704 soc.cpu.instr_rdcycleh
.sym 15705 soc.cpu.count_cycle[33]
.sym 15706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15709 soc.cpu.count_instr[38]
.sym 15710 soc.cpu.instr_rdcycleh
.sym 15711 soc.cpu.instr_rdinstrh
.sym 15712 soc.cpu.count_cycle[38]
.sym 15716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 15719 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 15722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 15729 iomem_addr[16]
.sym 15730 soc.cpu.cpuregs_rs1[6]
.sym 15731 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 15732 soc.cpu.irq_mask[3]
.sym 15736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 15738 soc.cpu.count_cycle[11]
.sym 15740 soc.cpu.timer[0]
.sym 15741 soc.cpu.timer[2]
.sym 15742 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 15743 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 15745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15746 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15747 soc.cpu.instr_rdinstrh
.sym 15748 $PACKER_VCC_NET
.sym 15751 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 15757 soc.cpu.count_instr[46]
.sym 15758 soc.cpu.count_cycle[41]
.sym 15759 soc.cpu.count_instr[9]
.sym 15760 soc.cpu.instr_rdcycleh
.sym 15761 soc.cpu.count_cycle[44]
.sym 15762 soc.cpu.count_instr[12]
.sym 15763 soc.cpu.instr_rdinstr
.sym 15766 soc.cpu.count_instr[14]
.sym 15767 soc.cpu.count_cycle[42]
.sym 15768 soc.cpu.count_cycle[43]
.sym 15770 soc.cpu.count_cycle[12]
.sym 15771 soc.cpu.count_cycle[46]
.sym 15775 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15776 soc.cpu.count_instr[11]
.sym 15777 soc.cpu.count_instr[42]
.sym 15779 soc.cpu.count_instr[43]
.sym 15780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15783 soc.cpu.instr_rdinstrh
.sym 15784 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15785 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15786 soc.cpu.instr_rdcycleh
.sym 15787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15790 soc.cpu.count_instr[46]
.sym 15791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15792 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15793 soc.cpu.instr_rdinstrh
.sym 15796 soc.cpu.instr_rdinstrh
.sym 15798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15799 soc.cpu.count_instr[43]
.sym 15802 soc.cpu.instr_rdcycleh
.sym 15803 soc.cpu.instr_rdinstrh
.sym 15804 soc.cpu.count_instr[42]
.sym 15805 soc.cpu.count_cycle[42]
.sym 15809 soc.cpu.count_cycle[12]
.sym 15810 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15811 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15814 soc.cpu.instr_rdinstr
.sym 15815 soc.cpu.count_instr[11]
.sym 15816 soc.cpu.count_cycle[43]
.sym 15817 soc.cpu.instr_rdcycleh
.sym 15820 soc.cpu.count_cycle[41]
.sym 15821 soc.cpu.count_instr[9]
.sym 15822 soc.cpu.instr_rdcycleh
.sym 15823 soc.cpu.instr_rdinstr
.sym 15826 soc.cpu.instr_rdinstr
.sym 15827 soc.cpu.count_cycle[46]
.sym 15828 soc.cpu.count_instr[14]
.sym 15829 soc.cpu.instr_rdcycleh
.sym 15832 soc.cpu.count_instr[12]
.sym 15833 soc.cpu.count_cycle[44]
.sym 15834 soc.cpu.instr_rdcycleh
.sym 15835 soc.cpu.instr_rdinstr
.sym 15839 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15840 soc.cpu.timer[5]
.sym 15841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 15843 soc.cpu.timer[7]
.sym 15844 soc.cpu.timer[4]
.sym 15845 soc.cpu.timer[0]
.sym 15846 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15850 soc.cpu.timer[28]
.sym 15855 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15856 soc.cpu.count_instr[44]
.sym 15857 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 15859 soc.cpu.cpu_state[3]
.sym 15863 soc.cpu.timer[14]
.sym 15864 soc.cpu.cpuregs_rs1[9]
.sym 15865 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 15866 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 15867 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 15869 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 15870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15872 UART_RX_SB_LUT4_I2_O[3]
.sym 15873 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15874 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15880 soc.cpu.count_instr[10]
.sym 15881 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15883 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 15886 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15887 $PACKER_VCC_NET
.sym 15888 soc.cpu.count_cycle[10]
.sym 15889 soc.cpu.instr_maskirq
.sym 15890 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 15892 soc.cpu.cpuregs_rs1[3]
.sym 15893 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15895 soc.cpu.instr_rdinstr
.sym 15896 UART_RX_SB_LUT4_I2_O[3]
.sym 15898 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15902 soc.cpu.timer[0]
.sym 15903 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 15904 soc.cpu.cpuregs_rs1[2]
.sym 15906 soc.cpu.cpuregs_rs1[1]
.sym 15907 soc.cpu.timer[1]
.sym 15908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15910 soc.cpu.cpu_state[2]
.sym 15911 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 15913 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15914 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 15915 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 15916 soc.cpu.cpuregs_rs1[3]
.sym 15919 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15920 soc.cpu.count_instr[10]
.sym 15921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15922 soc.cpu.instr_rdinstr
.sym 15925 soc.cpu.timer[0]
.sym 15926 $PACKER_VCC_NET
.sym 15927 soc.cpu.timer[1]
.sym 15931 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 15932 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15933 soc.cpu.cpuregs_rs1[1]
.sym 15934 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15937 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15938 soc.cpu.count_cycle[10]
.sym 15939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15943 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 15944 soc.cpu.timer[0]
.sym 15945 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 15946 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15949 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 15950 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 15951 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15952 soc.cpu.cpuregs_rs1[2]
.sym 15955 soc.cpu.cpu_state[2]
.sym 15956 UART_RX_SB_LUT4_I2_O[3]
.sym 15958 soc.cpu.instr_maskirq
.sym 15960 clk$SB_IO_IN_$glb_clk
.sym 15961 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 15962 soc.cpu.timer[9]
.sym 15963 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15965 soc.cpu.timer[11]
.sym 15966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15967 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15968 soc.cpu.timer[14]
.sym 15969 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 15971 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 15972 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 15974 soc.cpu.cpu_state[4]
.sym 15976 soc.cpu.irq_mask[2]
.sym 15980 soc.cpu.cpuregs_rs1[0]
.sym 15981 soc.cpu.cpu_state[4]
.sym 15983 soc.cpu.instr_rdinstr
.sym 15986 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15987 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15988 soc.cpu.cpuregs_rs1[14]
.sym 15989 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 15990 soc.cpu.cpuregs_rs1[2]
.sym 15991 soc.cpu.cpu_state[2]
.sym 15992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 15993 soc.cpu.count_cycle[15]
.sym 15995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15996 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15997 soc.cpu.cpuregs_rs1[14]
.sym 16003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16007 soc.cpu.timer[7]
.sym 16009 soc.cpu.timer[2]
.sym 16012 soc.cpu.timer[5]
.sym 16014 soc.cpu.timer[1]
.sym 16016 soc.cpu.timer[4]
.sym 16017 soc.cpu.timer[0]
.sym 16020 $PACKER_VCC_NET
.sym 16021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16035 $nextpnr_ICESTORM_LC_42$O
.sym 16037 soc.cpu.timer[0]
.sym 16041 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 16043 soc.cpu.timer[1]
.sym 16044 $PACKER_VCC_NET
.sym 16047 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 16049 $PACKER_VCC_NET
.sym 16050 soc.cpu.timer[2]
.sym 16051 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 16053 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 16055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16056 $PACKER_VCC_NET
.sym 16057 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 16059 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 16061 $PACKER_VCC_NET
.sym 16062 soc.cpu.timer[4]
.sym 16063 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 16065 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 16067 soc.cpu.timer[5]
.sym 16068 $PACKER_VCC_NET
.sym 16069 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 16071 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 16073 $PACKER_VCC_NET
.sym 16074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16075 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 16077 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 16079 soc.cpu.timer[7]
.sym 16080 $PACKER_VCC_NET
.sym 16081 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 16085 soc.cpu.timer[15]
.sym 16086 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 16087 soc.cpu.timer[8]
.sym 16088 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 16089 soc.cpu.timer[10]
.sym 16090 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 16091 soc.cpu.timer[12]
.sym 16092 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16095 soc.cpu.instr_rdcycleh
.sym 16097 soc.cpu.irq_pending[7]
.sym 16104 soc.cpu.cpu_state[4]
.sym 16109 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16110 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16111 soc.cpu.cpuregs_rs1[12]
.sym 16112 soc.cpu.cpuregs_rs1[13]
.sym 16114 soc.cpu.instr_timer
.sym 16115 soc.cpu.cpuregs_rs1[6]
.sym 16116 soc.cpu.irq_mask[14]
.sym 16117 soc.cpu.cpuregs_rs1[12]
.sym 16118 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 16119 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16120 soc.cpu.instr_maskirq
.sym 16121 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 16134 soc.cpu.timer[9]
.sym 16137 soc.cpu.timer[11]
.sym 16138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16140 soc.cpu.timer[14]
.sym 16143 $PACKER_VCC_NET
.sym 16144 $PACKER_VCC_NET
.sym 16148 $PACKER_VCC_NET
.sym 16150 soc.cpu.timer[15]
.sym 16151 $PACKER_VCC_NET
.sym 16152 soc.cpu.timer[8]
.sym 16154 soc.cpu.timer[10]
.sym 16156 soc.cpu.timer[12]
.sym 16158 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 16160 soc.cpu.timer[8]
.sym 16161 $PACKER_VCC_NET
.sym 16162 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 16164 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 16166 $PACKER_VCC_NET
.sym 16167 soc.cpu.timer[9]
.sym 16168 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 16170 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 16172 soc.cpu.timer[10]
.sym 16173 $PACKER_VCC_NET
.sym 16174 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 16176 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 16178 soc.cpu.timer[11]
.sym 16179 $PACKER_VCC_NET
.sym 16180 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 16182 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 16184 soc.cpu.timer[12]
.sym 16185 $PACKER_VCC_NET
.sym 16186 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 16188 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 16190 $PACKER_VCC_NET
.sym 16191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16192 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 16194 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 16196 soc.cpu.timer[14]
.sym 16197 $PACKER_VCC_NET
.sym 16198 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 16200 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 16202 $PACKER_VCC_NET
.sym 16203 soc.cpu.timer[15]
.sym 16204 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 16208 soc.cpu.irq_pending[0]
.sym 16209 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 16211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 16212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 16213 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 16214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 16215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 16220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16225 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 16231 soc.cpu.cpuregs_rs1[15]
.sym 16232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16234 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16237 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16238 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 16239 soc.cpu.instr_rdinstrh
.sym 16240 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 16241 soc.cpu.cpu_state[3]
.sym 16242 soc.cpu.timer[16]
.sym 16243 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16244 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 16250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16253 $PACKER_VCC_NET
.sym 16256 $PACKER_VCC_NET
.sym 16259 soc.cpu.timer[19]
.sym 16261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16262 soc.cpu.timer[23]
.sym 16264 $PACKER_VCC_NET
.sym 16265 soc.cpu.timer[21]
.sym 16268 soc.cpu.timer[16]
.sym 16273 soc.cpu.timer[18]
.sym 16276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16281 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 16283 soc.cpu.timer[16]
.sym 16284 $PACKER_VCC_NET
.sym 16285 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 16287 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 16289 $PACKER_VCC_NET
.sym 16290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16291 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 16293 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 16295 soc.cpu.timer[18]
.sym 16296 $PACKER_VCC_NET
.sym 16297 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 16299 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 16301 $PACKER_VCC_NET
.sym 16302 soc.cpu.timer[19]
.sym 16303 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 16305 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 16307 $PACKER_VCC_NET
.sym 16308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16309 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 16311 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 16313 soc.cpu.timer[21]
.sym 16314 $PACKER_VCC_NET
.sym 16315 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 16317 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 16319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16320 $PACKER_VCC_NET
.sym 16321 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 16323 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 16325 soc.cpu.timer[23]
.sym 16326 $PACKER_VCC_NET
.sym 16327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 16331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 16332 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 16333 soc.cpu.irq_mask[15]
.sym 16334 soc.cpu.irq_mask[14]
.sym 16335 soc.cpu.irq_mask[13]
.sym 16336 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 16337 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 16338 soc.cpu.irq_mask[12]
.sym 16343 soc.cpu.cpuregs_rs1[15]
.sym 16344 soc.cpu.cpuregs_rs1[9]
.sym 16345 soc.cpu.cpu_state[3]
.sym 16346 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16351 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16352 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16355 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16356 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 16357 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 16358 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 16359 UART_RX_SB_LUT4_I2_O[3]
.sym 16360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 16361 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16363 soc.cpu.cpuregs_rs1[9]
.sym 16364 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 16366 soc.cpu.timer[30]
.sym 16367 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 16373 soc.cpu.timer[31]
.sym 16378 soc.cpu.timer[29]
.sym 16379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16381 $PACKER_VCC_NET
.sym 16382 $PACKER_VCC_NET
.sym 16386 soc.cpu.timer[28]
.sym 16389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16390 soc.cpu.timer[30]
.sym 16398 soc.cpu.timer[24]
.sym 16402 soc.cpu.timer[27]
.sym 16404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 16406 soc.cpu.timer[24]
.sym 16407 $PACKER_VCC_NET
.sym 16408 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 16410 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 16412 $PACKER_VCC_NET
.sym 16413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16414 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 16416 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 16418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16419 $PACKER_VCC_NET
.sym 16420 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 16422 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 16424 $PACKER_VCC_NET
.sym 16425 soc.cpu.timer[27]
.sym 16426 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 16428 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 16430 soc.cpu.timer[28]
.sym 16431 $PACKER_VCC_NET
.sym 16432 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 16434 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 16436 soc.cpu.timer[29]
.sym 16437 $PACKER_VCC_NET
.sym 16438 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 16440 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 16442 $PACKER_VCC_NET
.sym 16443 soc.cpu.timer[30]
.sym 16444 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 16448 $PACKER_VCC_NET
.sym 16449 soc.cpu.timer[31]
.sym 16450 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 16454 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 16455 soc.cpu.irq_pending[12]
.sym 16456 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 16457 soc.cpu.irq_pending[15]
.sym 16458 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 16460 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16461 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 16470 soc.cpu.cpuregs_rs1[12]
.sym 16473 soc.cpu.cpuregs_rs1[15]
.sym 16474 soc.cpu.timer[29]
.sym 16477 soc.cpu.cpu_state[4]
.sym 16478 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16479 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16480 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16481 soc.cpu.cpuregs_rs1[2]
.sym 16482 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16484 soc.cpu.cpuregs_rs1[14]
.sym 16485 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 16486 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 16487 soc.cpu.cpu_state[2]
.sym 16488 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16489 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 16495 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16496 soc.cpu.cpuregs_rs1[18]
.sym 16497 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 16498 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 16499 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 16500 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16501 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 16502 soc.cpu.cpuregs_rs1[16]
.sym 16503 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 16504 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 16505 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 16506 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16507 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 16509 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 16510 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 16511 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 16512 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 16513 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16515 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16519 soc.cpu.cpuregs_rs1[31]
.sym 16520 soc.cpu.cpuregs_rs1[17]
.sym 16521 soc.cpu.cpuregs_rs1[28]
.sym 16525 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16528 soc.cpu.cpuregs_rs1[17]
.sym 16529 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16530 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16531 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 16534 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16535 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16536 soc.cpu.cpuregs_rs1[31]
.sym 16537 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 16540 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 16541 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 16542 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 16543 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 16546 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 16547 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 16548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 16549 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 16552 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16553 soc.cpu.cpuregs_rs1[18]
.sym 16554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 16555 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16558 soc.cpu.cpuregs_rs1[16]
.sym 16559 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 16561 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16564 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16565 soc.cpu.cpuregs_rs1[28]
.sym 16566 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 16567 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16570 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 16571 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 16573 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16575 clk$SB_IO_IN_$glb_clk
.sym 16576 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 16577 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 16578 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 16579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 16580 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 16581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16582 soc.cpu.timer[30]
.sym 16583 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16586 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 16589 soc.cpu.irq_pending[1]
.sym 16590 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 16593 soc.cpu.cpu_state[4]
.sym 16594 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 16595 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 16596 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16598 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16599 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16601 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 16602 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 16603 soc.cpu.cpuregs_rs1[20]
.sym 16604 soc.cpu.irq_mask[17]
.sym 16605 soc.cpu.cpuregs_rs1[22]
.sym 16606 soc.cpu.instr_maskirq
.sym 16607 soc.cpu.cpuregs_rs1[28]
.sym 16608 soc.cpu.cpuregs_rs1[13]
.sym 16609 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16610 soc.cpu.instr_timer
.sym 16611 soc.cpu.cpuregs_rs1[24]
.sym 16612 soc.cpu.instr_retirq
.sym 16619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 16620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 16621 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16622 soc.cpu.instr_maskirq
.sym 16623 soc.cpu.irq_mask[18]
.sym 16624 soc.cpu.cpu_state[2]
.sym 16625 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16627 soc.cpu.timer[31]
.sym 16628 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16629 soc.cpu.cpuregs_rs1[20]
.sym 16630 soc.cpu.timer[18]
.sym 16631 soc.cpu.timer[16]
.sym 16632 soc.cpu.timer[28]
.sym 16634 soc.cpu.instr_timer
.sym 16635 soc.cpu.timer[29]
.sym 16636 soc.cpu.instr_retirq
.sym 16637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16639 soc.cpu.irq_mask[31]
.sym 16640 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16643 soc.cpu.timer[19]
.sym 16646 soc.cpu.cpuregs_rs1[18]
.sym 16647 soc.cpu.timer[30]
.sym 16648 soc.cpu.instr_timer
.sym 16649 soc.cpu.cpuregs_rs1[21]
.sym 16651 soc.cpu.timer[31]
.sym 16652 soc.cpu.timer[28]
.sym 16653 soc.cpu.timer[30]
.sym 16654 soc.cpu.timer[29]
.sym 16657 soc.cpu.irq_mask[18]
.sym 16658 soc.cpu.instr_maskirq
.sym 16659 soc.cpu.timer[18]
.sym 16660 soc.cpu.instr_timer
.sym 16663 soc.cpu.timer[31]
.sym 16664 soc.cpu.instr_timer
.sym 16665 soc.cpu.instr_maskirq
.sym 16666 soc.cpu.irq_mask[31]
.sym 16669 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16670 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16671 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16672 soc.cpu.cpuregs_rs1[20]
.sym 16675 soc.cpu.instr_retirq
.sym 16676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 16677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 16678 soc.cpu.cpuregs_rs1[18]
.sym 16681 soc.cpu.timer[18]
.sym 16682 soc.cpu.timer[16]
.sym 16683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16684 soc.cpu.timer[19]
.sym 16687 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16688 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16689 soc.cpu.cpuregs_rs1[21]
.sym 16690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16694 soc.cpu.cpu_state[2]
.sym 16695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16696 soc.cpu.instr_timer
.sym 16698 clk$SB_IO_IN_$glb_clk
.sym 16699 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 16700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 16701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 16702 soc.cpu.irq_pending[24]
.sym 16703 soc.cpu.irq_pending[27]
.sym 16704 soc.cpu.irq_pending[17]
.sym 16705 soc.cpu.irq_pending[18]
.sym 16706 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 16707 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 16709 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16710 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16713 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16715 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16716 UART_RX_SB_LUT4_I2_O[3]
.sym 16717 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 16718 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 16719 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 16720 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 16721 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 16722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 16724 soc.cpu.cpu_state[3]
.sym 16725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16726 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 16727 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16728 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16729 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 16730 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 16732 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16733 soc.cpu.cpu_state[3]
.sym 16734 soc.cpu.cpuregs_rs1[30]
.sym 16735 soc.cpu.instr_rdinstrh
.sym 16743 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16745 soc.cpu.cpuregs_rs1[17]
.sym 16746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16749 soc.cpu.irq_mask[21]
.sym 16751 soc.cpu.cpuregs_rs1[21]
.sym 16755 soc.cpu.timer[21]
.sym 16758 soc.cpu.cpuregs_rs1[18]
.sym 16763 soc.cpu.instr_retirq
.sym 16765 soc.cpu.cpuregs_rs1[22]
.sym 16766 soc.cpu.instr_maskirq
.sym 16767 soc.cpu.cpuregs_rs1[27]
.sym 16770 soc.cpu.instr_timer
.sym 16771 soc.cpu.cpuregs_rs1[24]
.sym 16775 soc.cpu.cpuregs_rs1[21]
.sym 16780 soc.cpu.timer[21]
.sym 16781 soc.cpu.instr_timer
.sym 16782 soc.cpu.irq_mask[21]
.sym 16783 soc.cpu.instr_maskirq
.sym 16787 soc.cpu.cpuregs_rs1[22]
.sym 16792 soc.cpu.cpuregs_rs1[21]
.sym 16793 soc.cpu.instr_retirq
.sym 16794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16795 soc.cpu.instr_timer
.sym 16801 soc.cpu.cpuregs_rs1[24]
.sym 16804 soc.cpu.cpuregs_rs1[18]
.sym 16813 soc.cpu.cpuregs_rs1[27]
.sym 16819 soc.cpu.cpuregs_rs1[17]
.sym 16820 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16821 clk$SB_IO_IN_$glb_clk
.sym 16822 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 16823 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 16825 soc.cpu.irq_mask[30]
.sym 16826 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 16827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16828 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 16829 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 16830 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 16835 soc.cpu.irq_mask[21]
.sym 16836 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 16837 soc.cpu.cpuregs_rs1[17]
.sym 16838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 16839 soc.cpu.is_slli_srli_srai
.sym 16840 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16841 soc.cpu.cpuregs_rs1[17]
.sym 16842 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 16844 soc.cpu.cpu_state[3]
.sym 16846 soc.cpu.irq_pending[24]
.sym 16847 soc.cpu.irq_pending[24]
.sym 16848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 16849 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16850 soc.cpu.irq_mask[31]
.sym 16851 soc.cpu.irq_pending[17]
.sym 16852 soc.cpu.is_slli_srli_srai
.sym 16853 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 16854 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 16855 UART_RX_SB_LUT4_I2_O[3]
.sym 16856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16857 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 16858 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 16866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 16868 soc.cpu.cpu_state[4]
.sym 16870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 16873 soc.cpu.cpuregs_rs1[19]
.sym 16874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 16875 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16876 soc.cpu.instr_maskirq
.sym 16877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 16878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16880 soc.cpu.instr_timer
.sym 16881 soc.cpu.irq_mask[20]
.sym 16885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16886 soc.cpu.cpu_state[2]
.sym 16887 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16888 soc.cpu.cpuregs_rs1[20]
.sym 16889 soc.cpu.timer[19]
.sym 16891 soc.cpu.instr_retirq
.sym 16892 soc.cpu.irq_mask[19]
.sym 16894 soc.cpu.cpu_state[2]
.sym 16895 soc.cpu.irq_pending[19]
.sym 16897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16899 soc.cpu.instr_timer
.sym 16900 soc.cpu.cpu_state[2]
.sym 16903 soc.cpu.cpuregs_rs1[20]
.sym 16909 soc.cpu.instr_retirq
.sym 16910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 16911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 16912 soc.cpu.cpuregs_rs1[20]
.sym 16915 soc.cpu.instr_maskirq
.sym 16916 soc.cpu.timer[19]
.sym 16917 soc.cpu.irq_mask[19]
.sym 16918 soc.cpu.instr_timer
.sym 16923 soc.cpu.cpuregs_rs1[19]
.sym 16927 soc.cpu.instr_maskirq
.sym 16929 soc.cpu.irq_mask[20]
.sym 16933 soc.cpu.irq_pending[19]
.sym 16934 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16935 soc.cpu.cpu_state[4]
.sym 16936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 16940 soc.cpu.cpu_state[2]
.sym 16941 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 16942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 16943 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16945 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 16946 soc.cpu.irq_pending[23]
.sym 16947 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16948 soc.cpu.irq_pending[25]
.sym 16949 soc.cpu.irq_pending[30]
.sym 16950 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 16951 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 16952 soc.cpu.irq_pending[29]
.sym 16953 soc.cpu.irq_pending[19]
.sym 16954 soc.cpu.irq_mask[19]
.sym 16957 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 16958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 16959 soc.cpu.cpu_state[4]
.sym 16960 soc.cpu.cpuregs_rs1[26]
.sym 16962 soc.cpu.cpuregs_rs1[21]
.sym 16963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 16964 soc.cpu.cpuregs_rs1[26]
.sym 16968 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 16970 soc.cpu.irq_pending[26]
.sym 16971 soc.cpu.cpu_state[2]
.sym 16972 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 16973 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16974 soc.cpu.cpu_state[2]
.sym 16975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 16977 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16978 soc.cpu.cpuregs_rs1[25]
.sym 16980 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16981 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 16987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 16990 soc.cpu.irq_mask[23]
.sym 16991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 16992 soc.cpu.irq_mask[28]
.sym 16993 soc.cpu.cpuregs_rs1[29]
.sym 16995 soc.cpu.cpuregs_rs1[23]
.sym 16996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]
.sym 16997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]
.sym 16998 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 17001 soc.cpu.instr_retirq
.sym 17003 soc.cpu.irq_pending[28]
.sym 17006 soc.cpu.cpu_state[2]
.sym 17007 soc.cpu.timer[28]
.sym 17008 soc.cpu.instr_timer
.sym 17012 soc.cpu.instr_maskirq
.sym 17014 soc.cpu.cpuregs_rs1[31]
.sym 17017 soc.cpu.cpuregs_rs1[28]
.sym 17018 soc.cpu.timer[23]
.sym 17020 soc.cpu.timer[28]
.sym 17021 soc.cpu.instr_timer
.sym 17022 soc.cpu.instr_maskirq
.sym 17023 soc.cpu.irq_mask[28]
.sym 17026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 17029 soc.cpu.irq_pending[28]
.sym 17033 soc.cpu.instr_retirq
.sym 17034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 17035 soc.cpu.cpuregs_rs1[28]
.sym 17038 soc.cpu.cpuregs_rs1[23]
.sym 17044 soc.cpu.instr_maskirq
.sym 17045 soc.cpu.instr_timer
.sym 17046 soc.cpu.timer[23]
.sym 17047 soc.cpu.irq_mask[23]
.sym 17053 soc.cpu.cpuregs_rs1[29]
.sym 17056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 17057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]
.sym 17058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]
.sym 17059 soc.cpu.cpu_state[2]
.sym 17065 soc.cpu.cpuregs_rs1[31]
.sym 17066 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17068 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17069 soc.cpu.irq_pending[28]
.sym 17070 soc.cpu.irq_pending[16]
.sym 17071 soc.cpu.irq_pending[31]
.sym 17072 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17073 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 17074 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17075 soc.cpu.irq_pending[26]
.sym 17076 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 17077 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 17079 soc.cpu.cpu_state[2]
.sym 17081 soc.cpu.cpuregs_rs1[23]
.sym 17082 soc.cpu.cpuregs_rs1[27]
.sym 17083 soc.cpu.cpu_state[4]
.sym 17084 soc.cpu.cpuregs_rs1[19]
.sym 17085 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17086 soc.cpu.cpu_state[2]
.sym 17087 soc.cpu.cpu_state[2]
.sym 17088 soc.cpu.cpuregs_rs1[19]
.sym 17089 soc.cpu.cpuregs_rs1[29]
.sym 17091 soc.cpu.cpuregs_rs1[18]
.sym 17093 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17094 soc.cpu.instr_timer
.sym 17095 soc.cpu.cpuregs_rs1[24]
.sym 17096 soc.cpu.cpuregs_rs1[22]
.sym 17098 soc.cpu.instr_maskirq
.sym 17099 soc.cpu.instr_retirq
.sym 17100 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 17101 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17102 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17103 soc.cpu.cpuregs_rs1[28]
.sym 17104 soc.cpu.irq_pending[16]
.sym 17110 soc.cpu.cpuregs_rs1[28]
.sym 17111 soc.cpu.cpuregs_rs1[16]
.sym 17112 soc.cpu.cpuregs_rs1[26]
.sym 17114 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 17115 soc.cpu.irq_mask[29]
.sym 17116 soc.cpu.cpu_state[2]
.sym 17117 soc.cpu.instr_retirq
.sym 17121 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17123 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17124 soc.cpu.irq_pending[29]
.sym 17129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 17130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 17131 soc.cpu.cpuregs_rs1[31]
.sym 17134 soc.cpu.irq_pending[28]
.sym 17138 soc.cpu.cpuregs_rs1[25]
.sym 17139 soc.cpu.irq_mask[28]
.sym 17146 soc.cpu.cpuregs_rs1[25]
.sym 17149 soc.cpu.cpuregs_rs1[16]
.sym 17155 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 17156 soc.cpu.irq_pending[29]
.sym 17157 soc.cpu.cpu_state[2]
.sym 17158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 17161 soc.cpu.cpuregs_rs1[31]
.sym 17163 soc.cpu.instr_retirq
.sym 17164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 17168 soc.cpu.irq_mask[29]
.sym 17169 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17170 soc.cpu.irq_pending[29]
.sym 17174 soc.cpu.cpuregs_rs1[28]
.sym 17179 soc.cpu.cpuregs_rs1[26]
.sym 17187 soc.cpu.irq_pending[28]
.sym 17188 soc.cpu.irq_mask[28]
.sym 17189 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17192 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[0]
.sym 17193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 17194 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 17195 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 17196 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[0]
.sym 17197 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17198 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 17199 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 17204 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17205 soc.cpu.instr_lui
.sym 17206 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17207 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17208 soc.cpu.cpuregs_rs1[26]
.sym 17209 soc.cpu.instr_retirq
.sym 17210 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 17211 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 17212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 17213 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17214 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 17215 soc.cpu.cpuregs_rs1[16]
.sym 17216 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 17218 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17219 soc.cpu.instr_rdinstrh
.sym 17220 soc.cpu.cpu_state[3]
.sym 17221 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 17222 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17224 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17225 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 17226 soc.cpu.cpuregs_rs1[30]
.sym 17227 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17236 soc.cpu.cpu_state[2]
.sym 17239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17240 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 17242 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17244 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 17245 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17249 soc.cpu.instr_timer
.sym 17255 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 17257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17262 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17272 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17275 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17278 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 17280 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17281 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 17284 soc.cpu.cpu_state[2]
.sym 17285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17287 soc.cpu.instr_timer
.sym 17292 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17296 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17297 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17312 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17314 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17315 soc.cpu.instr_timer
.sym 17316 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 17317 soc.cpu.instr_maskirq
.sym 17318 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 17319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 17320 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 17322 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 17324 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17326 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17327 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 17328 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 17329 soc.cpu.cpuregs_wrdata[0]
.sym 17330 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 17331 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 17332 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 17333 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 17334 soc.cpu.cpuregs.wen
.sym 17335 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 17337 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 17339 soc.cpu.is_slli_srli_srai
.sym 17340 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17341 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 17342 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 17343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 17344 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 17345 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17346 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 17347 UART_RX_SB_LUT4_I2_O[3]
.sym 17348 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 17349 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 17350 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17356 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17358 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17362 soc.cpu.cpu_state[4]
.sym 17363 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 17364 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17365 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 17367 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17368 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 17369 soc.cpu.cpu_state[6]
.sym 17370 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 17372 soc.cpu.instr_rdcycle
.sym 17373 soc.cpu.cpu_state[1]
.sym 17374 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17375 soc.cpu.cpu_state[3]
.sym 17377 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17382 UART_RX_SB_LUT4_I2_O[3]
.sym 17386 soc.cpu.cpu_state[2]
.sym 17389 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17390 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 17391 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 17392 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17395 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17396 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17402 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 17403 soc.cpu.instr_rdcycle
.sym 17407 UART_RX_SB_LUT4_I2_O[3]
.sym 17408 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17409 soc.cpu.cpu_state[1]
.sym 17413 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 17414 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 17415 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17416 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 17425 soc.cpu.cpu_state[4]
.sym 17426 soc.cpu.cpu_state[2]
.sym 17427 soc.cpu.cpu_state[6]
.sym 17428 soc.cpu.cpu_state[3]
.sym 17431 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17433 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 17435 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17438 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 17439 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17440 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17441 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17442 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 17443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17444 soc.cpu.instr_sra_SB_LUT4_I0_O[3]
.sym 17445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 17450 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 17451 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 17452 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17453 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17457 soc.cpu.instr_timer
.sym 17459 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17460 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17461 soc.cpu.instr_maskirq
.sym 17462 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 17463 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 17464 soc.cpu.is_slli_srli_srai
.sym 17465 soc.cpu.cpu_state[2]
.sym 17466 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17468 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17469 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17470 soc.cpu.cpu_state[4]
.sym 17471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 17472 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 17479 soc.cpu.do_waitirq
.sym 17482 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 17483 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17486 soc.cpu.cpu_state[2]
.sym 17487 soc.cpu.instr_waitirq
.sym 17490 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17491 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 17492 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17494 UART_RX_SB_LUT4_I2_O[3]
.sym 17496 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 17501 soc.cpu.decoder_trigger
.sym 17502 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17503 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 17508 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17510 soc.cpu.cpu_state[4]
.sym 17514 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17519 soc.cpu.cpu_state[4]
.sym 17521 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17530 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 17532 soc.cpu.cpu_state[2]
.sym 17536 soc.cpu.decoder_trigger
.sym 17537 soc.cpu.instr_waitirq
.sym 17538 soc.cpu.do_waitirq
.sym 17543 soc.cpu.decoder_trigger
.sym 17544 soc.cpu.instr_waitirq
.sym 17549 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 17551 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17554 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 17555 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17556 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 17557 UART_RX_SB_LUT4_I2_O[3]
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17560 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17561 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 17565 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17567 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 17568 soc.cpu.latched_store
.sym 17573 soc.cpu.instr_waitirq
.sym 17575 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17577 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 17578 soc.cpu.cpuregs_rs1[31]
.sym 17580 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 17582 soc.cpu.cpu_state[4]
.sym 17583 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17584 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17585 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17587 soc.cpu.latched_is_lh
.sym 17588 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17589 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 17590 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17591 soc.cpu.cpu_state[2]
.sym 17592 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17594 soc.cpu.instr_retirq
.sym 17596 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 17602 soc.cpu.do_waitirq
.sym 17603 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17604 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17606 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 17607 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17608 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 17609 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17610 soc.cpu.cpu_state[1]
.sym 17611 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17613 soc.cpu.cpu_state[3]
.sym 17614 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 17615 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17616 soc.cpu.decoder_trigger
.sym 17617 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 17618 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 17621 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 17622 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 17623 soc.cpu.instr_waitirq
.sym 17626 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 17628 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17636 soc.cpu.decoder_trigger
.sym 17638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17641 soc.cpu.cpu_state[1]
.sym 17642 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 17643 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 17644 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 17647 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 17648 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 17650 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 17654 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 17655 soc.cpu.decoder_trigger
.sym 17656 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17659 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17660 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17661 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 17662 soc.cpu.instr_waitirq
.sym 17666 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 17668 soc.cpu.cpu_state[3]
.sym 17671 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 17672 soc.cpu.decoder_trigger
.sym 17673 soc.cpu.do_waitirq
.sym 17674 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17677 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17678 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 17679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17680 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17684 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17686 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 17687 soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17690 soc.cpu.latched_is_lb
.sym 17691 soc.cpu.latched_is_lh
.sym 17692 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 17698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 17699 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17700 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17703 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17704 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 17705 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17709 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17711 soc.cpu.cpu_state[3]
.sym 17712 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 17716 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17717 soc.cpu.cpu_state[3]
.sym 17725 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 17726 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17727 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17728 soc.cpu.cpu_state[5]
.sym 17729 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17731 soc.cpu.cpu_state[6]
.sym 17737 soc.cpu.instr_jalr
.sym 17738 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 17739 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17741 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17743 soc.cpu.decoder_pseudo_trigger
.sym 17747 soc.cpu.decoder_trigger
.sym 17748 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17749 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 17750 UART_RX_SB_LUT4_I2_O[3]
.sym 17751 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 17752 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17754 soc.cpu.instr_retirq
.sym 17756 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 17758 soc.cpu.decoder_pseudo_trigger
.sym 17760 soc.cpu.decoder_trigger
.sym 17765 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 17766 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 17767 UART_RX_SB_LUT4_I2_O[3]
.sym 17770 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 17771 soc.cpu.cpu_state[5]
.sym 17772 soc.cpu.cpu_state[6]
.sym 17773 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 17776 soc.cpu.instr_jalr
.sym 17777 soc.cpu.instr_retirq
.sym 17782 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17783 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17784 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17785 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17794 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17796 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 17797 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 17801 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 17802 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17804 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17806 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17807 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 17808 soc.cpu.instr_beq
.sym 17809 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 17810 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 17811 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 17812 soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.sym 17813 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 17819 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17820 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17822 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 17823 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17824 soc.cpu.cpu_state[3]
.sym 17825 soc.cpu.cpu_state[1]
.sym 17827 soc.cpu.cpu_state[6]
.sym 17830 soc.cpu.cpu_state[2]
.sym 17831 UART_RX_SB_LUT4_I2_O[3]
.sym 17832 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 17834 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17835 soc.cpu.is_slli_srli_srai
.sym 17836 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17840 soc.cpu.instr_lhu
.sym 17848 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 17849 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 17851 soc.cpu.instr_lhu
.sym 17854 soc.cpu.instr_lbu_SB_LUT4_I1_O[1]
.sym 17855 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 17856 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17857 soc.cpu.cpu_state[1]
.sym 17859 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17862 soc.cpu.cpu_state[5]
.sym 17864 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 17865 soc.cpu.instr_lbu
.sym 17866 UART_RX_SB_LUT4_I2_O[3]
.sym 17868 soc.cpu.cpu_state[6]
.sym 17869 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17872 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17874 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 17875 soc.cpu.instr_lb
.sym 17877 soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.sym 17879 soc.cpu.instr_lh
.sym 17881 soc.cpu.cpu_state[6]
.sym 17884 soc.cpu.cpu_state[5]
.sym 17887 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 17888 soc.cpu.instr_lh
.sym 17889 soc.cpu.instr_lhu
.sym 17893 soc.cpu.cpu_state[1]
.sym 17894 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17895 UART_RX_SB_LUT4_I2_O[3]
.sym 17896 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 17899 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17900 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 17905 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 17906 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 17907 soc.cpu.instr_lbu_SB_LUT4_I1_O[1]
.sym 17911 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 17913 soc.cpu.instr_lbu
.sym 17914 soc.cpu.instr_lb
.sym 17917 soc.cpu.instr_lb
.sym 17918 soc.cpu.instr_lbu
.sym 17919 soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.sym 17924 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 17925 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17927 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17930 soc.cpu.instr_sw_SB_LUT4_I0_1_O[1]
.sym 17931 soc.cpu.instr_lbu
.sym 17932 soc.cpu.instr_sb
.sym 17933 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 17934 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17935 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 17936 soc.cpu.instr_sh
.sym 17937 soc.cpu.instr_lw
.sym 17938 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 17942 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17943 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 17945 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17947 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 17949 soc.cpu.mem_do_rinst
.sym 17952 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 17953 soc.cpu.cpu_state[6]
.sym 17954 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 17955 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17956 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 17958 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 17960 soc.cpu.is_slli_srli_srai
.sym 17961 soc.cpu.cpu_state[4]
.sym 17963 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 17964 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 17971 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 17972 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 17973 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 17974 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 17975 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 17977 soc.cpu.cpu_state[5]
.sym 17978 UART_RX_SB_LUT4_I2_O[3]
.sym 17980 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 17981 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 17982 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 17983 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 17984 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 17986 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17989 soc.cpu.instr_sb
.sym 17990 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 17991 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 17992 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 17993 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 17995 soc.cpu.instr_sw_SB_LUT4_I0_1_O[1]
.sym 17998 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 18001 soc.cpu.instr_sh
.sym 18002 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 18004 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 18005 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 18006 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 18007 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 18010 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 18011 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 18012 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 18013 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 18016 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 18017 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 18018 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 18019 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 18023 soc.cpu.instr_sb
.sym 18025 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 18030 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 18031 soc.cpu.instr_sh
.sym 18034 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18035 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18037 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18040 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 18042 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 18043 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 18046 UART_RX_SB_LUT4_I2_O[3]
.sym 18047 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 18048 soc.cpu.instr_sw_SB_LUT4_I0_1_O[1]
.sym 18049 soc.cpu.cpu_state[5]
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18053 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 18054 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 18055 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18056 soc.cpu.instr_bltu_SB_LUT4_I0_O[1]
.sym 18057 soc.cpu.instr_lhu
.sym 18058 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 18059 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18060 soc.cpu.instr_srli
.sym 18065 soc.cpu.cpu_state[4]
.sym 18067 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 18069 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 18071 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 18074 soc.cpu.cpu_state[4]
.sym 18075 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18076 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18077 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 18080 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18082 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 18083 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18094 soc.cpu.instr_sll
.sym 18095 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18096 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18099 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18100 soc.cpu.cpu_state[2]
.sym 18101 soc.cpu.is_alu_reg_imm
.sym 18102 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18104 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 18105 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 18107 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 18108 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 18110 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18111 soc.cpu.cpu_state[1]
.sym 18112 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18114 UART_RX_SB_LUT4_I2_O[3]
.sym 18116 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18118 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 18120 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18121 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18122 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 18125 soc.cpu.cpu_state[4]
.sym 18127 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18128 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18130 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 18134 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 18136 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18139 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 18140 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18141 soc.cpu.instr_sll
.sym 18142 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18145 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 18146 soc.cpu.cpu_state[2]
.sym 18147 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 18148 soc.cpu.cpu_state[4]
.sym 18151 UART_RX_SB_LUT4_I2_O[3]
.sym 18154 soc.cpu.cpu_state[1]
.sym 18157 soc.cpu.is_alu_reg_imm
.sym 18158 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18159 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18160 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18163 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18164 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 18173 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18176 soc.cpu.instr_andi
.sym 18177 soc.cpu.instr_addi
.sym 18178 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18179 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 18180 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 18181 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18182 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18183 soc.cpu.instr_ori
.sym 18185 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18188 UART_RX_SB_LUT4_I2_O[3]
.sym 18189 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18190 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18191 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 18194 soc.cpu.instr_jalr
.sym 18197 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 18198 soc.cpu.instr_sub
.sym 18205 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18219 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18220 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18227 soc.cpu.is_alu_reg_imm
.sym 18229 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18230 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 18233 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18235 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18244 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18250 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18251 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18252 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 18253 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18268 soc.cpu.is_alu_reg_imm
.sym 18269 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18286 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18288 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18296 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18314 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18315 soc.cpu.is_alu_reg_imm
.sym 18318 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18319 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18326 soc.cpu.is_slli_srli_srai
.sym 18569 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 18904 soc.memory.wen[0]
.sym 18906 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 18907 soc.cpu.instr_maskirq
.sym 18912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 18921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 18933 iomem_addr[16]
.sym 18934 flash_clk_SB_LUT4_I1_I2[3]
.sym 18941 iomem_addr[16]
.sym 18942 soc.memory.rdata_0[5]
.sym 18945 soc.memory.rdata_0[6]
.sym 18946 soc.memory.rdata_1[5]
.sym 18949 soc.memory.rdata_1[6]
.sym 18955 soc.cpu.count_cycle[0]
.sym 18957 soc.memory.rdata_0[14]
.sym 18962 soc.memory.rdata_1[14]
.sym 18966 soc.memory.rdata_1[14]
.sym 18967 flash_clk_SB_LUT4_I1_I2[3]
.sym 18968 iomem_addr[16]
.sym 18969 soc.memory.rdata_0[14]
.sym 18978 soc.memory.rdata_1[6]
.sym 18979 flash_clk_SB_LUT4_I1_I2[3]
.sym 18980 iomem_addr[16]
.sym 18981 soc.memory.rdata_0[6]
.sym 18996 flash_clk_SB_LUT4_I1_I2[3]
.sym 18997 soc.memory.rdata_1[5]
.sym 18998 iomem_addr[16]
.sym 18999 soc.memory.rdata_0[5]
.sym 19004 soc.cpu.count_cycle[0]
.sym 19013 clk$SB_IO_IN_$glb_clk
.sym 19014 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19029 iomem_wdata[13]
.sym 19031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19032 soc.memory.rdata_0[5]
.sym 19033 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 19036 soc.memory.rdata_0[0]
.sym 19051 soc.memory.rdata_0[14]
.sym 19073 soc.cpu.decoded_imm[0]
.sym 19074 $PACKER_VCC_NET
.sym 19075 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19078 soc.cpu.irq_pending[0]
.sym 19085 soc.cpu.irq_mask[0]
.sym 19178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 19179 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]
.sym 19180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19181 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[1]
.sym 19183 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]
.sym 19184 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 19185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 19188 iomem_wdata[8]
.sym 19189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19194 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19195 iomem_wdata[3]
.sym 19197 iomem_addr[4]
.sym 19200 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 19203 soc.cpu.count_cycle[1]
.sym 19204 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 19206 $PACKER_VCC_NET
.sym 19207 soc.cpu.cpu_state[2]
.sym 19209 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19210 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 19212 soc.cpu.count_cycle[3]
.sym 19213 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 19219 soc.cpu.count_cycle[6]
.sym 19220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19221 soc.cpu.count_cycle[7]
.sym 19222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19228 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19231 soc.cpu.count_cycle[0]
.sym 19232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19233 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19238 soc.cpu.count_cycle[3]
.sym 19247 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19258 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19259 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19261 soc.cpu.count_cycle[7]
.sym 19264 soc.cpu.count_cycle[6]
.sym 19265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19266 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19267 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19270 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19271 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19272 soc.cpu.count_cycle[3]
.sym 19273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19278 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19279 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19282 soc.cpu.count_cycle[0]
.sym 19283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19284 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19302 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[2]
.sym 19303 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 19305 soc.cpu.irq_mask[7]
.sym 19306 soc.cpu.irq_mask[0]
.sym 19307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19308 soc.cpu.irq_mask[4]
.sym 19309 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19310 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19311 soc.cpu.cpuregs_rs1[3]
.sym 19312 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19313 soc.memory.wen[0]
.sym 19314 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 19316 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19317 iomem_wdata[5]
.sym 19318 soc.memory.rdata_1[0]
.sym 19319 soc.memory.rdata_1[2]
.sym 19321 iomem_addr[4]
.sym 19323 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19326 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19329 soc.cpu.cpu_state[4]
.sym 19330 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19331 soc.cpu.cpuregs_rs1[4]
.sym 19332 soc.cpu.cpu_state[4]
.sym 19333 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 19334 $PACKER_VCC_NET
.sym 19335 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19336 iomem_addr[6]
.sym 19342 soc.cpu.count_cycle[14]
.sym 19343 soc.cpu.count_cycle[4]
.sym 19344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 19345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 19346 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19347 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19354 soc.cpu.timer[14]
.sym 19356 soc.cpu.timer[0]
.sym 19360 soc.cpu.instr_timer
.sym 19361 soc.cpu.instr_maskirq
.sym 19363 soc.cpu.count_cycle[1]
.sym 19364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 19365 soc.cpu.irq_mask[14]
.sym 19366 soc.cpu.instr_retirq
.sym 19367 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19369 soc.cpu.instr_maskirq
.sym 19370 soc.cpu.cpu_state[2]
.sym 19371 soc.cpu.irq_mask[0]
.sym 19372 soc.cpu.timer[4]
.sym 19373 soc.cpu.irq_mask[4]
.sym 19375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 19376 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19377 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19378 soc.cpu.count_cycle[1]
.sym 19381 soc.cpu.instr_retirq
.sym 19382 soc.cpu.instr_timer
.sym 19384 soc.cpu.instr_maskirq
.sym 19387 soc.cpu.instr_timer
.sym 19388 soc.cpu.timer[4]
.sym 19389 soc.cpu.irq_mask[4]
.sym 19390 soc.cpu.instr_maskirq
.sym 19393 soc.cpu.timer[14]
.sym 19394 soc.cpu.instr_timer
.sym 19395 soc.cpu.irq_mask[14]
.sym 19396 soc.cpu.instr_maskirq
.sym 19399 soc.cpu.instr_timer
.sym 19400 soc.cpu.cpu_state[2]
.sym 19405 soc.cpu.timer[0]
.sym 19406 soc.cpu.instr_timer
.sym 19407 soc.cpu.instr_maskirq
.sym 19408 soc.cpu.irq_mask[0]
.sym 19411 soc.cpu.count_cycle[14]
.sym 19413 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 19417 soc.cpu.count_cycle[4]
.sym 19418 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 19424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 19425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 19426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[1]
.sym 19427 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19429 soc.cpu.irq_mask[3]
.sym 19430 soc.cpu.irq_mask[6]
.sym 19431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 19436 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 19437 soc.memory.rdata_1[13]
.sym 19440 soc.memory.rdata_0[13]
.sym 19443 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 19444 soc.cpu.timer[0]
.sym 19445 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19446 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19447 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 19448 soc.cpu.instr_timer
.sym 19449 soc.cpu.irq_mask[13]
.sym 19450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 19451 soc.cpu.instr_maskirq
.sym 19452 soc.cpu.instr_retirq
.sym 19453 soc.cpu.cpuregs_rs1[1]
.sym 19454 soc.cpu.irq_mask[0]
.sym 19455 soc.cpu.instr_retirq
.sym 19456 soc.cpu.timer[7]
.sym 19457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 19458 soc.cpu.timer[4]
.sym 19459 soc.cpu.instr_retirq
.sym 19465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19466 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19469 soc.cpu.cpuregs_rs1[2]
.sym 19470 soc.cpu.instr_retirq
.sym 19471 soc.cpu.instr_retirq
.sym 19472 soc.cpu.irq_mask[3]
.sym 19473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19475 soc.cpu.cpu_state[2]
.sym 19477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19478 soc.cpu.count_cycle[11]
.sym 19479 soc.cpu.instr_retirq
.sym 19480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 19481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19483 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19484 soc.cpu.irq_mask[2]
.sym 19486 soc.cpu.cpuregs_rs1[3]
.sym 19488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19489 soc.cpu.instr_maskirq
.sym 19490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 19491 soc.cpu.cpuregs_rs1[4]
.sym 19492 soc.cpu.cpuregs_rs1[6]
.sym 19493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19494 soc.cpu.timer[2]
.sym 19495 soc.cpu.instr_maskirq
.sym 19496 soc.cpu.instr_timer
.sym 19498 soc.cpu.instr_timer
.sym 19499 soc.cpu.irq_mask[2]
.sym 19500 soc.cpu.timer[2]
.sym 19501 soc.cpu.instr_maskirq
.sym 19504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19506 soc.cpu.cpuregs_rs1[3]
.sym 19507 soc.cpu.instr_retirq
.sym 19511 soc.cpu.instr_maskirq
.sym 19513 soc.cpu.irq_mask[3]
.sym 19516 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19517 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19519 soc.cpu.count_cycle[11]
.sym 19522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19523 soc.cpu.instr_retirq
.sym 19524 soc.cpu.cpuregs_rs1[6]
.sym 19525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19528 soc.cpu.cpu_state[2]
.sym 19529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19531 soc.cpu.instr_timer
.sym 19534 soc.cpu.cpuregs_rs1[2]
.sym 19535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 19537 soc.cpu.instr_retirq
.sym 19540 soc.cpu.instr_retirq
.sym 19541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19542 soc.cpu.cpuregs_rs1[4]
.sym 19543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 19547 soc.cpu.irq_pending[3]
.sym 19548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 19549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2[2]
.sym 19550 soc.cpu.irq_pending[6]
.sym 19551 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 19552 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 19553 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 19554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 19562 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19563 iomem_addr[16]
.sym 19564 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 19566 flash_clk_SB_LUT4_I1_I2[3]
.sym 19568 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19570 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 19571 iomem_addr[7]
.sym 19572 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 19573 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19574 soc.cpu.irq_pending[8]
.sym 19575 soc.cpu.irq_pending[0]
.sym 19578 soc.cpu.irq_mask[0]
.sym 19579 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19580 soc.cpu.irq_pending[3]
.sym 19581 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 19582 soc.cpu.irq_mask[0]
.sym 19589 soc.cpu.cpu_state[2]
.sym 19590 soc.cpu.instr_timer
.sym 19591 soc.cpu.cpuregs_rs1[14]
.sym 19592 soc.cpu.instr_maskirq
.sym 19594 soc.cpu.timer[0]
.sym 19595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 19597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19600 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19602 soc.cpu.count_instr[44]
.sym 19603 soc.cpu.cpuregs_rs1[13]
.sym 19604 soc.cpu.count_cycle[9]
.sym 19607 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19609 soc.cpu.irq_mask[13]
.sym 19610 soc.cpu.instr_rdinstrh
.sym 19611 soc.cpu.count_instr[41]
.sym 19612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19615 soc.cpu.timer[1]
.sym 19616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 19618 soc.cpu.timer[2]
.sym 19619 soc.cpu.instr_retirq
.sym 19621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19622 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19623 soc.cpu.count_cycle[9]
.sym 19624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19627 soc.cpu.count_instr[44]
.sym 19628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19629 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19630 soc.cpu.instr_rdinstrh
.sym 19633 soc.cpu.instr_retirq
.sym 19634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 19635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 19636 soc.cpu.cpuregs_rs1[14]
.sym 19639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19640 soc.cpu.timer[0]
.sym 19641 soc.cpu.timer[2]
.sym 19642 soc.cpu.timer[1]
.sym 19645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19646 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19647 soc.cpu.instr_rdinstrh
.sym 19648 soc.cpu.count_instr[41]
.sym 19651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19652 soc.cpu.instr_timer
.sym 19653 soc.cpu.cpu_state[2]
.sym 19654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19657 soc.cpu.instr_retirq
.sym 19658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19659 soc.cpu.cpuregs_rs1[13]
.sym 19660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19665 soc.cpu.irq_mask[13]
.sym 19666 soc.cpu.instr_maskirq
.sym 19670 soc.cpu.irq_mask[5]
.sym 19671 soc.cpu.irq_mask[2]
.sym 19672 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 19673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 19674 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19675 soc.cpu.irq_mask[11]
.sym 19676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 19678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 19683 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 19684 soc.cpu.cpuregs_rs1[2]
.sym 19686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19687 soc.cpu.cpuregs_rs1[14]
.sym 19688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 19689 soc.cpu.irq_pending[3]
.sym 19690 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 19693 soc.cpu.cpu_state[2]
.sym 19694 $PACKER_VCC_NET
.sym 19695 soc.cpu.cpuregs_rs1[11]
.sym 19697 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19698 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 19699 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 19700 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 19701 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 19702 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 19703 soc.cpu.cpu_state[2]
.sym 19705 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 19711 soc.cpu.timer[9]
.sym 19712 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19716 soc.cpu.timer[4]
.sym 19717 soc.cpu.cpuregs_rs1[5]
.sym 19718 soc.cpu.instr_timer
.sym 19720 soc.cpu.cpuregs_rs1[0]
.sym 19721 soc.cpu.instr_maskirq
.sym 19722 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19723 soc.cpu.cpuregs_rs1[7]
.sym 19724 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19726 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19728 soc.cpu.cpu_state[2]
.sym 19729 soc.cpu.instr_timer
.sym 19730 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19731 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19732 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19733 soc.cpu.timer[0]
.sym 19734 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19735 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19736 soc.cpu.timer[5]
.sym 19739 soc.cpu.timer[7]
.sym 19740 soc.cpu.irq_mask[9]
.sym 19741 soc.cpu.cpuregs_rs1[4]
.sym 19742 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19744 soc.cpu.timer[5]
.sym 19745 soc.cpu.timer[7]
.sym 19746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19747 soc.cpu.timer[4]
.sym 19750 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19751 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19752 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19753 soc.cpu.cpuregs_rs1[5]
.sym 19756 soc.cpu.irq_mask[9]
.sym 19757 soc.cpu.instr_maskirq
.sym 19758 soc.cpu.timer[9]
.sym 19759 soc.cpu.instr_timer
.sym 19762 soc.cpu.cpu_state[2]
.sym 19763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19765 soc.cpu.instr_timer
.sym 19768 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19769 soc.cpu.cpuregs_rs1[7]
.sym 19770 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19771 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19774 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19775 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19776 soc.cpu.cpuregs_rs1[4]
.sym 19777 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19780 soc.cpu.cpuregs_rs1[0]
.sym 19781 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19782 soc.cpu.timer[0]
.sym 19783 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19786 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19787 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19788 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19789 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19791 clk$SB_IO_IN_$glb_clk
.sym 19792 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19793 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 19794 soc.cpu.irq_pending[8]
.sym 19795 soc.cpu.irq_pending[5]
.sym 19796 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 19797 soc.cpu.irq_pending[7]
.sym 19798 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 19799 soc.cpu.irq_pending[11]
.sym 19800 soc.cpu.irq_pending[4]
.sym 19802 soc.memory.wen[0]
.sym 19804 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19805 soc.cpu.cpuregs_rs1[5]
.sym 19806 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19807 soc.cpu.instr_maskirq
.sym 19810 soc.cpu.instr_maskirq
.sym 19811 soc.cpu.cpuregs_rs1[7]
.sym 19813 soc.cpu.cpuregs_rs1[5]
.sym 19816 soc.cpu.instr_timer
.sym 19817 soc.cpu.cpuregs_rs1[8]
.sym 19818 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19819 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19820 soc.cpu.cpu_state[4]
.sym 19821 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19822 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 19823 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 19824 soc.cpu.cpu_state[4]
.sym 19825 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 19826 soc.cpu.irq_mask[9]
.sym 19827 soc.cpu.cpuregs_rs1[4]
.sym 19828 iomem_addr[6]
.sym 19834 soc.cpu.timer[15]
.sym 19836 soc.cpu.timer[8]
.sym 19837 soc.cpu.timer[11]
.sym 19838 soc.cpu.timer[10]
.sym 19839 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19840 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19842 soc.cpu.timer[9]
.sym 19844 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19846 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19847 soc.cpu.cpuregs_rs1[9]
.sym 19848 soc.cpu.timer[12]
.sym 19849 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19850 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19852 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19853 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 19854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19855 soc.cpu.cpuregs_rs1[11]
.sym 19856 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19857 soc.cpu.cpuregs_rs1[13]
.sym 19858 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19859 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 19860 soc.cpu.cpuregs_rs1[6]
.sym 19861 soc.cpu.cpuregs_rs1[14]
.sym 19863 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19864 soc.cpu.timer[14]
.sym 19867 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 19868 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19869 soc.cpu.cpuregs_rs1[9]
.sym 19870 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19873 soc.cpu.timer[12]
.sym 19874 soc.cpu.timer[15]
.sym 19875 soc.cpu.timer[14]
.sym 19876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19879 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19880 soc.cpu.cpuregs_rs1[6]
.sym 19881 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19882 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19885 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 19886 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19887 soc.cpu.cpuregs_rs1[11]
.sym 19888 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19891 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19892 soc.cpu.cpuregs_rs1[13]
.sym 19893 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19894 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19897 soc.cpu.timer[9]
.sym 19898 soc.cpu.timer[8]
.sym 19899 soc.cpu.timer[11]
.sym 19900 soc.cpu.timer[10]
.sym 19903 soc.cpu.cpuregs_rs1[14]
.sym 19904 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19905 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19906 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19909 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19910 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19911 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19912 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19914 clk$SB_IO_IN_$glb_clk
.sym 19915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 19917 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 19918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[3]
.sym 19919 soc.cpu.irq_mask[8]
.sym 19920 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 19921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19922 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 19923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 19930 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19931 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 19932 soc.cpu.decoded_imm[7]
.sym 19933 iomem_wdata[12]
.sym 19937 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 19938 soc.cpu.cpu_state[3]
.sym 19939 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 19940 soc.cpu.instr_timer
.sym 19943 soc.cpu.instr_retirq
.sym 19944 soc.cpu.instr_retirq
.sym 19945 soc.cpu.cpuregs_rs1[1]
.sym 19946 soc.cpu.irq_mask[0]
.sym 19947 soc.cpu.instr_sub
.sym 19948 soc.cpu.irq_mask[13]
.sym 19949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 19950 soc.cpu.instr_maskirq
.sym 19951 soc.cpu.instr_retirq
.sym 19958 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 19959 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 19960 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 19961 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19962 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19963 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19964 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 19965 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 19966 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19967 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 19968 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 19969 soc.cpu.cpuregs_rs1[15]
.sym 19970 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19972 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 19974 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19976 soc.cpu.cpuregs_rs1[12]
.sym 19977 soc.cpu.cpuregs_rs1[8]
.sym 19978 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 19981 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 19984 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19986 soc.cpu.cpuregs_rs1[10]
.sym 19988 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 19990 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19991 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 19992 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19993 soc.cpu.cpuregs_rs1[15]
.sym 19996 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 19997 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 20002 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20003 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20004 soc.cpu.cpuregs_rs1[8]
.sym 20005 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20008 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 20009 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20010 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20011 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 20014 soc.cpu.cpuregs_rs1[10]
.sym 20015 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20016 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20017 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20020 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20021 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 20022 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20023 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 20026 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 20027 soc.cpu.cpuregs_rs1[12]
.sym 20028 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20029 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20032 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20033 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 20034 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 20035 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20037 clk$SB_IO_IN_$glb_clk
.sym 20038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 20040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 20041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[3]
.sym 20042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[1]
.sym 20043 soc.cpu.irq_mask[9]
.sym 20044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[3]
.sym 20045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 20046 soc.cpu.irq_mask[10]
.sym 20048 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 20049 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 20050 soc.cpu.instr_maskirq
.sym 20051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20052 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 20056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 20057 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20058 UART_RX_SB_LUT4_I2_O[3]
.sym 20060 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20062 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20063 soc.cpu.irq_mask[0]
.sym 20064 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 20065 soc.cpu.cpuregs_rs1[10]
.sym 20066 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 20067 soc.cpu.irq_pending[8]
.sym 20068 soc.cpu.irq_pending[3]
.sym 20069 soc.cpu.irq_pending[14]
.sym 20070 soc.cpu.irq_mask[0]
.sym 20071 soc.cpu.irq_pending[0]
.sym 20072 soc.cpu.cpuregs_rs1[10]
.sym 20074 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 20080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20081 soc.cpu.instr_timer
.sym 20082 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 20084 soc.cpu.cpuregs_rs1[12]
.sym 20086 soc.cpu.count_cycle[15]
.sym 20087 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 20088 soc.cpu.timer[15]
.sym 20090 soc.cpu.irq_mask[15]
.sym 20091 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 20092 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 20093 soc.cpu.cpuregs_rs1[15]
.sym 20094 soc.cpu.timer[12]
.sym 20095 soc.cpu.irq_mask[12]
.sym 20096 soc.cpu.irq_pending[0]
.sym 20097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 20099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20100 soc.cpu.instr_timer
.sym 20101 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 20103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 20104 soc.cpu.instr_retirq
.sym 20105 UART_RX_SB_LUT4_I2_O[3]
.sym 20106 soc.cpu.irq_mask[0]
.sym 20107 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20109 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 20111 soc.cpu.instr_maskirq
.sym 20113 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 20114 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 20115 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20116 soc.cpu.irq_mask[0]
.sym 20119 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 20120 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 20125 soc.cpu.count_cycle[15]
.sym 20126 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 20128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 20131 soc.cpu.instr_timer
.sym 20132 soc.cpu.irq_mask[12]
.sym 20133 soc.cpu.timer[12]
.sym 20134 soc.cpu.instr_maskirq
.sym 20137 soc.cpu.cpuregs_rs1[12]
.sym 20138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20140 soc.cpu.instr_retirq
.sym 20144 soc.cpu.irq_pending[0]
.sym 20146 UART_RX_SB_LUT4_I2_O[3]
.sym 20149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 20150 soc.cpu.instr_retirq
.sym 20151 soc.cpu.cpuregs_rs1[15]
.sym 20152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 20155 soc.cpu.irq_mask[15]
.sym 20156 soc.cpu.instr_maskirq
.sym 20157 soc.cpu.timer[15]
.sym 20158 soc.cpu.instr_timer
.sym 20160 clk$SB_IO_IN_$glb_clk
.sym 20162 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 20163 soc.cpu.irq_pending[14]
.sym 20164 soc.cpu.irq_pending[13]
.sym 20165 soc.cpu.irq_pending[9]
.sym 20166 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 20167 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 20168 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 20169 soc.cpu.irq_pending[10]
.sym 20175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 20177 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20179 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 20180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20184 soc.cpu.cpu_state[2]
.sym 20185 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 20186 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20187 soc.cpu.cpu_state[2]
.sym 20188 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 20189 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 20190 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 20191 $PACKER_VCC_NET
.sym 20192 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 20193 soc.cpu.cpu_state[2]
.sym 20194 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 20195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 20196 soc.cpu.irq_mask[10]
.sym 20197 soc.cpu.irq_pending[15]
.sym 20204 soc.cpu.irq_pending[12]
.sym 20206 soc.cpu.irq_pending[15]
.sym 20207 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 20211 soc.cpu.cpuregs_rs1[15]
.sym 20214 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20217 soc.cpu.cpuregs_rs1[13]
.sym 20218 soc.cpu.cpuregs_rs1[12]
.sym 20220 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 20221 soc.cpu.irq_pending[13]
.sym 20224 soc.cpu.cpu_state[2]
.sym 20225 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20228 soc.cpu.irq_pending[14]
.sym 20229 soc.cpu.cpuregs_rs1[14]
.sym 20233 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 20234 soc.cpu.irq_mask[12]
.sym 20236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 20237 soc.cpu.irq_pending[12]
.sym 20238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20239 soc.cpu.cpu_state[2]
.sym 20242 soc.cpu.irq_pending[15]
.sym 20243 soc.cpu.irq_pending[14]
.sym 20244 soc.cpu.irq_pending[12]
.sym 20245 soc.cpu.irq_pending[13]
.sym 20251 soc.cpu.cpuregs_rs1[15]
.sym 20254 soc.cpu.cpuregs_rs1[14]
.sym 20261 soc.cpu.cpuregs_rs1[13]
.sym 20267 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20268 soc.cpu.irq_pending[12]
.sym 20269 soc.cpu.irq_mask[12]
.sym 20273 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 20275 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 20279 soc.cpu.cpuregs_rs1[12]
.sym 20282 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20283 clk$SB_IO_IN_$glb_clk
.sym 20284 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20285 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 20286 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[0]
.sym 20287 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 20288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[3]
.sym 20289 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 20290 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 20291 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 20292 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 20293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20294 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 20295 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 20297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 20298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 20302 soc.cpu.cpuregs_rs1[12]
.sym 20304 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20305 soc.cpu.cpuregs_rs1[13]
.sym 20306 soc.cpu.cpuregs_rs1[6]
.sym 20308 soc.cpu.cpuregs_rs1[12]
.sym 20309 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 20310 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20311 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 20313 soc.cpu.cpuregs_rs1[8]
.sym 20314 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 20315 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 20316 soc.cpu.cpu_state[4]
.sym 20317 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 20318 soc.cpu.cpuregs_rs1[4]
.sym 20319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 20320 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 20328 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20329 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20330 soc.cpu.cpuregs_rs1[9]
.sym 20333 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20335 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20336 soc.cpu.irq_mask[15]
.sym 20337 soc.cpu.irq_pending[15]
.sym 20338 soc.cpu.irq_pending[3]
.sym 20339 soc.cpu.irq_pending[1]
.sym 20340 soc.cpu.irq_mask[0]
.sym 20341 soc.cpu.irq_mask[12]
.sym 20342 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 20343 soc.cpu.irq_pending[0]
.sym 20344 soc.cpu.irq_pending[2]
.sym 20346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 20347 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20348 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20349 soc.cpu.instr_retirq
.sym 20350 soc.cpu.cpu_state[2]
.sym 20351 soc.cpu.irq_pending[12]
.sym 20354 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20357 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 20359 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20360 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20361 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 20362 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20366 soc.cpu.irq_pending[12]
.sym 20368 soc.cpu.irq_mask[12]
.sym 20371 soc.cpu.irq_pending[12]
.sym 20372 soc.cpu.irq_pending[0]
.sym 20373 soc.cpu.irq_mask[12]
.sym 20374 soc.cpu.irq_mask[0]
.sym 20378 soc.cpu.irq_pending[15]
.sym 20379 soc.cpu.irq_mask[15]
.sym 20383 soc.cpu.irq_pending[2]
.sym 20384 soc.cpu.irq_pending[3]
.sym 20385 soc.cpu.irq_pending[1]
.sym 20386 soc.cpu.irq_pending[0]
.sym 20389 soc.cpu.cpu_state[2]
.sym 20390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 20391 soc.cpu.instr_retirq
.sym 20392 soc.cpu.cpuregs_rs1[9]
.sym 20395 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 20396 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20397 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20398 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20401 soc.cpu.irq_mask[15]
.sym 20404 soc.cpu.irq_pending[15]
.sym 20405 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20407 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 20409 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 20410 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 20411 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[0]
.sym 20412 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20413 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 20414 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 20415 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 20418 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 20421 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 20422 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 20423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[3]
.sym 20424 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 20427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20429 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 20431 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 20432 soc.cpu.instr_timer
.sym 20433 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 20434 soc.cpu.instr_maskirq
.sym 20435 soc.cpu.instr_retirq
.sym 20436 soc.cpu.irq_pending[21]
.sym 20437 soc.cpu.cpuregs_rs1[1]
.sym 20438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20439 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 20440 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20441 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 20442 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 20443 soc.cpu.instr_sub
.sym 20450 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20451 soc.cpu.instr_retirq
.sym 20453 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 20454 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 20455 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20456 UART_RX_SB_LUT4_I2_O[3]
.sym 20457 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20458 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 20459 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 20461 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 20462 soc.cpu.irq_pending[18]
.sym 20464 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 20465 soc.cpu.instr_timer
.sym 20466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20467 soc.cpu.timer[30]
.sym 20468 soc.cpu.cpu_state[4]
.sym 20469 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 20470 soc.cpu.irq_mask[18]
.sym 20471 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 20473 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 20475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20476 soc.cpu.cpuregs_rs1[30]
.sym 20477 soc.cpu.cpu_state[3]
.sym 20478 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 20480 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20482 soc.cpu.irq_pending[18]
.sym 20483 soc.cpu.irq_mask[18]
.sym 20488 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 20489 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 20490 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 20491 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 20494 soc.cpu.instr_timer
.sym 20496 soc.cpu.timer[30]
.sym 20500 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 20501 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 20502 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 20503 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 20506 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 20507 soc.cpu.cpu_state[3]
.sym 20508 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 20509 soc.cpu.cpu_state[4]
.sym 20512 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20513 soc.cpu.cpuregs_rs1[30]
.sym 20514 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20515 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20518 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20519 UART_RX_SB_LUT4_I2_O[3]
.sym 20524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20525 soc.cpu.cpuregs_rs1[30]
.sym 20526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20527 soc.cpu.instr_retirq
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20530 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20531 soc.cpu.irq_pending[21]
.sym 20532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20533 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 20534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[1]
.sym 20535 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 20536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 20537 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 20538 soc.cpu.irq_pending[22]
.sym 20540 iomem_wdata[13]
.sym 20541 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 20543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 20544 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 20545 soc.cpu.irq_pending[17]
.sym 20548 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 20549 soc.cpu.is_slli_srli_srai
.sym 20552 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 20553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20554 soc.cpu.cpuregs_rs1[9]
.sym 20555 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 20556 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 20557 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 20558 soc.cpu.cpuregs_rs1[31]
.sym 20559 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 20560 soc.cpu.reg_pc[16]
.sym 20561 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 20562 soc.cpu.cpuregs_rs1[30]
.sym 20563 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 20565 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 20566 soc.cpu.is_lui_auipc_jal
.sym 20575 soc.cpu.irq_pending[27]
.sym 20576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 20577 soc.cpu.cpu_state[2]
.sym 20579 soc.cpu.irq_mask[17]
.sym 20581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20584 soc.cpu.irq_mask[24]
.sym 20585 soc.cpu.irq_mask[18]
.sym 20586 soc.cpu.irq_mask[27]
.sym 20588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20590 soc.cpu.irq_pending[24]
.sym 20599 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20600 soc.cpu.irq_pending[17]
.sym 20601 soc.cpu.irq_pending[18]
.sym 20605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 20607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20608 soc.cpu.irq_pending[27]
.sym 20611 soc.cpu.cpu_state[2]
.sym 20612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20618 soc.cpu.irq_mask[24]
.sym 20619 soc.cpu.irq_pending[24]
.sym 20623 soc.cpu.irq_mask[27]
.sym 20625 soc.cpu.irq_pending[27]
.sym 20630 soc.cpu.irq_pending[17]
.sym 20632 soc.cpu.irq_mask[17]
.sym 20636 soc.cpu.irq_mask[18]
.sym 20638 soc.cpu.irq_pending[18]
.sym 20642 soc.cpu.irq_mask[27]
.sym 20644 soc.cpu.irq_pending[27]
.sym 20647 soc.cpu.irq_mask[24]
.sym 20650 soc.cpu.irq_pending[24]
.sym 20651 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20654 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 20655 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20656 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 20658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 20659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3]
.sym 20660 soc.cpu.irq_pending[20]
.sym 20661 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 20663 iomem_wdata[8]
.sym 20666 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 20667 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 20668 soc.cpu.irq_pending[18]
.sym 20670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 20672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20673 soc.cpu.cpu_state[2]
.sym 20674 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20675 soc.cpu.cpuregs_rs1[14]
.sym 20676 soc.cpu.irq_pending[17]
.sym 20677 soc.cpu.cpuregs_rs1[2]
.sym 20678 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 20679 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 20680 soc.cpu.cpu_state[2]
.sym 20681 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20682 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 20683 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 20684 $PACKER_VCC_NET
.sym 20685 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20686 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 20687 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 20689 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 20696 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 20697 soc.cpu.irq_mask[30]
.sym 20698 soc.cpu.irq_pending[27]
.sym 20699 soc.cpu.irq_pending[17]
.sym 20700 soc.cpu.irq_pending[18]
.sym 20701 soc.cpu.cpuregs_rs1[30]
.sym 20702 soc.cpu.irq_pending[19]
.sym 20704 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20705 soc.cpu.irq_pending[25]
.sym 20706 soc.cpu.irq_pending[16]
.sym 20707 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 20708 soc.cpu.cpu_state[3]
.sym 20709 soc.cpu.irq_pending[29]
.sym 20710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20711 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 20713 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20714 soc.cpu.cpu_state[4]
.sym 20715 soc.cpu.irq_pending[26]
.sym 20716 soc.cpu.cpu_state[2]
.sym 20717 soc.cpu.cpu_state[4]
.sym 20718 soc.cpu.irq_mask[17]
.sym 20719 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 20720 soc.cpu.irq_pending[24]
.sym 20721 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 20722 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20723 soc.cpu.instr_maskirq
.sym 20724 soc.cpu.irq_mask[29]
.sym 20725 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20726 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20728 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 20729 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20730 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20731 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 20734 soc.cpu.cpu_state[2]
.sym 20735 soc.cpu.irq_mask[30]
.sym 20736 soc.cpu.instr_maskirq
.sym 20737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20742 soc.cpu.cpuregs_rs1[30]
.sym 20746 soc.cpu.cpu_state[4]
.sym 20747 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20748 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 20749 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 20752 soc.cpu.cpu_state[3]
.sym 20753 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 20754 soc.cpu.cpu_state[4]
.sym 20755 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 20758 soc.cpu.irq_pending[29]
.sym 20759 soc.cpu.irq_pending[17]
.sym 20760 soc.cpu.irq_mask[17]
.sym 20761 soc.cpu.irq_mask[29]
.sym 20764 soc.cpu.irq_pending[16]
.sym 20765 soc.cpu.irq_pending[19]
.sym 20766 soc.cpu.irq_pending[17]
.sym 20767 soc.cpu.irq_pending[18]
.sym 20770 soc.cpu.irq_pending[27]
.sym 20771 soc.cpu.irq_pending[26]
.sym 20772 soc.cpu.irq_pending[25]
.sym 20773 soc.cpu.irq_pending[24]
.sym 20774 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20776 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20777 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20778 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[3]
.sym 20779 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20780 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 20781 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 20782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 20783 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[0]
.sym 20784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3]
.sym 20786 soc.cpu.cpuregs_rs1[3]
.sym 20788 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 20790 soc.cpu.cpuregs_rs1[13]
.sym 20791 soc.cpu.cpuregs_rs1[20]
.sym 20792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 20793 soc.cpu.irq_mask[17]
.sym 20794 soc.cpu.irq_pending[16]
.sym 20796 soc.cpu.cpuregs_rs1[20]
.sym 20798 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20799 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 20800 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20801 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 20802 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 20803 soc.cpu.cpu_state[4]
.sym 20804 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20805 soc.cpu.reg_pc[19]
.sym 20806 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 20807 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 20808 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 20809 soc.cpu.instr_bne
.sym 20810 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 20811 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 20818 soc.cpu.irq_pending[23]
.sym 20820 soc.cpu.irq_pending[31]
.sym 20821 soc.cpu.irq_mask[23]
.sym 20826 soc.cpu.irq_pending[28]
.sym 20828 soc.cpu.irq_mask[30]
.sym 20829 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20831 soc.cpu.irq_mask[29]
.sym 20838 soc.cpu.irq_mask[19]
.sym 20842 soc.cpu.irq_mask[25]
.sym 20844 soc.cpu.irq_pending[25]
.sym 20845 soc.cpu.irq_pending[30]
.sym 20848 soc.cpu.irq_pending[29]
.sym 20849 soc.cpu.irq_pending[19]
.sym 20851 soc.cpu.irq_pending[23]
.sym 20852 soc.cpu.irq_mask[23]
.sym 20858 soc.cpu.irq_pending[23]
.sym 20859 soc.cpu.irq_mask[23]
.sym 20864 soc.cpu.irq_pending[25]
.sym 20866 soc.cpu.irq_mask[25]
.sym 20871 soc.cpu.irq_mask[30]
.sym 20872 soc.cpu.irq_pending[30]
.sym 20875 soc.cpu.irq_pending[31]
.sym 20876 soc.cpu.irq_pending[29]
.sym 20877 soc.cpu.irq_pending[30]
.sym 20878 soc.cpu.irq_pending[28]
.sym 20881 soc.cpu.irq_pending[25]
.sym 20883 soc.cpu.irq_mask[25]
.sym 20887 soc.cpu.irq_mask[29]
.sym 20888 soc.cpu.irq_pending[29]
.sym 20894 soc.cpu.irq_pending[19]
.sym 20896 soc.cpu.irq_mask[19]
.sym 20897 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20898 clk$SB_IO_IN_$glb_clk
.sym 20899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20900 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 20901 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 20902 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 20903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20904 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 20905 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 20906 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 20907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 20912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 20913 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 20914 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 20917 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20918 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 20923 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20924 soc.cpu.instr_timer
.sym 20925 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 20926 soc.cpu.irq_mask[19]
.sym 20927 soc.cpu.instr_retirq
.sym 20928 soc.cpu.instr_maskirq
.sym 20929 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20930 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 20931 soc.cpu.cpuregs_rs1[28]
.sym 20932 soc.cpu.reg_pc[28]
.sym 20933 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 20934 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 20935 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 20941 soc.cpu.irq_pending[28]
.sym 20942 soc.cpu.irq_mask[16]
.sym 20943 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20948 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20950 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20951 soc.cpu.irq_pending[31]
.sym 20954 soc.cpu.irq_mask[28]
.sym 20955 soc.cpu.irq_mask[26]
.sym 20960 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20963 soc.cpu.irq_pending[26]
.sym 20964 soc.cpu.irq_mask[31]
.sym 20966 soc.cpu.irq_pending[16]
.sym 20972 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 20974 soc.cpu.irq_mask[28]
.sym 20976 soc.cpu.irq_pending[28]
.sym 20980 soc.cpu.irq_mask[16]
.sym 20981 soc.cpu.irq_pending[16]
.sym 20987 soc.cpu.irq_mask[31]
.sym 20989 soc.cpu.irq_pending[31]
.sym 20992 soc.cpu.irq_mask[16]
.sym 20993 soc.cpu.irq_pending[16]
.sym 21000 soc.cpu.irq_pending[26]
.sym 21001 soc.cpu.irq_mask[26]
.sym 21004 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21005 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21006 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21007 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21011 soc.cpu.irq_mask[26]
.sym 21012 soc.cpu.irq_pending[26]
.sym 21016 soc.cpu.irq_mask[31]
.sym 21018 soc.cpu.irq_pending[31]
.sym 21020 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21022 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21023 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 21024 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[0]
.sym 21025 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 21026 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 21027 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 21028 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 21029 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 21030 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 21035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 21036 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 21037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21038 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 21039 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 21041 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 21042 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 21043 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 21044 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21045 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 21046 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 21047 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 21048 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 21049 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21050 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 21051 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21052 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 21053 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 21054 soc.cpu.cpuregs_rs1[30]
.sym 21055 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 21056 soc.cpu.latched_is_lb
.sym 21057 soc.cpu.cpuregs_rs1[31]
.sym 21058 soc.cpu.is_lui_auipc_jal
.sym 21064 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 21065 soc.cpu.irq_pending[26]
.sym 21066 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 21067 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 21070 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 21073 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 21075 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 21076 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 21077 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 21078 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21079 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21080 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[0]
.sym 21081 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 21082 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 21085 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 21086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21088 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 21089 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21090 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 21091 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21092 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[0]
.sym 21093 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21094 soc.cpu.cpu_state[4]
.sym 21095 soc.cpu.cpu_state[3]
.sym 21097 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21098 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21099 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21100 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 21103 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 21104 soc.cpu.cpu_state[3]
.sym 21105 soc.cpu.irq_pending[26]
.sym 21106 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21109 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21110 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 21111 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21112 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21115 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 21117 soc.cpu.cpu_state[4]
.sym 21118 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21121 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 21122 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21123 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 21124 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 21127 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 21128 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 21129 soc.cpu.cpu_state[4]
.sym 21130 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 21133 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 21134 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[0]
.sym 21135 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 21136 soc.cpu.cpu_state[4]
.sym 21139 soc.cpu.cpu_state[4]
.sym 21140 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[0]
.sym 21141 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 21142 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 21143 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 21144 clk$SB_IO_IN_$glb_clk
.sym 21146 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[0]
.sym 21147 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 21148 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[0]
.sym 21149 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[0]
.sym 21150 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 21151 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[0]
.sym 21152 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 21153 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 21154 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 21158 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21159 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 21160 soc.cpu.cpuregs.wen
.sym 21161 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 21163 soc.cpu.is_slli_srli_srai
.sym 21164 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 21165 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 21166 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 21167 soc.cpu.cpu_state[2]
.sym 21169 soc.cpu.cpuregs_rs1[25]
.sym 21171 soc.cpu.cpu_state[2]
.sym 21172 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 21173 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 21174 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 21175 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 21176 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21177 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21178 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 21179 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 21181 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21187 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 21188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 21189 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21191 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 21192 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21193 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 21194 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21195 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 21197 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21198 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 21199 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 21200 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21201 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 21202 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 21207 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21209 soc.cpu.cpu_state[4]
.sym 21210 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21211 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21212 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 21214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 21215 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21216 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21218 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21220 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21221 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21222 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21223 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21226 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21227 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 21228 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 21229 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21232 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21233 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21234 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21235 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21239 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 21240 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21241 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 21244 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 21245 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 21246 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 21247 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21250 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21251 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21252 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 21253 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21256 soc.cpu.cpu_state[4]
.sym 21257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 21258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 21259 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 21262 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21265 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 21266 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21269 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 21270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 21271 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 21272 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 21273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 21274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21275 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21276 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 21278 soc.cpu.decoded_imm[16]
.sym 21282 soc.cpu.cpuregs_wrdata[25]
.sym 21283 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 21284 soc.cpu.cpuregs_rs1[28]
.sym 21285 soc.cpu.instr_retirq
.sym 21286 soc.cpu.cpuregs_rs1[24]
.sym 21290 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 21291 soc.cpu.latched_is_lh
.sym 21292 soc.cpu.cpuregs_rs1[22]
.sym 21294 soc.cpu.cpu_state[4]
.sym 21295 soc.cpu.cpu_state[4]
.sym 21296 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 21297 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 21298 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21299 UART_RX_SB_LUT4_I2_O[3]
.sym 21300 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 21301 soc.cpu.instr_bne
.sym 21302 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21303 soc.cpu.cpu_state[4]
.sym 21304 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 21311 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 21312 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 21314 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21316 soc.cpu.instr_sra_SB_LUT4_I0_O[3]
.sym 21319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 21320 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21321 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 21322 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 21323 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21324 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 21326 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 21327 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 21329 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 21332 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 21333 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21335 soc.cpu.cpu_state[4]
.sym 21336 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21337 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21338 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 21340 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21341 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21343 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 21344 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21345 soc.cpu.cpu_state[4]
.sym 21349 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 21350 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 21351 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21352 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21356 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 21358 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 21361 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21362 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21363 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21364 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 21367 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 21368 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21369 soc.cpu.cpu_state[4]
.sym 21370 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 21373 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 21374 soc.cpu.instr_sra_SB_LUT4_I0_O[3]
.sym 21375 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 21376 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21379 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21380 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21381 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21382 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21385 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21386 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 21387 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 21388 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21389 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21392 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 21395 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 21396 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 21397 soc.cpu.reg_next_pc[0]
.sym 21398 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21401 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21405 soc.cpu.cpu_state[3]
.sym 21406 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 21407 soc.cpu.cpuregs_rs1[30]
.sym 21408 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 21409 soc.cpu.is_lui_auipc_jal
.sym 21410 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21413 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21414 soc.cpu.cpu_state[3]
.sym 21415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 21417 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21419 soc.cpu.instr_retirq
.sym 21420 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 21421 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21422 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21423 soc.cpu.irq_mask[19]
.sym 21425 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21426 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 21427 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 21433 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 21438 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21440 soc.cpu.cpu_state[2]
.sym 21441 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21443 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21446 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 21448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21449 soc.cpu.cpu_state[1]
.sym 21451 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21453 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 21457 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 21459 UART_RX_SB_LUT4_I2_O[3]
.sym 21462 soc.cpu.cpu_state[3]
.sym 21464 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 21466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 21467 UART_RX_SB_LUT4_I2_O[3]
.sym 21468 soc.cpu.cpu_state[1]
.sym 21490 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 21491 soc.cpu.cpu_state[2]
.sym 21492 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 21493 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21502 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 21504 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 21505 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 21508 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21509 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 21510 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21511 soc.cpu.cpu_state[3]
.sym 21512 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21514 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21515 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 21519 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21521 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 21527 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 21528 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21529 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 21530 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 21534 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 21535 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 21537 soc.cpu.cpu_state[1]
.sym 21539 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21540 soc.cpu.is_lui_auipc_jal
.sym 21543 soc.cpu.latched_is_lb
.sym 21547 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21548 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21558 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 21559 soc.cpu.cpu_state[6]
.sym 21564 soc.cpu.cpu_state[4]
.sym 21565 soc.cpu.cpu_state[1]
.sym 21567 soc.cpu.cpu_state[6]
.sym 21574 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 21575 soc.cpu.instr_lb
.sym 21579 soc.cpu.instr_lh
.sym 21580 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 21583 soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 21584 UART_RX_SB_LUT4_I2_O[3]
.sym 21586 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 21587 soc.cpu.cpu_state[2]
.sym 21589 soc.cpu.cpu_state[6]
.sym 21590 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 21591 soc.cpu.cpu_state[2]
.sym 21592 soc.cpu.cpu_state[4]
.sym 21601 soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 21603 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 21604 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 21607 UART_RX_SB_LUT4_I2_O[3]
.sym 21608 soc.cpu.cpu_state[1]
.sym 21609 soc.cpu.cpu_state[6]
.sym 21626 soc.cpu.instr_lb
.sym 21628 soc.cpu.cpu_state[6]
.sym 21631 soc.cpu.instr_lh
.sym 21633 soc.cpu.cpu_state[6]
.sym 21635 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21637 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21638 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 21640 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21643 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21644 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21645 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 21651 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 21652 soc.cpu.cpuregs.wen
.sym 21653 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 21655 soc.cpu.cpuregs_wrdata[21]
.sym 21656 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 21658 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 21660 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 21661 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 21662 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21663 soc.cpu.instr_sub
.sym 21666 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21667 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21668 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 21669 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 21671 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21672 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21680 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 21681 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 21682 soc.cpu.instr_lb
.sym 21683 soc.cpu.cpu_state[6]
.sym 21684 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21686 soc.cpu.instr_lh
.sym 21687 soc.cpu.mem_do_rinst
.sym 21688 soc.cpu.instr_lbu
.sym 21690 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21691 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 21694 soc.cpu.instr_lw
.sym 21695 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 21696 UART_RX_SB_LUT4_I2_O[3]
.sym 21701 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 21703 soc.cpu.instr_lhu
.sym 21704 soc.cpu.instr_beq
.sym 21705 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 21706 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21707 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 21709 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21712 soc.cpu.instr_beq
.sym 21713 soc.cpu.instr_lh
.sym 21714 soc.cpu.instr_lbu
.sym 21715 soc.cpu.instr_lb
.sym 21718 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21720 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21724 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21725 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 21726 soc.cpu.cpu_state[6]
.sym 21730 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 21731 soc.cpu.instr_lw
.sym 21732 UART_RX_SB_LUT4_I2_O[3]
.sym 21733 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 21736 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 21737 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 21738 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 21739 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 21742 soc.cpu.instr_lh
.sym 21744 soc.cpu.instr_lhu
.sym 21745 soc.cpu.instr_lw
.sym 21749 soc.cpu.mem_do_rinst
.sym 21750 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21758 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21760 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21761 soc.cpu.instr_sltiu
.sym 21762 soc.cpu.instr_bge
.sym 21763 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 21764 soc.cpu.instr_slti
.sym 21765 soc.cpu.instr_slt
.sym 21766 soc.cpu.instr_bltu_SB_LUT4_I0_O[3]
.sym 21767 soc.cpu.instr_sltu
.sym 21768 soc.cpu.instr_bne
.sym 21769 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21772 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21773 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 21774 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 21778 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 21779 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21780 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 21781 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 21782 soc.cpu.cpu_state[2]
.sym 21787 soc.cpu.cpu_state[4]
.sym 21789 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 21790 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21792 soc.cpu.instr_bne
.sym 21793 soc.cpu.cpu_state[4]
.sym 21794 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21795 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 21796 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21804 soc.cpu.instr_sb
.sym 21805 soc.cpu.instr_bltu_SB_LUT4_I0_O[1]
.sym 21806 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21808 soc.cpu.instr_sh
.sym 21809 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21810 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21813 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 21814 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 21815 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21816 soc.cpu.instr_sh
.sym 21820 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21821 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 21822 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21823 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21827 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 21828 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 21829 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21831 soc.cpu.instr_bltu_SB_LUT4_I0_O[3]
.sym 21832 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21835 soc.cpu.instr_sb
.sym 21836 soc.cpu.instr_sh
.sym 21837 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 21838 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 21841 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21842 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21843 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21844 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21847 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21848 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21854 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21855 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21856 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21859 soc.cpu.instr_sb
.sym 21860 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 21861 soc.cpu.instr_sh
.sym 21862 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 21865 soc.cpu.instr_bltu_SB_LUT4_I0_O[1]
.sym 21866 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 21867 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 21868 soc.cpu.instr_bltu_SB_LUT4_I0_O[3]
.sym 21872 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21874 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21877 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21878 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21879 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21880 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21881 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21884 soc.cpu.instr_sub
.sym 21885 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21886 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 21887 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 21888 soc.cpu.instr_sll
.sym 21889 soc.cpu.instr_and
.sym 21890 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 21891 soc.cpu.instr_add
.sym 21892 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21896 soc.cpu.cpu_state[6]
.sym 21897 soc.cpu.instr_sltu
.sym 21898 soc.cpu.is_alu_reg_imm
.sym 21899 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 21900 soc.cpu.cpu_state[3]
.sym 21901 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21902 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21903 soc.cpu.instr_sltiu
.sym 21905 soc.cpu.instr_bge
.sym 21906 soc.cpu.cpu_state[6]
.sym 21909 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21914 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 21917 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21918 soc.cpu.instr_bne
.sym 21925 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 21926 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 21930 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 21933 soc.cpu.instr_andi
.sym 21934 soc.cpu.instr_jalr
.sym 21935 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21936 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 21937 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 21938 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21940 soc.cpu.instr_srli
.sym 21941 soc.cpu.instr_or
.sym 21943 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21945 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21946 soc.cpu.instr_and
.sym 21948 soc.cpu.instr_srli
.sym 21949 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 21950 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21951 soc.cpu.is_alu_reg_imm
.sym 21952 soc.cpu.instr_srl
.sym 21954 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21955 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 21958 soc.cpu.instr_or
.sym 21959 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 21960 soc.cpu.instr_srl
.sym 21961 soc.cpu.instr_and
.sym 21964 soc.cpu.instr_andi
.sym 21965 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21966 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 21967 soc.cpu.instr_srli
.sym 21970 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21971 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 21972 soc.cpu.instr_srl
.sym 21973 soc.cpu.instr_srli
.sym 21976 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 21977 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 21978 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 21979 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 21982 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21984 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21988 soc.cpu.is_alu_reg_imm
.sym 21989 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21990 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 21991 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21994 soc.cpu.instr_jalr
.sym 21995 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21997 soc.cpu.is_alu_reg_imm
.sym 22000 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 22001 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22002 soc.cpu.is_alu_reg_imm
.sym 22003 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22004 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22007 soc.cpu.instr_or
.sym 22008 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 22009 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22010 soc.cpu.instr_srl
.sym 22011 soc.cpu.instr_xor
.sym 22013 soc.cpu.instr_xori
.sym 22014 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 22016 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 22020 UART_RX_SB_LUT4_I2_O[3]
.sym 22022 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 22025 UART_RX_SB_LUT4_I2_O[3]
.sym 22028 soc.cpu.mem_do_rinst
.sym 22030 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 22032 soc.cpu.is_lui_auipc_jal
.sym 22033 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22039 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22048 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 22049 soc.cpu.instr_addi
.sym 22050 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22053 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22055 soc.cpu.is_alu_reg_imm
.sym 22056 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22057 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22058 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22060 soc.cpu.instr_lhu
.sym 22061 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 22070 soc.cpu.instr_xori
.sym 22071 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 22077 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 22078 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22079 soc.cpu.instr_ori
.sym 22081 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 22082 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22083 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 22084 soc.cpu.is_alu_reg_imm
.sym 22087 soc.cpu.is_alu_reg_imm
.sym 22089 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22094 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22095 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 22099 soc.cpu.instr_lhu
.sym 22100 soc.cpu.instr_ori
.sym 22101 soc.cpu.instr_addi
.sym 22102 soc.cpu.instr_xori
.sym 22105 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22106 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 22107 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 22108 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22111 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22114 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 22117 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 22118 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22119 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 22123 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22124 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 22125 soc.cpu.is_alu_reg_imm
.sym 22126 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 22127 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22129 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22142 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22144 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22147 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 22149 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 22151 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 22160 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22692 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 22737 soc.cpu.irq_mask[7]
.sym 22738 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 22743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[3]
.sym 22744 soc.cpu.irq_mask[4]
.sym 22865 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 22871 iomem_wdata[4]
.sym 22872 iomem_wdata[11]
.sym 22904 soc.cpu.resetn_SB_LUT4_I3_O
.sym 22905 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 22915 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 22916 soc.cpu.cpu_state[3]
.sym 23019 iomem_addr[14]
.sym 23021 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 23022 $PACKER_VCC_NET
.sym 23023 soc.cpu.cpu_state[4]
.sym 23024 iomem_wdata[15]
.sym 23025 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 23028 iomem_wdata[14]
.sym 23029 soc.cpu.cpu_state[4]
.sym 23030 iomem_addr[3]
.sym 23031 iomem_addr[5]
.sym 23032 iomem_wdata[14]
.sym 23034 soc.cpu.reg_next_pc[0]
.sym 23037 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 23050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 23051 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]
.sym 23054 soc.cpu.decoded_imm[0]
.sym 23055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 23056 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 23058 soc.cpu.irq_pending[0]
.sym 23059 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[2]
.sym 23060 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23063 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]
.sym 23064 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23069 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[1]
.sym 23071 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 23072 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 23074 soc.cpu.cpu_state[4]
.sym 23075 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 23076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23077 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 23078 soc.cpu.cpu_state[2]
.sym 23079 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 23080 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23081 soc.cpu.cpu_state[3]
.sym 23083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23086 soc.cpu.irq_pending[0]
.sym 23089 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 23090 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 23091 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23092 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 23095 soc.cpu.cpu_state[3]
.sym 23096 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23097 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 23098 soc.cpu.cpu_state[4]
.sym 23102 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 23104 soc.cpu.decoded_imm[0]
.sym 23113 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23114 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 23115 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[1]
.sym 23116 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[2]
.sym 23119 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]
.sym 23120 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]
.sym 23122 soc.cpu.cpu_state[4]
.sym 23125 soc.cpu.cpu_state[2]
.sym 23126 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 23127 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 23129 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 23130 clk$SB_IO_IN_$glb_clk
.sym 23140 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 23141 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 23142 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 23143 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 23146 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 23147 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23148 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 23149 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 23150 iomem_addr[10]
.sym 23151 iomem_addr[6]
.sym 23152 iomem_wdata[9]
.sym 23153 iomem_wdata[2]
.sym 23154 iomem_addr[14]
.sym 23155 iomem_wdata[11]
.sym 23156 soc.cpu.irq_mask[7]
.sym 23157 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 23162 soc.cpu.count_cycle[9]
.sym 23167 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23175 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23177 soc.cpu.irq_mask[7]
.sym 23178 soc.cpu.cpu_state[2]
.sym 23179 soc.cpu.instr_lui
.sym 23182 soc.cpu.decoded_imm[0]
.sym 23185 soc.cpu.is_lui_auipc_jal
.sym 23186 soc.cpu.cpuregs_rs1[0]
.sym 23192 soc.cpu.instr_retirq
.sym 23193 soc.cpu.timer[7]
.sym 23194 soc.cpu.reg_next_pc[0]
.sym 23195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23196 soc.cpu.instr_maskirq
.sym 23198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23199 soc.cpu.cpuregs_rs1[7]
.sym 23200 soc.cpu.cpuregs_rs1[4]
.sym 23201 soc.cpu.instr_timer
.sym 23208 soc.cpu.timer[7]
.sym 23209 soc.cpu.instr_timer
.sym 23212 soc.cpu.is_lui_auipc_jal
.sym 23213 soc.cpu.cpuregs_rs1[0]
.sym 23214 soc.cpu.reg_next_pc[0]
.sym 23215 soc.cpu.instr_lui
.sym 23219 soc.cpu.reg_next_pc[0]
.sym 23220 soc.cpu.decoded_imm[0]
.sym 23224 soc.cpu.instr_maskirq
.sym 23225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23226 soc.cpu.cpu_state[2]
.sym 23227 soc.cpu.irq_mask[7]
.sym 23231 soc.cpu.cpuregs_rs1[7]
.sym 23239 soc.cpu.cpuregs_rs1[0]
.sym 23242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23243 soc.cpu.cpuregs_rs1[7]
.sym 23244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23245 soc.cpu.instr_retirq
.sym 23251 soc.cpu.cpuregs_rs1[4]
.sym 23252 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23253 clk$SB_IO_IN_$glb_clk
.sym 23254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23265 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23267 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 23268 soc.cpu.decoded_imm[0]
.sym 23269 soc.cpu.irq_mask[0]
.sym 23270 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 23272 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23273 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 23274 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 23275 $PACKER_VCC_NET
.sym 23276 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 23277 soc.memory.rdata_0[9]
.sym 23278 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 23279 soc.cpu.cpuregs_rs1[3]
.sym 23283 soc.cpu.timer[1]
.sym 23284 $PACKER_VCC_NET
.sym 23285 soc.cpu.cpuregs_rs1[7]
.sym 23287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 23288 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 23290 soc.cpu.irq_mask[4]
.sym 23299 soc.cpu.irq_pending[6]
.sym 23300 soc.cpu.cpu_state[2]
.sym 23301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 23304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 23305 soc.cpu.cpuregs_rs1[3]
.sym 23306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[1]
.sym 23307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 23309 soc.cpu.timer[1]
.sym 23312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23314 soc.cpu.cpuregs_rs1[6]
.sym 23315 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[3]
.sym 23320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[0]
.sym 23321 soc.cpu.instr_timer
.sym 23322 soc.cpu.instr_maskirq
.sym 23323 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23324 soc.cpu.cpuregs_rs1[1]
.sym 23325 soc.cpu.instr_retirq
.sym 23326 soc.cpu.irq_mask[6]
.sym 23329 soc.cpu.timer[1]
.sym 23330 soc.cpu.instr_maskirq
.sym 23331 soc.cpu.instr_timer
.sym 23332 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23335 soc.cpu.irq_pending[6]
.sym 23336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 23337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 23338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 23343 soc.cpu.instr_retirq
.sym 23344 soc.cpu.cpuregs_rs1[1]
.sym 23347 soc.cpu.cpuregs_rs1[1]
.sym 23354 soc.cpu.instr_maskirq
.sym 23356 soc.cpu.irq_mask[6]
.sym 23362 soc.cpu.cpuregs_rs1[3]
.sym 23367 soc.cpu.cpuregs_rs1[6]
.sym 23371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[1]
.sym 23372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[3]
.sym 23373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[0]
.sym 23374 soc.cpu.cpu_state[2]
.sym 23375 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23376 clk$SB_IO_IN_$glb_clk
.sym 23377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23390 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 23392 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 23393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 23394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[1]
.sym 23395 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 23396 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 23397 $PACKER_VCC_NET
.sym 23398 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23401 soc.cpu.reg_pc[2]
.sym 23402 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 23404 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 23405 soc.cpu.cpu_state[3]
.sym 23406 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23410 soc.cpu.irq_pending[7]
.sym 23411 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 23412 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23413 soc.cpu.irq_pending[2]
.sym 23419 soc.cpu.irq_pending[3]
.sym 23422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 23423 soc.cpu.cpu_state[2]
.sym 23424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23428 soc.cpu.irq_mask[7]
.sym 23429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2[2]
.sym 23430 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23432 soc.cpu.irq_mask[3]
.sym 23433 soc.cpu.irq_mask[6]
.sym 23434 soc.cpu.instr_retirq
.sym 23436 soc.cpu.irq_pending[7]
.sym 23437 soc.cpu.irq_pending[2]
.sym 23438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23440 soc.cpu.cpuregs_rs1[11]
.sym 23441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2[1]
.sym 23445 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23446 soc.cpu.irq_pending[6]
.sym 23452 soc.cpu.irq_mask[3]
.sym 23454 soc.cpu.irq_pending[3]
.sym 23458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2[2]
.sym 23459 soc.cpu.cpu_state[2]
.sym 23461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2[1]
.sym 23464 soc.cpu.irq_pending[2]
.sym 23465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 23467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23471 soc.cpu.irq_pending[6]
.sym 23472 soc.cpu.irq_mask[6]
.sym 23476 soc.cpu.irq_mask[3]
.sym 23478 soc.cpu.irq_pending[3]
.sym 23482 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 23484 soc.cpu.irq_pending[7]
.sym 23485 soc.cpu.irq_mask[7]
.sym 23490 soc.cpu.irq_pending[6]
.sym 23491 soc.cpu.irq_mask[6]
.sym 23494 soc.cpu.cpuregs_rs1[11]
.sym 23495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23497 soc.cpu.instr_retirq
.sym 23498 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23499 clk$SB_IO_IN_$glb_clk
.sym 23500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23509 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 23512 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 23513 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 23514 iomem_addr[5]
.sym 23515 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 23516 soc.cpu.cpu_state[4]
.sym 23518 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 23519 iomem_addr[11]
.sym 23520 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 23522 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 23523 $PACKER_VCC_NET
.sym 23524 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 23525 soc.cpu.instr_sub
.sym 23526 soc.cpu.reg_next_pc[0]
.sym 23527 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 23528 soc.cpu.irq_pending[4]
.sym 23530 soc.cpu.cpu_state[4]
.sym 23531 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 23532 soc.cpu.irq_pending[8]
.sym 23533 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 23535 soc.cpu.irq_mask[2]
.sym 23536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 23543 soc.cpu.instr_timer
.sym 23544 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23546 soc.cpu.instr_timer
.sym 23547 soc.cpu.irq_mask[11]
.sym 23548 soc.cpu.instr_maskirq
.sym 23551 soc.cpu.timer[5]
.sym 23552 soc.cpu.irq_pending[5]
.sym 23553 soc.cpu.irq_pending[6]
.sym 23554 soc.cpu.irq_pending[7]
.sym 23555 soc.cpu.cpuregs_rs1[5]
.sym 23556 soc.cpu.instr_retirq
.sym 23557 soc.cpu.irq_pending[4]
.sym 23558 soc.cpu.cpuregs_rs1[11]
.sym 23559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 23561 soc.cpu.timer[11]
.sym 23562 soc.cpu.cpuregs_rs1[2]
.sym 23566 soc.cpu.irq_mask[5]
.sym 23569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 23577 soc.cpu.cpuregs_rs1[5]
.sym 23584 soc.cpu.cpuregs_rs1[2]
.sym 23588 soc.cpu.irq_mask[5]
.sym 23590 soc.cpu.irq_pending[5]
.sym 23593 soc.cpu.instr_timer
.sym 23594 soc.cpu.instr_maskirq
.sym 23595 soc.cpu.irq_mask[5]
.sym 23596 soc.cpu.timer[5]
.sym 23599 soc.cpu.irq_pending[4]
.sym 23600 soc.cpu.irq_pending[7]
.sym 23601 soc.cpu.irq_pending[6]
.sym 23602 soc.cpu.irq_pending[5]
.sym 23606 soc.cpu.cpuregs_rs1[11]
.sym 23611 soc.cpu.instr_timer
.sym 23612 soc.cpu.timer[11]
.sym 23613 soc.cpu.instr_maskirq
.sym 23614 soc.cpu.irq_mask[11]
.sym 23617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 23618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 23619 soc.cpu.instr_retirq
.sym 23620 soc.cpu.cpuregs_rs1[5]
.sym 23621 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23622 clk$SB_IO_IN_$glb_clk
.sym 23623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23637 soc.cpu.instr_timer
.sym 23639 soc.cpu.instr_sub
.sym 23640 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23642 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 23644 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 23647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 23648 soc.cpu.cpuregs_rs1[2]
.sym 23649 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 23650 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 23653 soc.cpu.cpuregs_wrdata[7]
.sym 23654 soc.cpu.cpuregs_wrdata[3]
.sym 23655 soc.cpu.cpuregs_wrdata[11]
.sym 23658 soc.cpu.cpu_state[3]
.sym 23659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 23665 soc.cpu.irq_mask[5]
.sym 23670 soc.cpu.irq_mask[11]
.sym 23672 soc.cpu.irq_pending[4]
.sym 23674 soc.cpu.irq_mask[2]
.sym 23675 soc.cpu.irq_pending[5]
.sym 23676 soc.cpu.irq_mask[8]
.sym 23681 soc.cpu.irq_mask[7]
.sym 23682 soc.cpu.irq_pending[8]
.sym 23687 soc.cpu.irq_mask[4]
.sym 23688 soc.cpu.irq_pending[2]
.sym 23692 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23693 soc.cpu.irq_pending[7]
.sym 23695 soc.cpu.irq_pending[11]
.sym 23698 soc.cpu.irq_mask[4]
.sym 23699 soc.cpu.irq_pending[4]
.sym 23700 soc.cpu.irq_mask[7]
.sym 23701 soc.cpu.irq_pending[7]
.sym 23706 soc.cpu.irq_pending[8]
.sym 23707 soc.cpu.irq_mask[8]
.sym 23710 soc.cpu.irq_mask[5]
.sym 23713 soc.cpu.irq_pending[5]
.sym 23716 soc.cpu.irq_mask[11]
.sym 23718 soc.cpu.irq_pending[11]
.sym 23724 soc.cpu.irq_mask[7]
.sym 23725 soc.cpu.irq_pending[7]
.sym 23728 soc.cpu.irq_pending[2]
.sym 23729 soc.cpu.irq_mask[2]
.sym 23735 soc.cpu.irq_pending[11]
.sym 23737 soc.cpu.irq_mask[11]
.sym 23740 soc.cpu.irq_pending[4]
.sym 23743 soc.cpu.irq_mask[4]
.sym 23744 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23745 clk$SB_IO_IN_$glb_clk
.sym 23746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23757 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 23758 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 23759 soc.cpu.irq_pending[14]
.sym 23760 soc.cpu.mem_la_wdata[1]
.sym 23761 soc.cpu.decoded_imm[4]
.sym 23764 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 23765 soc.cpu.irq_pending[5]
.sym 23767 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 23769 iomem_addr[7]
.sym 23770 soc.cpu.decoded_imm[1]
.sym 23771 soc.cpu.cpuregs_rs1[3]
.sym 23772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[0]
.sym 23774 soc.cpu.cpuregs_wrdata[8]
.sym 23775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23776 $PACKER_VCC_NET
.sym 23777 soc.cpu.cpuregs_rs1[7]
.sym 23778 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 23779 soc.cpu.cpuregs_wrdata[4]
.sym 23780 soc.cpu.irq_pending[11]
.sym 23781 soc.cpu.cpuregs_wrdata[5]
.sym 23782 soc.cpu.irq_pending[4]
.sym 23790 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23791 soc.cpu.irq_mask[8]
.sym 23792 soc.cpu.cpuregs_rs1[8]
.sym 23793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23794 soc.cpu.cpu_state[2]
.sym 23797 soc.cpu.irq_pending[8]
.sym 23798 soc.cpu.timer[8]
.sym 23799 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 23800 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 23801 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 23802 soc.cpu.irq_pending[11]
.sym 23804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23805 soc.cpu.cpu_state[4]
.sym 23806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 23808 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 23809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23810 soc.cpu.cpu_state[3]
.sym 23811 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 23812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23813 soc.cpu.instr_timer
.sym 23815 soc.cpu.instr_maskirq
.sym 23816 soc.cpu.irq_pending[1]
.sym 23817 soc.cpu.instr_retirq
.sym 23818 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 23819 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 23821 soc.cpu.cpuregs_rs1[8]
.sym 23822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23823 soc.cpu.instr_retirq
.sym 23824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23827 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 23828 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 23829 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 23830 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 23833 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 23835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23836 soc.cpu.irq_pending[1]
.sym 23840 soc.cpu.cpuregs_rs1[8]
.sym 23845 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 23846 soc.cpu.cpu_state[4]
.sym 23847 soc.cpu.cpu_state[3]
.sym 23848 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 23851 soc.cpu.irq_mask[8]
.sym 23852 soc.cpu.instr_maskirq
.sym 23853 soc.cpu.timer[8]
.sym 23854 soc.cpu.instr_timer
.sym 23857 soc.cpu.irq_pending[8]
.sym 23858 soc.cpu.irq_mask[8]
.sym 23863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23864 soc.cpu.cpu_state[2]
.sym 23865 soc.cpu.irq_pending[11]
.sym 23866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 23867 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23868 clk$SB_IO_IN_$glb_clk
.sym 23869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23881 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 23882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 23883 $PACKER_VCC_NET
.sym 23886 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 23887 soc.cpu.reg_pc[7]
.sym 23890 soc.cpu.cpu_state[2]
.sym 23891 soc.cpu.cpuregs_rs1[11]
.sym 23892 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 23894 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 23895 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 23896 soc.cpu.cpu_state[3]
.sym 23897 soc.cpu.cpuregs_wrdata[13]
.sym 23898 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23899 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 23900 soc.cpu.cpuregs_wrdata[12]
.sym 23901 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 23902 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 23903 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 23904 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23911 soc.cpu.instr_retirq
.sym 23912 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 23916 soc.cpu.cpu_state[2]
.sym 23917 soc.cpu.cpu_state[4]
.sym 23918 soc.cpu.irq_pending[10]
.sym 23919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 23920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23921 soc.cpu.irq_pending[13]
.sym 23922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[1]
.sym 23923 soc.cpu.instr_timer
.sym 23924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 23925 soc.cpu.instr_maskirq
.sym 23926 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 23927 soc.cpu.cpu_state[3]
.sym 23928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 23930 soc.cpu.cpuregs_rs1[10]
.sym 23931 soc.cpu.timer[10]
.sym 23932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[0]
.sym 23935 soc.cpu.cpu_state[3]
.sym 23936 soc.cpu.cpuregs_rs1[9]
.sym 23938 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23939 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 23940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[3]
.sym 23942 soc.cpu.irq_mask[10]
.sym 23944 soc.cpu.irq_mask[10]
.sym 23945 soc.cpu.instr_maskirq
.sym 23946 soc.cpu.timer[10]
.sym 23947 soc.cpu.instr_timer
.sym 23950 soc.cpu.cpu_state[3]
.sym 23951 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 23952 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 23953 soc.cpu.cpu_state[4]
.sym 23956 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[3]
.sym 23957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[0]
.sym 23958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[1]
.sym 23959 soc.cpu.cpu_state[2]
.sym 23962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 23963 soc.cpu.instr_retirq
.sym 23964 soc.cpu.cpuregs_rs1[10]
.sym 23970 soc.cpu.cpuregs_rs1[9]
.sym 23974 soc.cpu.irq_pending[10]
.sym 23975 soc.cpu.cpu_state[3]
.sym 23976 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 23977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 23981 soc.cpu.irq_pending[13]
.sym 23982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 23983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 23988 soc.cpu.cpuregs_rs1[10]
.sym 23990 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 23992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24005 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 24006 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 24007 soc.cpu.decoded_imm[19]
.sym 24008 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24010 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 24011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[3]
.sym 24012 iomem_addr[6]
.sym 24013 soc.cpu.cpu_state[4]
.sym 24014 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 24015 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 24016 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 24017 soc.cpu.instr_sub
.sym 24019 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 24020 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24021 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 24022 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24023 soc.cpu.reg_next_pc[0]
.sym 24024 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24025 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 24026 soc.cpu.instr_sub
.sym 24027 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 24028 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24034 soc.cpu.irq_pending[8]
.sym 24037 soc.cpu.irq_mask[14]
.sym 24038 soc.cpu.irq_mask[13]
.sym 24041 soc.cpu.irq_pending[10]
.sym 24044 soc.cpu.irq_pending[13]
.sym 24045 soc.cpu.irq_pending[9]
.sym 24046 soc.cpu.irq_mask[9]
.sym 24049 soc.cpu.irq_mask[10]
.sym 24050 soc.cpu.irq_pending[11]
.sym 24052 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24053 soc.cpu.irq_pending[9]
.sym 24059 soc.cpu.irq_pending[14]
.sym 24068 soc.cpu.irq_mask[14]
.sym 24069 soc.cpu.irq_pending[14]
.sym 24073 soc.cpu.irq_mask[14]
.sym 24076 soc.cpu.irq_pending[14]
.sym 24080 soc.cpu.irq_pending[13]
.sym 24081 soc.cpu.irq_mask[13]
.sym 24087 soc.cpu.irq_mask[9]
.sym 24088 soc.cpu.irq_pending[9]
.sym 24093 soc.cpu.irq_mask[13]
.sym 24094 soc.cpu.irq_pending[13]
.sym 24097 soc.cpu.irq_mask[9]
.sym 24100 soc.cpu.irq_pending[9]
.sym 24103 soc.cpu.irq_pending[11]
.sym 24104 soc.cpu.irq_pending[10]
.sym 24105 soc.cpu.irq_pending[8]
.sym 24106 soc.cpu.irq_pending[9]
.sym 24110 soc.cpu.irq_mask[10]
.sym 24111 soc.cpu.irq_pending[10]
.sym 24113 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24129 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24131 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 24135 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24138 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 24139 soc.cpu.decoded_imm[24]
.sym 24140 soc.cpu.cpuregs_rs1[2]
.sym 24141 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 24142 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 24143 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 24144 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 24145 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 24146 soc.cpu.cpuregs_wrdata[7]
.sym 24147 soc.cpu.cpuregs_wrdata[11]
.sym 24148 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24149 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 24150 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 24151 soc.cpu.cpuregs_wrdata[3]
.sym 24157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24158 soc.cpu.irq_pending[0]
.sym 24159 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24160 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 24161 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 24162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 24163 soc.cpu.irq_mask[10]
.sym 24164 soc.cpu.irq_pending[10]
.sym 24165 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 24166 soc.cpu.irq_mask[0]
.sym 24168 soc.cpu.irq_pending[9]
.sym 24169 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 24170 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 24171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 24172 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 24174 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 24176 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 24177 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 24178 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24179 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 24180 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24182 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[0]
.sym 24183 soc.cpu.cpu_state[4]
.sym 24184 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24185 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 24186 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 24187 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 24188 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 24190 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 24191 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 24192 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[0]
.sym 24193 soc.cpu.cpu_state[4]
.sym 24196 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24197 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24198 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 24199 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 24202 soc.cpu.irq_mask[0]
.sym 24203 soc.cpu.irq_pending[0]
.sym 24205 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 24209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 24211 soc.cpu.irq_pending[9]
.sym 24214 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 24215 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 24216 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 24217 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24220 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 24221 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 24222 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 24223 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 24227 soc.cpu.irq_pending[10]
.sym 24228 soc.cpu.irq_mask[10]
.sym 24232 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 24233 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 24234 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 24235 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 24236 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24251 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24252 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 24253 soc.cpu.cpuregs_rs1[10]
.sym 24254 soc.cpu.reg_pc[30]
.sym 24256 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 24257 soc.cpu.reg_pc[16]
.sym 24258 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 24259 soc.cpu.reg_pc[16]
.sym 24260 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 24261 soc.cpu.cpuregs_rs1[10]
.sym 24262 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 24264 $PACKER_VCC_NET
.sym 24265 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 24266 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 24267 soc.cpu.cpuregs_wrdata[8]
.sym 24268 soc.cpu.cpuregs_rs1[7]
.sym 24269 soc.cpu.cpuregs_wrdata[5]
.sym 24270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[0]
.sym 24271 soc.cpu.cpuregs_wrdata[4]
.sym 24272 soc.cpu.cpuregs_rs1[3]
.sym 24273 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 24274 $PACKER_VCC_NET
.sym 24280 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24281 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24282 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 24283 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[0]
.sym 24284 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 24285 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 24286 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24288 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24289 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 24290 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 24291 soc.cpu.cpu_state[4]
.sym 24292 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 24293 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 24294 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 24295 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 24297 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 24298 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 24299 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 24300 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24301 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24302 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 24303 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 24304 soc.cpu.irq_pending[1]
.sym 24305 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 24306 soc.cpu.cpu_state[3]
.sym 24307 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24309 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 24310 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24311 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 24313 soc.cpu.cpu_state[4]
.sym 24314 soc.cpu.cpu_state[3]
.sym 24315 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 24316 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 24319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24320 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24321 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24322 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 24325 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24326 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24327 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 24328 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24331 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 24332 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 24333 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24334 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24337 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 24340 soc.cpu.irq_pending[1]
.sym 24343 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 24344 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 24345 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 24346 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 24349 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 24350 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 24351 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 24352 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 24355 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[0]
.sym 24356 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 24357 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 24358 soc.cpu.cpu_state[4]
.sym 24359 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24372 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 24373 soc.cpu.instr_sub
.sym 24374 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24375 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24376 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 24379 soc.cpu.cpu_state[2]
.sym 24380 soc.cpu.irq_pending[15]
.sym 24381 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 24384 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 24385 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 24386 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24387 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 24388 soc.cpu.cpuregs_wrdata[12]
.sym 24389 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 24390 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24391 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 24392 soc.cpu.cpu_state[3]
.sym 24393 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 24394 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 24395 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 24396 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24397 soc.cpu.cpuregs_wrdata[13]
.sym 24403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 24404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24406 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 24407 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 24409 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 24410 soc.cpu.irq_pending[22]
.sym 24414 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24415 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 24417 soc.cpu.cpu_state[4]
.sym 24418 soc.cpu.irq_pending[22]
.sym 24419 soc.cpu.irq_mask[21]
.sym 24422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 24423 soc.cpu.irq_mask[22]
.sym 24426 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 24427 soc.cpu.irq_pending[21]
.sym 24428 soc.cpu.irq_pending[24]
.sym 24430 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24431 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 24434 soc.cpu.cpu_state[3]
.sym 24437 soc.cpu.irq_pending[21]
.sym 24438 soc.cpu.irq_mask[21]
.sym 24442 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 24443 soc.cpu.cpu_state[3]
.sym 24444 soc.cpu.cpu_state[4]
.sym 24445 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24448 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 24449 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 24450 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 24451 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 24454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 24455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 24456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24457 soc.cpu.irq_pending[22]
.sym 24460 soc.cpu.irq_mask[22]
.sym 24463 soc.cpu.irq_pending[22]
.sym 24466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24467 soc.cpu.irq_pending[24]
.sym 24468 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 24469 soc.cpu.cpu_state[3]
.sym 24472 soc.cpu.irq_mask[21]
.sym 24473 soc.cpu.irq_pending[21]
.sym 24480 soc.cpu.irq_pending[22]
.sym 24481 soc.cpu.irq_mask[22]
.sym 24482 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24485 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 24486 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24487 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 24488 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24489 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 24490 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 24491 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24492 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[1]
.sym 24494 iomem_addr[14]
.sym 24497 soc.cpu.cpuregs_rs1[8]
.sym 24498 iomem_addr[15]
.sym 24501 soc.cpu.instr_bne
.sym 24502 soc.cpu.cpu_state[4]
.sym 24503 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 24504 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 24505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[1]
.sym 24506 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24507 soc.cpu.cpuregs_rs1[4]
.sym 24508 soc.cpu.cpu_state[4]
.sym 24509 soc.cpu.instr_lui
.sym 24510 soc.cpu.cpu_state[3]
.sym 24511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 24512 soc.cpu.cpuregs_waddr[4]
.sym 24513 soc.cpu.instr_sub
.sym 24514 soc.cpu.cpuregs_waddr[3]
.sym 24515 soc.cpu.cpuregs_waddr[0]
.sym 24516 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24517 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24518 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 24519 soc.cpu.reg_next_pc[0]
.sym 24520 soc.cpu.reg_pc[26]
.sym 24526 soc.cpu.irq_pending[21]
.sym 24527 soc.cpu.reg_pc[26]
.sym 24528 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 24533 soc.cpu.irq_pending[22]
.sym 24535 soc.cpu.instr_lui
.sym 24538 soc.cpu.irq_mask[19]
.sym 24539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3]
.sym 24540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[0]
.sym 24541 soc.cpu.is_lui_auipc_jal
.sym 24542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 24543 soc.cpu.cpu_state[4]
.sym 24544 soc.cpu.irq_mask[20]
.sym 24546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24548 soc.cpu.irq_pending[20]
.sym 24549 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24550 soc.cpu.irq_pending[23]
.sym 24551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 24552 soc.cpu.cpu_state[3]
.sym 24553 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 24554 soc.cpu.cpuregs_rs1[26]
.sym 24555 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24556 soc.cpu.irq_pending[20]
.sym 24557 soc.cpu.irq_pending[19]
.sym 24559 soc.cpu.is_lui_auipc_jal
.sym 24560 soc.cpu.reg_pc[26]
.sym 24561 soc.cpu.instr_lui
.sym 24562 soc.cpu.cpuregs_rs1[26]
.sym 24565 soc.cpu.irq_pending[20]
.sym 24567 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24568 soc.cpu.irq_mask[20]
.sym 24571 soc.cpu.irq_pending[20]
.sym 24572 soc.cpu.irq_pending[22]
.sym 24573 soc.cpu.irq_pending[21]
.sym 24574 soc.cpu.irq_pending[23]
.sym 24577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[0]
.sym 24578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 24579 soc.cpu.cpu_state[3]
.sym 24580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3]
.sym 24583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 24584 soc.cpu.cpu_state[4]
.sym 24585 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 24586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 24589 soc.cpu.irq_pending[20]
.sym 24590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24591 soc.cpu.cpu_state[4]
.sym 24592 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24595 soc.cpu.irq_pending[20]
.sym 24597 soc.cpu.irq_mask[20]
.sym 24601 soc.cpu.irq_mask[19]
.sym 24602 soc.cpu.irq_pending[19]
.sym 24603 soc.cpu.irq_pending[20]
.sym 24604 soc.cpu.irq_mask[20]
.sym 24605 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24607 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24608 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 24609 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 24610 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24611 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 24612 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24613 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24614 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24615 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24618 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 24619 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 24620 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 24622 soc.cpu.instr_maskirq
.sym 24624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 24625 soc.cpu.irq_mask[19]
.sym 24626 soc.cpu.cpuregs_rs1[1]
.sym 24627 soc.cpu.irq_pending[21]
.sym 24629 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 24630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 24631 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24632 soc.cpu.cpuregs_wrdata[3]
.sym 24633 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 24634 soc.cpu.cpuregs_wrdata[7]
.sym 24635 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 24636 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24637 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 24638 soc.cpu.cpuregs_wrdata[10]
.sym 24639 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24640 soc.cpu.cpuregs_wrdata[11]
.sym 24641 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 24642 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 24643 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24650 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[3]
.sym 24651 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24652 soc.cpu.irq_pending[30]
.sym 24653 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 24656 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 24657 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 24658 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 24659 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 24660 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 24661 soc.cpu.is_lui_auipc_jal
.sym 24662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24663 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[0]
.sym 24664 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 24665 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 24667 soc.cpu.irq_mask[30]
.sym 24668 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24669 soc.cpu.instr_lui
.sym 24670 soc.cpu.reg_pc[19]
.sym 24671 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24672 soc.cpu.cpu_state[3]
.sym 24674 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 24675 soc.cpu.cpu_state[4]
.sym 24676 soc.cpu.cpu_state[4]
.sym 24677 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 24678 soc.cpu.cpuregs_rs1[19]
.sym 24679 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3]
.sym 24682 soc.cpu.irq_mask[30]
.sym 24685 soc.cpu.irq_pending[30]
.sym 24688 soc.cpu.cpu_state[4]
.sym 24689 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 24690 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 24691 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 24694 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 24695 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[3]
.sym 24696 soc.cpu.cpu_state[4]
.sym 24697 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[0]
.sym 24700 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 24701 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24702 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 24703 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24706 soc.cpu.cpuregs_rs1[19]
.sym 24707 soc.cpu.is_lui_auipc_jal
.sym 24708 soc.cpu.instr_lui
.sym 24709 soc.cpu.reg_pc[19]
.sym 24712 soc.cpu.irq_pending[30]
.sym 24713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3]
.sym 24714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 24715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 24718 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 24719 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24720 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 24721 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24724 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 24725 soc.cpu.cpu_state[4]
.sym 24726 soc.cpu.cpu_state[3]
.sym 24727 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 24728 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24731 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24732 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 24733 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24734 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24735 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 24736 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 24737 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24738 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24741 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 24743 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24744 soc.cpu.irq_pending[25]
.sym 24745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 24746 soc.cpu.reg_pc[16]
.sym 24747 soc.cpu.cpuregs_raddr2[0]
.sym 24748 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 24749 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24750 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24752 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 24753 soc.cpu.latched_is_lb
.sym 24754 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24755 soc.cpu.cpuregs_wrdata[8]
.sym 24756 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 24757 $PACKER_VCC_NET
.sym 24758 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24759 soc.cpu.cpuregs_wrdata[4]
.sym 24760 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 24761 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 24762 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 24763 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 24764 $PACKER_VCC_NET
.sym 24765 soc.cpu.cpuregs_rs1[24]
.sym 24766 soc.cpu.cpuregs_wrdata[5]
.sym 24773 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 24774 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24776 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 24777 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 24778 soc.cpu.cpu_state[4]
.sym 24779 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 24780 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 24782 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 24783 soc.cpu.reg_pc[24]
.sym 24784 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 24786 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 24788 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 24789 soc.cpu.reg_pc[28]
.sym 24791 soc.cpu.cpuregs_rs1[24]
.sym 24792 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 24793 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 24797 soc.cpu.instr_lui
.sym 24798 soc.cpu.instr_lui
.sym 24799 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 24800 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 24801 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 24802 soc.cpu.cpuregs_rs1[28]
.sym 24803 soc.cpu.is_lui_auipc_jal
.sym 24805 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 24807 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 24808 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 24811 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 24812 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 24813 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 24814 soc.cpu.cpu_state[4]
.sym 24817 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 24818 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 24819 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 24820 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 24823 soc.cpu.cpuregs_rs1[28]
.sym 24824 soc.cpu.is_lui_auipc_jal
.sym 24825 soc.cpu.reg_pc[28]
.sym 24826 soc.cpu.instr_lui
.sym 24829 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 24831 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 24832 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 24835 soc.cpu.cpuregs_rs1[24]
.sym 24836 soc.cpu.is_lui_auipc_jal
.sym 24837 soc.cpu.instr_lui
.sym 24838 soc.cpu.reg_pc[24]
.sym 24841 soc.cpu.cpu_state[4]
.sym 24842 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 24843 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 24844 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 24847 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24848 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 24849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 24850 soc.cpu.cpu_state[4]
.sym 24851 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24854 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 24855 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24856 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24857 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24858 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24859 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24860 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24861 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 24863 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 24865 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 24866 soc.cpu.cpu_state[2]
.sym 24867 $PACKER_VCC_NET
.sym 24868 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 24869 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 24870 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 24871 soc.cpu.reg_pc[24]
.sym 24872 soc.cpu.irq_pending[31]
.sym 24873 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 24874 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24876 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 24877 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24878 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24879 soc.cpu.cpuregs_wrdata[1]
.sym 24880 soc.cpu.cpuregs_wrdata[12]
.sym 24881 soc.cpu.reg_next_pc[0]
.sym 24882 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 24883 soc.cpu.cpu_state[3]
.sym 24884 soc.cpu.cpuregs_wrdata[24]
.sym 24885 soc.cpu.cpuregs_wrdata[13]
.sym 24886 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 24887 soc.cpu.cpu_state[6]
.sym 24888 soc.cpu.irq_pending[19]
.sym 24889 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 24895 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 24896 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 24897 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24898 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[0]
.sym 24899 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 24900 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24901 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 24902 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24903 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[0]
.sym 24904 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 24905 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[0]
.sym 24906 soc.cpu.cpu_state[4]
.sym 24907 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 24908 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[0]
.sym 24909 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 24910 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 24911 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24912 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[0]
.sym 24914 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 24916 soc.cpu.cpuregs.wen
.sym 24917 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 24918 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 24923 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 24924 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 24928 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 24929 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[0]
.sym 24930 soc.cpu.cpu_state[4]
.sym 24931 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 24934 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 24935 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 24936 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24937 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 24943 soc.cpu.cpuregs.wen
.sym 24946 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24947 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24948 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 24949 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 24952 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 24953 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 24954 soc.cpu.cpu_state[4]
.sym 24955 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[0]
.sym 24958 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 24959 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 24960 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[0]
.sym 24961 soc.cpu.cpu_state[4]
.sym 24964 soc.cpu.cpu_state[4]
.sym 24965 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 24966 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 24967 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[0]
.sym 24970 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 24971 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[0]
.sym 24972 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 24973 soc.cpu.cpu_state[4]
.sym 24974 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24977 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 24978 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 24979 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 24980 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 24981 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 24982 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 24983 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 24984 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 24985 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24989 soc.cpu.reg_pc[19]
.sym 24990 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 24991 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 24992 soc.cpu.cpu_state[4]
.sym 24993 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 24994 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 24996 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24997 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 24998 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24999 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 25000 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 25001 soc.cpu.instr_lui
.sym 25002 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25003 soc.cpu.cpuregs_wrdata[26]
.sym 25004 soc.cpu.reg_pc[26]
.sym 25005 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 25006 soc.cpu.cpuregs_waddr[4]
.sym 25007 soc.cpu.cpuregs_waddr[0]
.sym 25008 soc.cpu.cpuregs_wrdata[16]
.sym 25009 soc.cpu.instr_sub
.sym 25010 soc.cpu.cpuregs_waddr[3]
.sym 25011 soc.cpu.reg_next_pc[0]
.sym 25012 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 25018 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 25022 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 25024 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 25026 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25031 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 25032 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 25033 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 25035 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25036 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 25037 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 25038 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 25039 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25040 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 25041 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 25043 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 25045 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 25049 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 25051 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 25052 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25053 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 25054 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25057 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25058 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 25059 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25060 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 25063 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 25064 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25065 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 25066 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 25069 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25070 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 25071 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 25072 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 25075 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 25076 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25077 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 25078 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25081 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25082 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 25083 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 25084 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 25087 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 25088 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25089 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 25090 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25093 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25094 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 25095 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25096 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 25100 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25101 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 25102 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 25103 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25104 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 25105 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 25106 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 25107 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25112 soc.cpu.cpuregs_wrdata[29]
.sym 25113 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 25114 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 25115 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 25116 soc.cpu.instr_retirq
.sym 25117 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 25118 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25120 soc.cpu.cpuregs_rs1[28]
.sym 25121 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25122 soc.cpu.cpuregs_wrdata[30]
.sym 25123 soc.cpu.reg_pc[28]
.sym 25124 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25125 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25126 soc.cpu.cpuregs_wrdata[29]
.sym 25128 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25129 soc.cpu.cpuregs_wrdata[23]
.sym 25130 soc.cpu.cpuregs_waddr[2]
.sym 25131 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 25132 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 25133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 25134 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 25135 soc.cpu.cpuregs_wrdata[23]
.sym 25142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 25144 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 25145 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 25146 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 25147 soc.cpu.cpuregs_rs1[30]
.sym 25148 soc.cpu.reg_pc[30]
.sym 25149 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 25150 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 25151 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 25153 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 25154 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25155 soc.cpu.is_lui_auipc_jal
.sym 25156 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 25157 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25158 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 25159 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 25160 soc.cpu.irq_pending[19]
.sym 25161 soc.cpu.instr_lui
.sym 25162 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 25163 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25164 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 25165 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25167 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 25168 soc.cpu.irq_mask[19]
.sym 25170 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 25172 soc.cpu.cpu_state[4]
.sym 25174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 25175 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 25176 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 25177 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 25180 soc.cpu.is_lui_auipc_jal
.sym 25181 soc.cpu.cpuregs_rs1[30]
.sym 25182 soc.cpu.reg_pc[30]
.sym 25183 soc.cpu.instr_lui
.sym 25186 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25187 soc.cpu.irq_pending[19]
.sym 25188 soc.cpu.irq_mask[19]
.sym 25189 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 25192 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25193 soc.cpu.cpu_state[4]
.sym 25194 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 25195 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 25198 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25199 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 25200 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25201 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25204 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 25205 soc.cpu.cpu_state[4]
.sym 25206 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 25207 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 25210 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 25211 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 25212 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 25213 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 25216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 25217 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 25218 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 25219 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 25223 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25224 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 25225 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25226 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25227 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25228 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25229 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 25230 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25231 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 25236 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25237 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25238 soc.cpu.cpuregs_rs1[31]
.sym 25240 soc.cpu.cpuregs_waddr[3]
.sym 25241 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 25242 soc.cpu.is_lui_auipc_jal
.sym 25243 soc.cpu.cpuregs_rs1[30]
.sym 25244 soc.cpu.reg_pc[30]
.sym 25245 soc.cpu.cpuregs_rs1[23]
.sym 25246 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25247 $PACKER_VCC_NET
.sym 25249 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 25250 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 25251 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25254 soc.cpu.cpuregs_wrdata[20]
.sym 25255 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 25256 soc.cpu.cpuregs_wrdata[17]
.sym 25257 $PACKER_VCC_NET
.sym 25258 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 25265 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25266 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 25268 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25269 soc.cpu.reg_next_pc[0]
.sym 25271 soc.cpu.latched_store
.sym 25274 UART_RX_SB_LUT4_I2_O[3]
.sym 25285 soc.cpu.cpu_state[1]
.sym 25290 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25291 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25293 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 25297 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 25298 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25315 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25317 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25318 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 25321 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25322 soc.cpu.cpu_state[1]
.sym 25323 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25324 UART_RX_SB_LUT4_I2_O[3]
.sym 25327 soc.cpu.latched_store
.sym 25329 soc.cpu.reg_next_pc[0]
.sym 25330 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25333 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25336 soc.cpu.latched_store
.sym 25343 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25346 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 25347 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 25348 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 25349 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25350 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 25351 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 25352 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25353 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 25354 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 25358 soc.cpu.instr_sub
.sym 25359 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25360 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 25361 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 25362 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 25363 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25365 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 25366 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 25367 soc.cpu.latched_store
.sym 25369 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 25370 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 25372 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 25373 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 25375 soc.cpu.cpu_state[3]
.sym 25376 soc.cpu.cpuregs_wrdata[24]
.sym 25377 soc.cpu.reg_next_pc[0]
.sym 25378 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 25379 soc.cpu.cpu_state[6]
.sym 25380 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25381 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 25388 UART_RX_SB_LUT4_I2_O[3]
.sym 25389 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 25390 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25397 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 25398 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25402 soc.cpu.instr_retirq
.sym 25406 soc.cpu.cpu_state[3]
.sym 25407 soc.cpu.instr_jalr
.sym 25409 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 25412 soc.cpu.cpu_state[2]
.sym 25415 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25417 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 25420 soc.cpu.instr_retirq
.sym 25421 UART_RX_SB_LUT4_I2_O[3]
.sym 25422 soc.cpu.cpu_state[2]
.sym 25423 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 25444 soc.cpu.instr_jalr
.sym 25445 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 25446 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25447 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25456 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 25457 soc.cpu.cpu_state[3]
.sym 25459 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25466 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25468 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25481 $PACKER_VCC_NET
.sym 25482 UART_RX_SB_LUT4_I2_O[3]
.sym 25483 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 25484 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 25485 soc.cpu.cpuregs_waddr[0]
.sym 25486 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25487 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25488 soc.cpu.cpuregs_waddr[1]
.sym 25489 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 25490 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 25491 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25492 soc.cpu.cpuregs_wrdata[18]
.sym 25493 soc.cpu.instr_sub
.sym 25494 soc.cpu.cpuregs_waddr[3]
.sym 25495 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25496 soc.cpu.cpuregs_wrdata[16]
.sym 25497 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 25498 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25500 soc.cpu.reg_pc[26]
.sym 25501 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 25503 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25504 soc.cpu.instr_blt
.sym 25510 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25511 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25512 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25514 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25520 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 25528 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 25530 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 25531 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 25532 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 25533 UART_RX_SB_LUT4_I2_O[3]
.sym 25535 soc.cpu.cpu_state[3]
.sym 25543 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25546 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 25555 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 25557 soc.cpu.cpu_state[3]
.sym 25574 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 25576 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 25580 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25582 UART_RX_SB_LUT4_I2_O[3]
.sym 25585 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 25588 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25591 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25604 soc.cpu.cpuregs.wen
.sym 25606 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25610 soc.cpu.instr_bne
.sym 25611 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 25612 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25613 soc.cpu.cpuregs_waddr[3]
.sym 25616 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 25618 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 25622 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25623 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25625 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 25636 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25640 soc.cpu.instr_lw
.sym 25642 soc.cpu.instr_bge
.sym 25643 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25644 soc.cpu.instr_slti
.sym 25645 soc.cpu.instr_slt
.sym 25646 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25648 soc.cpu.is_alu_reg_imm
.sym 25650 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25652 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25653 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25655 soc.cpu.instr_sltu
.sym 25656 soc.cpu.instr_bne
.sym 25657 soc.cpu.instr_sltiu
.sym 25659 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25660 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25664 soc.cpu.instr_blt
.sym 25666 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25667 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25668 soc.cpu.is_alu_reg_imm
.sym 25669 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25672 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25678 soc.cpu.instr_slti
.sym 25679 soc.cpu.instr_sltiu
.sym 25680 soc.cpu.instr_sltu
.sym 25681 soc.cpu.instr_slt
.sym 25684 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25685 soc.cpu.is_alu_reg_imm
.sym 25686 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25687 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25690 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25691 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25692 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25693 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25696 soc.cpu.instr_bne
.sym 25697 soc.cpu.instr_blt
.sym 25698 soc.cpu.instr_lw
.sym 25699 soc.cpu.instr_bge
.sym 25702 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25703 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25704 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25705 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25708 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25710 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25712 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25714 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25727 soc.cpu.is_lui_auipc_jal
.sym 25731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25732 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25735 soc.cpu.instr_slti
.sym 25736 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 25737 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25738 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25742 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 25746 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 25749 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 25756 soc.cpu.instr_sub
.sym 25757 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25758 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25761 soc.cpu.instr_and
.sym 25762 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25765 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25766 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25768 soc.cpu.instr_xor
.sym 25769 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 25771 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25773 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 25774 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 25776 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25777 soc.cpu.is_lui_auipc_jal
.sym 25778 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25780 soc.cpu.instr_andi
.sym 25781 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25782 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25784 soc.cpu.instr_sll
.sym 25786 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25787 soc.cpu.instr_add
.sym 25789 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 25790 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25791 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25792 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25795 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 25796 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 25798 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25802 soc.cpu.instr_and
.sym 25804 soc.cpu.instr_andi
.sym 25808 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25809 soc.cpu.is_lui_auipc_jal
.sym 25813 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25814 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25819 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25820 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25821 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25822 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25825 soc.cpu.instr_sub
.sym 25826 soc.cpu.instr_sll
.sym 25827 soc.cpu.instr_add
.sym 25828 soc.cpu.instr_xor
.sym 25831 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25833 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25835 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25847 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 25851 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25852 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25853 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 25856 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 25858 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 25859 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 25860 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25863 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 25864 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25865 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 25868 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 25870 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25872 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 25879 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25880 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25881 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25884 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25886 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25889 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25892 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25894 soc.cpu.instr_ori
.sym 25897 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25899 soc.cpu.instr_xor
.sym 25901 soc.cpu.instr_xori
.sym 25903 soc.cpu.instr_or
.sym 25905 soc.cpu.is_alu_reg_imm
.sym 25909 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 25912 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25913 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25914 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25915 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25919 soc.cpu.instr_xori
.sym 25921 soc.cpu.instr_xor
.sym 25924 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25925 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25927 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 25930 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25932 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25936 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25937 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25938 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25939 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25948 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25949 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25950 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25951 soc.cpu.is_alu_reg_imm
.sym 25954 soc.cpu.instr_or
.sym 25955 soc.cpu.instr_ori
.sym 25958 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25975 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25977 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 25980 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25984 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 26101 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 26527 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26549 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26557 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 26629 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 26630 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[0]
.sym 26631 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 26632 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 26633 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 26634 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 26635 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[2]
.sym 26636 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1[0]
.sym 26675 iomem_wdata[6]
.sym 26676 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 26700 soc.cpu.cpu_state[4]
.sym 26709 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 26711 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 26719 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 26720 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 26721 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[2]
.sym 26722 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 26725 soc.cpu.cpuregs_rs1[4]
.sym 26767 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 26768 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 26769 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 26770 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[0]
.sym 26771 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 26772 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 26773 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1[2]
.sym 26774 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[0]
.sym 26807 iomem_addr[10]
.sym 26808 iomem_addr[7]
.sym 26809 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 26810 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 26821 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 26824 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 26825 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 26826 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 26829 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[2]
.sym 26832 soc.cpu.cpuregs_rs1[6]
.sym 26869 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1[0]
.sym 26870 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[3]
.sym 26871 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[0]
.sym 26872 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 26873 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 26874 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1[2]
.sym 26875 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 26876 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[0]
.sym 26910 $PACKER_VCC_NET
.sym 26911 $PACKER_VCC_NET
.sym 26912 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 26914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 26918 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 26920 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 26921 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 26923 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 26924 soc.cpu.cpu_state[3]
.sym 26926 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 26927 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 26928 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 26931 soc.cpu.cpuregs_rs1[14]
.sym 26934 soc.cpu.is_lui_auipc_jal
.sym 26971 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1[2]
.sym 26972 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 26973 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 26974 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 26975 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1[0]
.sym 26976 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[0]
.sym 26977 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 26978 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[1]
.sym 27013 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 27014 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 27016 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 27020 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 27021 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 27023 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 27024 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 27025 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 27026 soc.cpu.cpu_state[4]
.sym 27027 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 27028 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 27029 soc.cpu.cpu_state[4]
.sym 27030 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 27031 soc.cpu.cpuregs_rs1[12]
.sym 27032 soc.cpu.cpu_state[4]
.sym 27033 soc.cpu.cpu_state[4]
.sym 27034 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 27073 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 27074 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 27075 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 27076 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 27077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 27078 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 27079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 27080 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 27115 soc.cpu.reg_pc[3]
.sym 27116 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 27117 soc.cpu.reg_pc[1]
.sym 27118 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 27119 soc.cpu.irq_pending[4]
.sym 27120 soc.cpu.reg_pc[8]
.sym 27121 soc.cpu.cpu_state[4]
.sym 27122 soc.cpu.instr_lui
.sym 27123 soc.cpu.instr_sub
.sym 27124 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 27125 soc.cpu.cpu_state[4]
.sym 27126 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 27127 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 27128 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 27130 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[1]
.sym 27131 soc.cpu.cpu_state[4]
.sym 27132 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 27134 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[2]
.sym 27135 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 27136 soc.cpu.irq_pending[7]
.sym 27175 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 27176 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 27177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 27178 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 27179 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 27180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 27181 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 27182 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 27217 soc.cpu.cpuregs_wrdata[11]
.sym 27218 soc.cpu.cpuregs_wrdata[3]
.sym 27219 soc.cpu.cpuregs_wrdata[7]
.sym 27220 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 27221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 27222 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 27223 soc.cpu.cpu_state[3]
.sym 27224 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 27227 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 27228 soc.cpu.reg_pc[9]
.sym 27230 soc.cpu.reg_pc[13]
.sym 27231 soc.cpu.cpuregs_rs1[15]
.sym 27232 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 27233 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 27234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 27235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 27236 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 27237 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 27238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 27239 soc.cpu.instr_sub
.sym 27240 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 27278 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[1]
.sym 27279 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 27280 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[2]
.sym 27281 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]
.sym 27282 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 27283 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 27284 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 27315 soc.cpu.cpuregs_wrdata[2]
.sym 27318 soc.cpu.cpuregs_wrdata[2]
.sym 27319 soc.cpu.instr_lui
.sym 27320 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 27321 soc.cpu.irq_mask[4]
.sym 27322 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 27323 soc.cpu.cpuregs_wrdata[8]
.sym 27324 soc.cpu.irq_pending[4]
.sym 27326 soc.cpu.cpuregs_wrdata[5]
.sym 27327 soc.cpu.reg_pc[15]
.sym 27330 soc.cpu.cpuregs_wrdata[4]
.sym 27331 soc.cpu.cpuregs_rs1[9]
.sym 27332 soc.cpu.decoded_imm[12]
.sym 27333 soc.cpu.decoded_imm[10]
.sym 27334 soc.cpu.reg_pc[12]
.sym 27335 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 27336 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 27337 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 27338 soc.cpu.cpuregs_rs1[14]
.sym 27339 soc.cpu.cpuregs_wrdata[6]
.sym 27340 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 27341 soc.cpu.decoded_imm[0]
.sym 27342 soc.cpu.cpu_state[3]
.sym 27379 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 27380 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 27381 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 27382 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 27383 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 27384 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 27385 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 27386 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 27421 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 27422 soc.cpu.cpuregs_wrdata[12]
.sym 27423 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 27424 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 27425 soc.cpu.cpu_state[3]
.sym 27426 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 27427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 27428 soc.cpu.decoded_imm[11]
.sym 27429 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 27430 soc.cpu.decoded_imm[5]
.sym 27431 soc.cpu.cpuregs_wrdata[13]
.sym 27432 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 27433 soc.cpu.decoded_imm[3]
.sym 27434 soc.cpu.decoded_imm[17]
.sym 27435 soc.cpu.decoded_imm[16]
.sym 27436 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 27438 soc.cpu.is_lui_auipc_jal
.sym 27439 soc.cpu.cpuregs_wrdata[2]
.sym 27440 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 27441 soc.cpu.cpu_state[4]
.sym 27443 soc.cpu.cpuregs_rs1[12]
.sym 27444 soc.cpu.cpuregs_rs1[0]
.sym 27481 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 27482 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 27483 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 27484 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 27485 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 27486 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 27487 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 27488 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 27523 soc.cpu.reg_next_pc[0]
.sym 27524 soc.cpu.instr_sub
.sym 27525 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27527 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 27528 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 27529 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 27530 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 27531 soc.cpu.irq_pending[8]
.sym 27532 soc.cpu.reg_pc[1]
.sym 27534 soc.cpu.decoded_imm[15]
.sym 27535 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 27536 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 27537 soc.cpu.decoded_imm[13]
.sym 27538 soc.cpu.cpuregs_wrdata[14]
.sym 27539 soc.cpu.decoded_imm[29]
.sym 27540 soc.cpu.cpuregs_wrdata[9]
.sym 27541 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 27542 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 27543 soc.cpu.decoded_imm[14]
.sym 27544 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 27545 soc.cpu.decoded_imm[8]
.sym 27546 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 27583 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 27584 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 27585 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 27586 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27587 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 27588 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 27589 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 27590 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 27625 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 27627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 27628 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 27629 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 27630 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 27631 soc.cpu.decoded_imm[11]
.sym 27632 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 27633 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 27634 UART_RX_SB_LUT4_I2_O[3]
.sym 27635 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 27636 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 27637 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 27638 soc.cpu.decoded_imm[18]
.sym 27639 soc.cpu.cpuregs_rs1[15]
.sym 27640 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 27641 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 27642 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 27643 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 27644 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 27646 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 27647 soc.cpu.instr_sub
.sym 27648 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 27685 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 27686 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 27687 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 27688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 27689 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 27690 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 27691 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 27692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 27723 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 27727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[0]
.sym 27728 soc.cpu.cpuregs_rs1[3]
.sym 27729 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 27730 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27731 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 27732 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 27733 $PACKER_VCC_NET
.sym 27736 soc.cpu.decoded_imm[16]
.sym 27737 soc.cpu.decoded_imm[31]
.sym 27739 soc.cpu.cpuregs_rs1[9]
.sym 27740 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 27741 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 27742 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 27743 soc.cpu.cpuregs_wrdata[6]
.sym 27744 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 27745 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 27746 soc.cpu.cpuregs_rs1[15]
.sym 27747 soc.cpu.cpuregs_raddr2[2]
.sym 27748 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 27749 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 27750 soc.cpu.cpuregs_rs1[14]
.sym 27787 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 27788 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 27789 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 27790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 27791 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 27792 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[0]
.sym 27793 soc.cpu.cpuregs_rs1[9]
.sym 27794 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 27831 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 27833 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 27834 soc.cpu.reg_pc[31]
.sym 27837 soc.cpu.cpu_state[3]
.sym 27838 soc.cpu.decoded_imm[31]
.sym 27839 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 27840 soc.cpu.reg_pc[29]
.sym 27841 soc.cpu.cpu_state[4]
.sym 27842 soc.cpu.reg_pc[18]
.sym 27843 soc.cpu.reg_pc[17]
.sym 27844 soc.cpu.cpuregs_rs1[0]
.sym 27845 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 27846 soc.cpu.is_lui_auipc_jal
.sym 27847 soc.cpu.decoded_imm[16]
.sym 27848 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 27849 soc.cpu.decoded_imm[17]
.sym 27850 soc.cpu.cpuregs_rs1[12]
.sym 27851 soc.cpu.cpuregs_rs1[15]
.sym 27852 soc.cpu.cpuregs_wrdata[2]
.sym 27889 soc.cpu.cpuregs_rs1[4]
.sym 27890 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 27891 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 27892 soc.cpu.cpuregs_rs1[15]
.sym 27893 soc.cpu.cpuregs_rs1[8]
.sym 27894 soc.cpu.cpuregs_rs1[14]
.sym 27895 soc.cpu.cpuregs_rs1[2]
.sym 27896 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 27929 soc.cpu.cpuregs_waddr[1]
.sym 27931 soc.cpu.cpu_state[3]
.sym 27933 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 27934 soc.cpu.reg_next_pc[0]
.sym 27936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 27938 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 27939 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 27940 soc.cpu.cpu_state[4]
.sym 27941 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 27943 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 27944 soc.cpu.cpuregs_wrdata[9]
.sym 27945 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 27946 soc.cpu.decoded_imm[29]
.sym 27947 soc.cpu.cpuregs_wrdata[14]
.sym 27948 soc.cpu.pcpi_rs2[23]
.sym 27949 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 27950 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 27951 soc.cpu.decoded_imm[14]
.sym 27952 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 27953 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 27954 soc.cpu.cpuregs_wrdata[14]
.sym 27991 soc.cpu.cpuregs_rs1[6]
.sym 27992 soc.cpu.cpuregs_rs1[0]
.sym 27993 soc.cpu.cpuregs_rs1[13]
.sym 27994 soc.cpu.cpuregs_rs1[7]
.sym 27995 soc.cpu.cpuregs_rs1[12]
.sym 27996 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 27997 soc.cpu.cpuregs_rs1[1]
.sym 27998 soc.cpu.cpuregs_rs1[3]
.sym 28029 iomem_addr[7]
.sym 28030 iomem_addr[10]
.sym 28033 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28034 soc.cpu.cpuregs_rs1[2]
.sym 28035 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 28036 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 28037 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 28038 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 28039 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 28040 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 28041 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28042 soc.cpu.cpuregs_wrdata[10]
.sym 28043 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 28044 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 28045 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 28046 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 28047 soc.cpu.cpuregs_rs1[15]
.sym 28048 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 28049 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 28050 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 28051 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 28052 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 28053 soc.cpu.cpuregs_waddr[2]
.sym 28054 soc.cpu.instr_sub
.sym 28056 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 28061 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 28063 $PACKER_VCC_NET
.sym 28065 $PACKER_VCC_NET
.sym 28066 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28067 soc.cpu.cpuregs_wrdata[12]
.sym 28068 soc.cpu.cpuregs_wrdata[13]
.sym 28071 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28074 soc.cpu.cpuregs_wrdata[8]
.sym 28075 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28079 soc.cpu.cpuregs_wrdata[10]
.sym 28080 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28082 soc.cpu.cpuregs_wrdata[9]
.sym 28084 soc.cpu.cpuregs_wrdata[15]
.sym 28088 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28089 soc.cpu.cpuregs_wrdata[11]
.sym 28090 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28092 soc.cpu.cpuregs_wrdata[14]
.sym 28093 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 28094 soc.cpu.cpuregs_wrdata[0]
.sym 28095 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 28096 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 28097 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 28098 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 28099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
.sym 28100 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 28101 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28102 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28103 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28104 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28105 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28106 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28107 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28108 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28109 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28110 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 28112 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28113 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28114 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28120 clk$SB_IO_IN_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 soc.cpu.cpuregs_wrdata[10]
.sym 28124 soc.cpu.cpuregs_wrdata[11]
.sym 28125 soc.cpu.cpuregs_wrdata[12]
.sym 28126 soc.cpu.cpuregs_wrdata[13]
.sym 28127 soc.cpu.cpuregs_wrdata[14]
.sym 28128 soc.cpu.cpuregs_wrdata[15]
.sym 28129 soc.cpu.cpuregs_wrdata[8]
.sym 28130 soc.cpu.cpuregs_wrdata[9]
.sym 28134 $PACKER_VCC_NET
.sym 28135 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 28137 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 28138 soc.cpu.cpuregs_rs1[7]
.sym 28139 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 28140 soc.cpu.cpuregs_rs1[3]
.sym 28141 $PACKER_VCC_NET
.sym 28142 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 28143 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28144 soc.cpu.decoded_imm[7]
.sym 28145 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 28146 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 28147 soc.cpu.cpuregs_wrdata[6]
.sym 28148 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 28149 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 28150 soc.cpu.cpuregs_wrdata[15]
.sym 28151 soc.cpu.cpuregs_wrdata[6]
.sym 28152 soc.cpu.cpuregs_rs1[17]
.sym 28153 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 28154 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 28155 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 28156 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 28157 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 28158 soc.cpu.cpuregs_wrdata[0]
.sym 28169 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28170 soc.cpu.cpuregs_waddr[4]
.sym 28171 soc.cpu.cpuregs_wrdata[1]
.sym 28172 soc.cpu.cpuregs_waddr[3]
.sym 28173 soc.cpu.cpuregs_waddr[0]
.sym 28176 soc.cpu.cpuregs_wrdata[6]
.sym 28177 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28179 soc.cpu.cpuregs_wrdata[4]
.sym 28180 soc.cpu.cpuregs_wrdata[3]
.sym 28181 soc.cpu.cpuregs_waddr[1]
.sym 28182 soc.cpu.cpuregs_wrdata[7]
.sym 28186 soc.cpu.cpuregs_wrdata[5]
.sym 28188 soc.cpu.cpuregs_wrdata[0]
.sym 28190 soc.cpu.cpuregs.wen
.sym 28191 soc.cpu.cpuregs_waddr[2]
.sym 28192 $PACKER_VCC_NET
.sym 28194 soc.cpu.cpuregs_wrdata[2]
.sym 28195 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 28196 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 28197 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 28198 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 28199 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 28200 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 28201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 28202 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 28203 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28204 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28205 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28206 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28207 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28208 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28209 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28210 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28211 soc.cpu.cpuregs_waddr[0]
.sym 28212 soc.cpu.cpuregs_waddr[1]
.sym 28214 soc.cpu.cpuregs_waddr[2]
.sym 28215 soc.cpu.cpuregs_waddr[3]
.sym 28216 soc.cpu.cpuregs_waddr[4]
.sym 28222 clk$SB_IO_IN_$glb_clk
.sym 28223 soc.cpu.cpuregs.wen
.sym 28224 soc.cpu.cpuregs_wrdata[0]
.sym 28225 soc.cpu.cpuregs_wrdata[1]
.sym 28226 soc.cpu.cpuregs_wrdata[2]
.sym 28227 soc.cpu.cpuregs_wrdata[3]
.sym 28228 soc.cpu.cpuregs_wrdata[4]
.sym 28229 soc.cpu.cpuregs_wrdata[5]
.sym 28230 soc.cpu.cpuregs_wrdata[6]
.sym 28231 soc.cpu.cpuregs_wrdata[7]
.sym 28232 $PACKER_VCC_NET
.sym 28237 soc.cpu.cpuregs_wrdata[1]
.sym 28239 soc.cpu.cpu_state[3]
.sym 28240 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 28241 soc.cpu.reg_next_pc[0]
.sym 28243 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 28245 soc.cpu.cpu_state[3]
.sym 28246 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 28247 soc.cpu.cpu_state[6]
.sym 28248 soc.cpu.cpuregs_wrdata[12]
.sym 28249 soc.cpu.is_lui_auipc_jal
.sym 28250 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 28251 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 28252 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 28253 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 28254 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 28255 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28256 soc.cpu.cpuregs.wen
.sym 28257 soc.cpu.decoded_imm[17]
.sym 28258 soc.cpu.cpuregs_rs1[21]
.sym 28260 soc.cpu.cpuregs_rs1[26]
.sym 28267 soc.cpu.cpuregs_wrdata[10]
.sym 28269 $PACKER_VCC_NET
.sym 28270 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28275 soc.cpu.cpuregs_wrdata[9]
.sym 28276 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28277 soc.cpu.cpuregs_wrdata[11]
.sym 28279 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28280 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 28283 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28284 soc.cpu.cpuregs_wrdata[13]
.sym 28285 soc.cpu.cpuregs_wrdata[14]
.sym 28287 soc.cpu.cpuregs_wrdata[12]
.sym 28288 soc.cpu.cpuregs_wrdata[15]
.sym 28290 soc.cpu.cpuregs_wrdata[8]
.sym 28291 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28292 $PACKER_VCC_NET
.sym 28293 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 28297 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 28298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 28299 soc.cpu.cpuregs_rs1[17]
.sym 28300 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 28301 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 28302 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 28303 soc.cpu.cpuregs_rs1[25]
.sym 28304 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 28305 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28310 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28312 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28313 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28314 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28316 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 28317 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 28318 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28324 clk$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 soc.cpu.cpuregs_wrdata[10]
.sym 28328 soc.cpu.cpuregs_wrdata[11]
.sym 28329 soc.cpu.cpuregs_wrdata[12]
.sym 28330 soc.cpu.cpuregs_wrdata[13]
.sym 28331 soc.cpu.cpuregs_wrdata[14]
.sym 28332 soc.cpu.cpuregs_wrdata[15]
.sym 28333 soc.cpu.cpuregs_wrdata[8]
.sym 28334 soc.cpu.cpuregs_wrdata[9]
.sym 28336 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 28339 soc.cpu.cpuregs_wrdata[16]
.sym 28340 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 28341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 28342 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28343 soc.cpu.cpuregs_waddr[4]
.sym 28346 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 28347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 28348 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 28349 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 28350 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 28351 soc.cpu.cpuregs_wrdata[14]
.sym 28352 soc.cpu.cpuregs_rs1[23]
.sym 28353 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28354 soc.cpu.cpuregs_rs1[18]
.sym 28355 soc.cpu.cpuregs_rs1[19]
.sym 28356 soc.cpu.pcpi_rs2[23]
.sym 28357 soc.cpu.cpuregs_rs1[27]
.sym 28358 soc.cpu.cpuregs_rs1[29]
.sym 28359 soc.cpu.decoded_imm[14]
.sym 28360 soc.cpu.cpu_state[4]
.sym 28361 soc.cpu.decoded_imm[29]
.sym 28362 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 28367 soc.cpu.cpuregs_wrdata[4]
.sym 28368 soc.cpu.cpuregs_wrdata[3]
.sym 28369 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28370 soc.cpu.cpuregs_wrdata[7]
.sym 28374 soc.cpu.cpuregs_wrdata[5]
.sym 28375 soc.cpu.cpuregs_waddr[2]
.sym 28376 soc.cpu.cpuregs_wrdata[6]
.sym 28377 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28380 $PACKER_VCC_NET
.sym 28384 soc.cpu.cpuregs_waddr[4]
.sym 28385 soc.cpu.cpuregs.wen
.sym 28389 soc.cpu.cpuregs_waddr[1]
.sym 28391 soc.cpu.cpuregs_wrdata[1]
.sym 28393 soc.cpu.cpuregs_waddr[0]
.sym 28394 soc.cpu.cpuregs_wrdata[2]
.sym 28396 soc.cpu.cpuregs_waddr[3]
.sym 28398 soc.cpu.cpuregs_wrdata[0]
.sym 28399 soc.cpu.cpuregs_rs1[19]
.sym 28400 soc.cpu.cpuregs_rs1[27]
.sym 28401 soc.cpu.cpuregs_rs1[20]
.sym 28402 soc.cpu.cpuregs_rs1[24]
.sym 28403 soc.cpu.cpuregs_rs1[21]
.sym 28404 soc.cpu.cpuregs_rs1[26]
.sym 28405 soc.cpu.cpuregs_rs1[22]
.sym 28406 soc.cpu.cpuregs_rs1[28]
.sym 28407 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28410 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28412 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28413 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28415 soc.cpu.cpuregs_waddr[0]
.sym 28416 soc.cpu.cpuregs_waddr[1]
.sym 28418 soc.cpu.cpuregs_waddr[2]
.sym 28419 soc.cpu.cpuregs_waddr[3]
.sym 28420 soc.cpu.cpuregs_waddr[4]
.sym 28426 clk$SB_IO_IN_$glb_clk
.sym 28427 soc.cpu.cpuregs.wen
.sym 28428 soc.cpu.cpuregs_wrdata[0]
.sym 28429 soc.cpu.cpuregs_wrdata[1]
.sym 28430 soc.cpu.cpuregs_wrdata[2]
.sym 28431 soc.cpu.cpuregs_wrdata[3]
.sym 28432 soc.cpu.cpuregs_wrdata[4]
.sym 28433 soc.cpu.cpuregs_wrdata[5]
.sym 28434 soc.cpu.cpuregs_wrdata[6]
.sym 28435 soc.cpu.cpuregs_wrdata[7]
.sym 28436 $PACKER_VCC_NET
.sym 28437 soc.cpu.reg_pc[20]
.sym 28441 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 28442 soc.cpu.cpuregs_rs1[25]
.sym 28443 soc.cpu.cpuregs_raddr2[1]
.sym 28444 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 28445 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 28446 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28447 soc.cpu.cpuregs_wrdata[23]
.sym 28448 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 28449 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 28450 soc.cpu.cpuregs_raddr2[0]
.sym 28451 soc.cpu.cpuregs_waddr[2]
.sym 28452 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 28453 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 28454 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 28455 soc.cpu.cpuregs_wrdata[22]
.sym 28456 soc.cpu.cpuregs_rs1[26]
.sym 28457 soc.cpu.instr_sub
.sym 28459 soc.cpu.instr_lui
.sym 28460 soc.cpu.cpuregs_waddr[2]
.sym 28461 soc.cpu.cpuregs_rs1[16]
.sym 28462 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 28463 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28464 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 28469 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 28471 soc.cpu.cpuregs_wrdata[24]
.sym 28473 $PACKER_VCC_NET
.sym 28474 soc.cpu.cpuregs_wrdata[29]
.sym 28476 soc.cpu.cpuregs_wrdata[27]
.sym 28479 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28480 $PACKER_VCC_NET
.sym 28481 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28482 soc.cpu.cpuregs_wrdata[30]
.sym 28483 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28484 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28486 soc.cpu.cpuregs_wrdata[25]
.sym 28487 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28489 soc.cpu.cpuregs_wrdata[28]
.sym 28492 soc.cpu.cpuregs_wrdata[31]
.sym 28495 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28496 soc.cpu.cpuregs_wrdata[26]
.sym 28501 soc.cpu.cpuregs_rs1[23]
.sym 28502 soc.cpu.cpuregs_rs1[18]
.sym 28503 soc.cpu.cpuregs_rs1[16]
.sym 28504 soc.cpu.cpuregs_rs1[29]
.sym 28505 soc.cpu.cpuregs_wrdata[19]
.sym 28506 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 28507 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 28508 soc.cpu.cpuregs_rs1[30]
.sym 28509 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28510 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28513 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28514 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28515 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28516 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28517 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28518 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 28520 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28521 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28522 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28528 clk$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 soc.cpu.cpuregs_wrdata[26]
.sym 28532 soc.cpu.cpuregs_wrdata[27]
.sym 28533 soc.cpu.cpuregs_wrdata[28]
.sym 28534 soc.cpu.cpuregs_wrdata[29]
.sym 28535 soc.cpu.cpuregs_wrdata[30]
.sym 28536 soc.cpu.cpuregs_wrdata[31]
.sym 28537 soc.cpu.cpuregs_wrdata[24]
.sym 28538 soc.cpu.cpuregs_wrdata[25]
.sym 28539 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 28543 soc.cpu.cpuregs_wrdata[20]
.sym 28544 soc.cpu.cpuregs_rs1[22]
.sym 28545 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28546 soc.cpu.cpuregs_rs1[24]
.sym 28547 soc.cpu.cpuregs_wrdata[17]
.sym 28548 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 28549 $PACKER_VCC_NET
.sym 28550 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 28551 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 28552 soc.cpu.cpuregs_wrdata[27]
.sym 28553 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 28554 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 28555 soc.cpu.cpuregs_wrdata[28]
.sym 28556 soc.cpu.cpuregs_wrdata[19]
.sym 28557 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 28558 soc.cpu.cpuregs_wrdata[31]
.sym 28559 soc.cpu.cpuregs.wen
.sym 28562 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 28563 soc.cpu.cpuregs.wen
.sym 28564 soc.cpu.cpuregs_wrdata[28]
.sym 28565 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 28566 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 28572 soc.cpu.cpuregs_waddr[4]
.sym 28573 soc.cpu.cpuregs.wen
.sym 28576 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28577 soc.cpu.cpuregs_waddr[3]
.sym 28581 soc.cpu.cpuregs_waddr[0]
.sym 28582 soc.cpu.cpuregs_wrdata[16]
.sym 28584 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28589 soc.cpu.cpuregs_waddr[1]
.sym 28591 $PACKER_VCC_NET
.sym 28592 soc.cpu.cpuregs_wrdata[17]
.sym 28593 soc.cpu.cpuregs_wrdata[22]
.sym 28594 soc.cpu.cpuregs_waddr[2]
.sym 28595 soc.cpu.cpuregs_wrdata[21]
.sym 28597 soc.cpu.cpuregs_wrdata[23]
.sym 28598 soc.cpu.cpuregs_wrdata[20]
.sym 28599 soc.cpu.cpuregs_wrdata[19]
.sym 28602 soc.cpu.cpuregs_wrdata[18]
.sym 28603 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 28604 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 28605 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 28606 soc.cpu.reg_op2_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 28607 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 28608 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 28609 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 28610 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 28611 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28613 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28614 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28615 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28617 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28619 soc.cpu.cpuregs_waddr[0]
.sym 28620 soc.cpu.cpuregs_waddr[1]
.sym 28622 soc.cpu.cpuregs_waddr[2]
.sym 28623 soc.cpu.cpuregs_waddr[3]
.sym 28624 soc.cpu.cpuregs_waddr[4]
.sym 28630 clk$SB_IO_IN_$glb_clk
.sym 28631 soc.cpu.cpuregs.wen
.sym 28632 soc.cpu.cpuregs_wrdata[16]
.sym 28633 soc.cpu.cpuregs_wrdata[17]
.sym 28634 soc.cpu.cpuregs_wrdata[18]
.sym 28635 soc.cpu.cpuregs_wrdata[19]
.sym 28636 soc.cpu.cpuregs_wrdata[20]
.sym 28637 soc.cpu.cpuregs_wrdata[21]
.sym 28638 soc.cpu.cpuregs_wrdata[22]
.sym 28639 soc.cpu.cpuregs_wrdata[23]
.sym 28640 $PACKER_VCC_NET
.sym 28645 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 28646 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 28648 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 28649 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 28650 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 28652 soc.cpu.reg_pc[29]
.sym 28653 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28654 soc.cpu.cpuregs_wrdata[24]
.sym 28655 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 28656 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 28657 soc.cpu.is_lui_auipc_jal
.sym 28658 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 28659 soc.cpu.cpuregs_wrdata[30]
.sym 28660 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28661 soc.cpu.cpuregs_wrdata[21]
.sym 28662 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 28663 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 28664 soc.cpu.decoded_imm[17]
.sym 28665 soc.cpu.pcpi_rs2[20]
.sym 28666 soc.cpu.cpuregs.wen
.sym 28667 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 28668 soc.cpu.cpuregs_wrdata[18]
.sym 28675 soc.cpu.cpuregs_wrdata[26]
.sym 28676 soc.cpu.cpuregs_wrdata[27]
.sym 28677 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 28679 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28681 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28682 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28683 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 28684 soc.cpu.cpuregs_wrdata[30]
.sym 28685 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28687 soc.cpu.cpuregs_wrdata[29]
.sym 28691 soc.cpu.cpuregs_wrdata[24]
.sym 28692 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28693 $PACKER_VCC_NET
.sym 28696 soc.cpu.cpuregs_wrdata[31]
.sym 28700 $PACKER_VCC_NET
.sym 28701 soc.cpu.cpuregs_wrdata[25]
.sym 28702 soc.cpu.cpuregs_wrdata[28]
.sym 28705 soc.cpu.pcpi_rs2[23]
.sym 28706 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 28707 soc.cpu.pcpi_rs2[20]
.sym 28708 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 28709 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 28710 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 28711 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 28712 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 28713 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28714 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28715 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28716 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28717 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28718 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28719 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28720 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28721 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28722 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28724 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 28725 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 28726 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28732 clk$SB_IO_IN_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 soc.cpu.cpuregs_wrdata[26]
.sym 28736 soc.cpu.cpuregs_wrdata[27]
.sym 28737 soc.cpu.cpuregs_wrdata[28]
.sym 28738 soc.cpu.cpuregs_wrdata[29]
.sym 28739 soc.cpu.cpuregs_wrdata[30]
.sym 28740 soc.cpu.cpuregs_wrdata[31]
.sym 28741 soc.cpu.cpuregs_wrdata[24]
.sym 28742 soc.cpu.cpuregs_wrdata[25]
.sym 28747 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 28748 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28749 soc.cpu.cpuregs_wrdata[26]
.sym 28750 soc.cpu.cpuregs_waddr[4]
.sym 28751 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 28752 soc.cpu.cpuregs_wrdata[27]
.sym 28753 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 28754 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 28755 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28756 soc.cpu.cpuregs_waddr[0]
.sym 28757 soc.cpu.instr_lui
.sym 28758 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 28759 soc.cpu.decoded_imm[14]
.sym 28760 soc.cpu.cpu_state[4]
.sym 28764 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 28767 soc.cpu.cpuregs_wrdata[25]
.sym 28768 soc.cpu.pcpi_rs2[23]
.sym 28769 soc.cpu.decoded_imm[29]
.sym 28770 soc.cpu.instr_waitirq
.sym 28775 soc.cpu.cpuregs_waddr[1]
.sym 28779 soc.cpu.cpuregs_wrdata[18]
.sym 28780 soc.cpu.cpuregs_wrdata[17]
.sym 28782 soc.cpu.cpuregs_waddr[0]
.sym 28783 soc.cpu.cpuregs_wrdata[19]
.sym 28784 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28785 soc.cpu.cpuregs_waddr[2]
.sym 28786 soc.cpu.cpuregs_wrdata[20]
.sym 28787 soc.cpu.cpuregs_wrdata[23]
.sym 28788 $PACKER_VCC_NET
.sym 28793 soc.cpu.cpuregs.wen
.sym 28794 soc.cpu.cpuregs_wrdata[21]
.sym 28797 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28799 soc.cpu.cpuregs_waddr[4]
.sym 28800 soc.cpu.cpuregs_wrdata[22]
.sym 28804 soc.cpu.cpuregs_waddr[3]
.sym 28805 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28806 soc.cpu.cpuregs_wrdata[16]
.sym 28807 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 28808 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 28809 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 28810 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 28811 soc.cpu.cpuregs.wen
.sym 28812 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 28813 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 28815 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28816 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28817 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28818 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28819 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28820 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28821 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28822 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28823 soc.cpu.cpuregs_waddr[0]
.sym 28824 soc.cpu.cpuregs_waddr[1]
.sym 28826 soc.cpu.cpuregs_waddr[2]
.sym 28827 soc.cpu.cpuregs_waddr[3]
.sym 28828 soc.cpu.cpuregs_waddr[4]
.sym 28834 clk$SB_IO_IN_$glb_clk
.sym 28835 soc.cpu.cpuregs.wen
.sym 28836 soc.cpu.cpuregs_wrdata[16]
.sym 28837 soc.cpu.cpuregs_wrdata[17]
.sym 28838 soc.cpu.cpuregs_wrdata[18]
.sym 28839 soc.cpu.cpuregs_wrdata[19]
.sym 28840 soc.cpu.cpuregs_wrdata[20]
.sym 28841 soc.cpu.cpuregs_wrdata[21]
.sym 28842 soc.cpu.cpuregs_wrdata[22]
.sym 28843 soc.cpu.cpuregs_wrdata[23]
.sym 28844 $PACKER_VCC_NET
.sym 28846 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 28849 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 28850 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 28851 soc.cpu.cpuregs_wrdata[29]
.sym 28852 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 28853 soc.cpu.cpuregs_waddr[2]
.sym 28854 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 28855 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 28856 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 28857 soc.cpu.instr_jalr
.sym 28858 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 28859 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 28860 soc.cpu.pcpi_rs2[26]
.sym 28862 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 28863 soc.cpu.cpuregs_waddr[2]
.sym 28864 soc.cpu.instr_sub
.sym 28865 soc.cpu.cpuregs_waddr[4]
.sym 28866 soc.cpu.cpuregs_wrdata[22]
.sym 28868 soc.cpu.instr_jalr
.sym 28871 soc.cpu.instr_lui
.sym 28911 soc.cpu.is_sltiu_bltu_sltu
.sym 28912 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 28913 soc.cpu.is_lui_auipc_jal
.sym 28915 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 28916 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 28948 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28951 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 28952 UART_RX_SB_LUT4_I2_O[3]
.sym 28953 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 28954 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 28955 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 28956 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 28957 soc.cpu.pcpi_rs2[28]
.sym 28958 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 28959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 28961 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 28963 soc.cpu.cpuregs.wen
.sym 28964 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 28967 soc.cpu.cpuregs.wen
.sym 28973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 29011 soc.cpu.instr_blt
.sym 29015 soc.cpu.instr_bltu
.sym 29017 soc.cpu.instr_bgeu
.sym 29049 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 29053 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 29054 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 29055 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 29056 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 29058 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 29059 soc.cpu.cpu_state[6]
.sym 29060 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 29061 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 29063 soc.cpu.instr_slt
.sym 29064 soc.cpu.instr_lui
.sym 29069 soc.cpu.is_lui_auipc_jal
.sym 29073 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 29152 soc.cpu.cpuregs_waddr[1]
.sym 29155 soc.cpu.cpuregs_waddr[3]
.sym 29156 soc.cpu.reg_pc[26]
.sym 29157 soc.cpu.is_alu_reg_imm
.sym 29158 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 29159 soc.cpu.cpu_state[0]
.sym 29160 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 29162 soc.cpu.instr_blt
.sym 29164 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29165 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 29167 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 29258 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29260 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29264 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29266 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29362 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29697 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 29715 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 29764 soc.cpu.cpuregs_rs1[8]
.sym 29768 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 29769 soc.cpu.cpuregs_rs1[1]
.sym 29771 soc.cpu.cpuregs_rs1[3]
.sym 29772 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 29777 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 29797 soc.memory.rdata_1[0]
.sym 29800 iomem_addr[16]
.sym 29809 flash_clk_SB_LUT4_I1_I2[3]
.sym 29817 soc.memory.rdata_0[0]
.sym 29852 soc.memory.rdata_0[0]
.sym 29853 iomem_addr[16]
.sym 29854 soc.memory.rdata_1[0]
.sym 29855 flash_clk_SB_LUT4_I1_I2[3]
.sym 29881 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[0]
.sym 29882 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29883 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 29884 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 29885 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 29886 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[1]
.sym 29887 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[0]
.sym 29888 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[1]
.sym 29891 soc.cpu.instr_lui
.sym 29892 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 29898 soc.memory.rdata_0[2]
.sym 29900 iomem_addr[16]
.sym 29903 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 29924 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 29931 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 29932 soc.memory.rdata_1[0]
.sym 29936 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]
.sym 29940 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 29942 soc.cpu.is_lui_auipc_jal
.sym 29943 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 29944 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 29945 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29960 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 29965 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 29966 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 29967 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 29968 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 29969 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29970 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 29971 soc.cpu.cpu_state[4]
.sym 29973 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 29974 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 29975 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[0]
.sym 29977 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 29978 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 29981 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 29982 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 29983 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 29984 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 29985 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 29986 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 29987 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29991 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 29992 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 29994 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 29997 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 29998 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29999 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 30000 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 30003 soc.cpu.cpu_state[4]
.sym 30004 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 30005 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 30006 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[0]
.sym 30010 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 30011 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30012 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 30015 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 30016 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30017 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30018 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30021 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 30022 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30023 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30024 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30027 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30028 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 30029 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30030 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30033 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30034 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30035 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 30036 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30037 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30038 clk$SB_IO_IN_$glb_clk
.sym 30040 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30041 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30042 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 30043 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30044 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 30045 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[3]
.sym 30046 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[0]
.sym 30050 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30051 soc.cpu.cpuregs_rs1[4]
.sym 30055 iomem_wdata[10]
.sym 30057 iomem_addr[2]
.sym 30060 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 30061 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 30063 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 30064 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 30065 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 30066 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 30068 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30071 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30072 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30074 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30075 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30081 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 30082 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 30083 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30084 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 30085 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30086 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1[2]
.sym 30087 soc.cpu.cpu_state[4]
.sym 30088 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30089 soc.cpu.cpu_state[4]
.sym 30090 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[3]
.sym 30091 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 30093 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30094 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 30095 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 30096 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1[0]
.sym 30098 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30100 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[0]
.sym 30101 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 30102 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 30103 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30104 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[0]
.sym 30109 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 30110 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 30114 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30115 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 30116 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 30117 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30120 soc.cpu.cpu_state[4]
.sym 30121 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[3]
.sym 30122 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[0]
.sym 30123 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 30127 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1[2]
.sym 30128 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1[0]
.sym 30129 soc.cpu.cpu_state[4]
.sym 30132 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 30133 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 30134 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 30135 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30138 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30139 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30140 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 30141 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30144 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 30145 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 30146 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[0]
.sym 30147 soc.cpu.cpu_state[4]
.sym 30150 soc.cpu.cpu_state[4]
.sym 30151 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 30152 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30153 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 30156 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30157 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30158 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 30159 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 30160 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30161 clk$SB_IO_IN_$glb_clk
.sym 30163 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]
.sym 30164 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 30165 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[0]
.sym 30166 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 30167 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30169 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[3]
.sym 30170 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 30173 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30174 soc.cpu.cpuregs_rs1[6]
.sym 30176 $PACKER_VCC_NET
.sym 30177 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 30178 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30179 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 30180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30181 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 30182 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30183 soc.cpu.cpu_state[4]
.sym 30185 soc.memory.wen[1]
.sym 30186 soc.cpu.cpu_state[4]
.sym 30187 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 30188 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 30189 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30190 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30191 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 30192 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 30195 soc.cpu.cpu_state[2]
.sym 30198 soc.cpu.cpuregs_rs1[2]
.sym 30204 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 30205 soc.cpu.cpuregs_rs1[2]
.sym 30207 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 30208 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30209 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 30210 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1[2]
.sym 30212 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30213 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30214 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[0]
.sym 30215 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30216 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 30217 soc.cpu.cpu_state[4]
.sym 30218 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[2]
.sym 30219 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[1]
.sym 30220 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1[0]
.sym 30221 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 30222 soc.cpu.instr_lui
.sym 30223 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 30224 soc.cpu.cpu_state[4]
.sym 30225 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30226 soc.cpu.reg_pc[2]
.sym 30228 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30230 soc.cpu.is_lui_auipc_jal
.sym 30231 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30233 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 30234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 30235 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[0]
.sym 30237 soc.cpu.reg_pc[2]
.sym 30238 soc.cpu.cpuregs_rs1[2]
.sym 30239 soc.cpu.instr_lui
.sym 30240 soc.cpu.is_lui_auipc_jal
.sym 30243 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30244 soc.cpu.cpu_state[4]
.sym 30245 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 30246 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 30249 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30250 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 30251 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 30252 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30255 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 30256 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 30257 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[0]
.sym 30258 soc.cpu.cpu_state[4]
.sym 30261 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1[0]
.sym 30263 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1[2]
.sym 30264 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30267 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30268 soc.cpu.cpu_state[4]
.sym 30269 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[2]
.sym 30270 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[1]
.sym 30273 soc.cpu.cpu_state[4]
.sym 30274 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 30275 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[0]
.sym 30276 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 30279 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 30280 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30281 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 30282 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30283 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30284 clk$SB_IO_IN_$glb_clk
.sym 30286 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 30287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30288 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 30289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 30290 soc.cpu.reg_pc[3]
.sym 30291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 30292 soc.cpu.reg_pc[2]
.sym 30293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 30296 soc.cpu.cpuregs_rs1[0]
.sym 30297 soc.cpu.is_lui_auipc_jal
.sym 30299 soc.memory.rdata_1[9]
.sym 30304 soc.cpu.cpuregs_rs1[4]
.sym 30305 soc.cpu.cpu_state[4]
.sym 30306 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30308 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 30309 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 30310 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 30311 soc.memory.wen[0]
.sym 30313 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30314 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30315 soc.cpu.cpuregs_rs1[6]
.sym 30318 soc.cpu.cpuregs_wrdata[6]
.sym 30319 soc.cpu.reg_pc[14]
.sym 30320 soc.cpu.latched_stalu
.sym 30321 soc.cpu.cpuregs_rs1[7]
.sym 30327 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 30328 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[2]
.sym 30329 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 30331 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1[0]
.sym 30332 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[0]
.sym 30333 soc.cpu.reg_pc[8]
.sym 30335 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1[2]
.sym 30336 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 30337 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 30340 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30341 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 30342 soc.cpu.reg_pc[1]
.sym 30343 soc.cpu.cpu_state[4]
.sym 30344 soc.cpu.instr_lui
.sym 30345 soc.cpu.cpuregs_rs1[3]
.sym 30346 soc.cpu.cpuregs_rs1[8]
.sym 30348 soc.cpu.cpu_state[4]
.sym 30349 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30350 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[1]
.sym 30351 soc.cpu.cpuregs_rs1[1]
.sym 30352 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 30353 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30354 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30355 soc.cpu.reg_pc[3]
.sym 30357 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30358 soc.cpu.is_lui_auipc_jal
.sym 30360 soc.cpu.cpu_state[4]
.sym 30361 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[2]
.sym 30362 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30363 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[1]
.sym 30366 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 30367 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 30368 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30369 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 30372 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 30373 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[0]
.sym 30374 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 30375 soc.cpu.cpu_state[4]
.sym 30378 soc.cpu.cpuregs_rs1[8]
.sym 30379 soc.cpu.reg_pc[8]
.sym 30380 soc.cpu.instr_lui
.sym 30381 soc.cpu.is_lui_auipc_jal
.sym 30384 soc.cpu.reg_pc[1]
.sym 30385 soc.cpu.instr_lui
.sym 30386 soc.cpu.is_lui_auipc_jal
.sym 30387 soc.cpu.cpuregs_rs1[1]
.sym 30390 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30391 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 30392 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 30393 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 30397 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1[2]
.sym 30398 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1[0]
.sym 30399 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 30402 soc.cpu.instr_lui
.sym 30403 soc.cpu.cpuregs_rs1[3]
.sym 30404 soc.cpu.reg_pc[3]
.sym 30405 soc.cpu.is_lui_auipc_jal
.sym 30406 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30407 clk$SB_IO_IN_$glb_clk
.sym 30409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30410 soc.cpu.cpuregs_wrdata[7]
.sym 30411 soc.cpu.cpuregs_wrdata[6]
.sym 30412 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 30413 soc.cpu.cpuregs_wrdata[11]
.sym 30414 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 30415 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 30416 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 30418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 30419 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 30420 soc.cpu.cpuregs_rs1[13]
.sym 30422 iomem_addr[16]
.sym 30424 soc.cpu.instr_sub
.sym 30425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 30426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 30427 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 30428 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 30429 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 30430 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 30432 soc.cpu.reg_out[12]
.sym 30433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 30434 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 30435 soc.cpu.decoded_imm[6]
.sym 30436 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30437 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30438 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30439 soc.cpu.is_lui_auipc_jal
.sym 30440 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30441 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]
.sym 30443 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 30444 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 30450 soc.cpu.cpu_state[4]
.sym 30451 soc.cpu.cpuregs_rs1[14]
.sym 30452 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 30453 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 30454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 30455 soc.cpu.cpu_state[4]
.sym 30457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 30458 soc.cpu.cpu_state[3]
.sym 30459 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 30460 soc.cpu.is_lui_auipc_jal
.sym 30461 soc.cpu.cpu_state[4]
.sym 30462 soc.cpu.reg_pc[9]
.sym 30463 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 30464 soc.cpu.cpuregs_rs1[9]
.sym 30466 soc.cpu.irq_pending[3]
.sym 30470 soc.cpu.is_lui_auipc_jal
.sym 30471 soc.cpu.reg_pc[13]
.sym 30472 soc.cpu.instr_lui
.sym 30473 soc.cpu.cpuregs_rs1[13]
.sym 30474 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 30477 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30478 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 30479 soc.cpu.reg_pc[14]
.sym 30480 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 30481 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 30483 soc.cpu.cpu_state[4]
.sym 30484 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 30485 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 30486 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30489 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 30490 soc.cpu.cpu_state[4]
.sym 30491 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30492 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 30495 soc.cpu.instr_lui
.sym 30496 soc.cpu.cpuregs_rs1[13]
.sym 30497 soc.cpu.is_lui_auipc_jal
.sym 30498 soc.cpu.reg_pc[13]
.sym 30501 soc.cpu.cpuregs_rs1[9]
.sym 30502 soc.cpu.instr_lui
.sym 30503 soc.cpu.reg_pc[9]
.sym 30504 soc.cpu.is_lui_auipc_jal
.sym 30507 soc.cpu.irq_pending[3]
.sym 30508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 30509 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30510 soc.cpu.cpu_state[3]
.sym 30513 soc.cpu.is_lui_auipc_jal
.sym 30514 soc.cpu.reg_pc[14]
.sym 30515 soc.cpu.cpuregs_rs1[14]
.sym 30516 soc.cpu.instr_lui
.sym 30519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 30520 soc.cpu.cpu_state[4]
.sym 30521 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 30522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 30525 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30526 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 30527 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 30528 soc.cpu.cpu_state[4]
.sym 30532 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 30533 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 30534 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 30535 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 30536 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 30537 soc.cpu.cpuregs_wrdata[8]
.sym 30538 soc.cpu.cpuregs_wrdata[2]
.sym 30539 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[3]
.sym 30543 soc.cpu.cpuregs_rs1[8]
.sym 30544 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 30545 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 30546 soc.cpu.is_lui_auipc_jal
.sym 30548 soc.cpu.reg_pc[12]
.sym 30549 soc.cpu.instr_lui
.sym 30551 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30552 soc.cpu.cpuregs_rs1[9]
.sym 30553 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 30554 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 30555 soc.cpu.cpuregs_wrdata[6]
.sym 30556 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 30557 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 30558 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30559 soc.cpu.reg_pc[3]
.sym 30560 soc.cpu.cpuregs_wrdata[11]
.sym 30561 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30562 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 30563 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30564 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 30565 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30566 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 30567 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30573 soc.cpu.cpu_state[4]
.sym 30574 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 30576 soc.cpu.reg_pc[15]
.sym 30578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 30579 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 30580 soc.cpu.irq_mask[4]
.sym 30581 soc.cpu.cpu_state[4]
.sym 30582 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 30583 soc.cpu.cpu_state[4]
.sym 30584 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 30586 soc.cpu.irq_pending[7]
.sym 30587 soc.cpu.irq_pending[4]
.sym 30588 soc.cpu.cpuregs_rs1[12]
.sym 30589 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 30590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 30591 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30592 soc.cpu.is_lui_auipc_jal
.sym 30593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 30594 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 30595 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 30596 soc.cpu.reg_pc[12]
.sym 30597 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30600 soc.cpu.cpuregs_rs1[15]
.sym 30601 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30602 soc.cpu.instr_lui
.sym 30604 soc.cpu.cpu_state[3]
.sym 30607 soc.cpu.irq_pending[4]
.sym 30608 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30609 soc.cpu.irq_mask[4]
.sym 30612 soc.cpu.is_lui_auipc_jal
.sym 30613 soc.cpu.cpuregs_rs1[15]
.sym 30614 soc.cpu.reg_pc[15]
.sym 30615 soc.cpu.instr_lui
.sym 30618 soc.cpu.irq_pending[7]
.sym 30619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 30620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 30621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 30624 soc.cpu.reg_pc[12]
.sym 30625 soc.cpu.instr_lui
.sym 30626 soc.cpu.is_lui_auipc_jal
.sym 30627 soc.cpu.cpuregs_rs1[12]
.sym 30630 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 30631 soc.cpu.cpu_state[4]
.sym 30632 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 30633 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30636 soc.cpu.cpu_state[4]
.sym 30637 soc.cpu.cpu_state[3]
.sym 30638 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30639 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 30642 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 30643 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 30644 soc.cpu.cpu_state[4]
.sym 30645 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30650 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 30651 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 30655 soc.cpu.cpuregs_wrdata[13]
.sym 30656 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 30657 soc.cpu.mem_la_wdata[1]
.sym 30658 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3]
.sym 30660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.sym 30661 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 30662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30667 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30668 soc.cpu.cpuregs_wrdata[2]
.sym 30669 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 30670 soc.cpu.reg_pc[10]
.sym 30671 soc.cpu.cpu_state[4]
.sym 30673 soc.cpu.is_lui_auipc_jal
.sym 30675 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 30676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 30677 soc.cpu.cpu_state[4]
.sym 30678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 30679 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 30680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3]
.sym 30681 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 30682 soc.cpu.cpu_state[2]
.sym 30683 soc.cpu.decoded_imm[9]
.sym 30684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 30685 soc.cpu.cpuregs_wrdata[8]
.sym 30686 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30687 soc.cpu.cpuregs_wrdata[3]
.sym 30688 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 30689 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30690 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30696 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 30697 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 30701 soc.cpu.decoded_imm[2]
.sym 30706 soc.cpu.decoded_imm[5]
.sym 30707 soc.cpu.decoded_imm[6]
.sym 30708 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30709 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30710 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 30712 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 30716 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 30719 soc.cpu.decoded_imm[7]
.sym 30721 soc.cpu.decoded_imm[1]
.sym 30722 soc.cpu.decoded_imm[4]
.sym 30723 soc.cpu.decoded_imm[0]
.sym 30724 soc.cpu.decoded_imm[3]
.sym 30725 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30730 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 30731 soc.cpu.decoded_imm[0]
.sym 30734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 30736 soc.cpu.decoded_imm[1]
.sym 30737 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 30738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30740 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 30742 soc.cpu.decoded_imm[2]
.sym 30743 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 30744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 30746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 30748 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 30749 soc.cpu.decoded_imm[3]
.sym 30750 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 30752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 30754 soc.cpu.decoded_imm[4]
.sym 30755 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30756 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 30758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 30760 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 30761 soc.cpu.decoded_imm[5]
.sym 30762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 30764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 30766 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30767 soc.cpu.decoded_imm[6]
.sym 30768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 30770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 30772 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 30773 soc.cpu.decoded_imm[7]
.sym 30774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 30779 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30780 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30781 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30782 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 30783 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 30784 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 30785 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 30788 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 30789 soc.cpu.cpuregs_rs1[17]
.sym 30790 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30791 soc.cpu.cpu_state[4]
.sym 30792 soc.cpu.cpuregs_wrdata[9]
.sym 30793 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30794 soc.cpu.cpuregs_wrdata[14]
.sym 30795 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 30798 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 30799 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 30800 soc.cpu.irq_pending[7]
.sym 30801 soc.cpu.mem_la_wdata[1]
.sym 30802 soc.cpu.cpuregs_wrdata[4]
.sym 30804 soc.cpu.decoded_imm[22]
.sym 30805 soc.cpu.reg_pc[15]
.sym 30806 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 30807 soc.cpu.cpuregs_rs1[6]
.sym 30808 soc.cpu.decoded_imm[21]
.sym 30809 soc.cpu.cpuregs_rs1[5]
.sym 30810 soc.cpu.cpuregs_wrdata[6]
.sym 30811 soc.cpu.reg_pc[14]
.sym 30812 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 30813 soc.cpu.cpuregs_rs1[7]
.sym 30814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 30821 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 30823 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 30824 soc.cpu.decoded_imm[12]
.sym 30829 soc.cpu.decoded_imm[11]
.sym 30831 soc.cpu.decoded_imm[15]
.sym 30833 soc.cpu.decoded_imm[10]
.sym 30837 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30838 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 30839 soc.cpu.decoded_imm[14]
.sym 30841 soc.cpu.decoded_imm[8]
.sym 30843 soc.cpu.decoded_imm[9]
.sym 30845 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 30846 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30848 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30849 soc.cpu.decoded_imm[13]
.sym 30850 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 30851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 30853 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 30854 soc.cpu.decoded_imm[8]
.sym 30855 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 30857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 30859 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 30860 soc.cpu.decoded_imm[9]
.sym 30861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 30863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 30865 soc.cpu.decoded_imm[10]
.sym 30866 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 30867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 30869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 30871 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 30872 soc.cpu.decoded_imm[11]
.sym 30873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 30875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 30877 soc.cpu.decoded_imm[12]
.sym 30878 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 30879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 30881 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 30883 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 30884 soc.cpu.decoded_imm[13]
.sym 30885 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 30887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 30889 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 30890 soc.cpu.decoded_imm[14]
.sym 30891 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 30893 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 30895 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30896 soc.cpu.decoded_imm[15]
.sym 30897 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 30901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 30902 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 30903 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 30904 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 30905 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 30906 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 30907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[1]
.sym 30908 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 30911 soc.cpu.cpuregs_rs1[18]
.sym 30912 soc.cpu.cpuregs_rs1[1]
.sym 30914 soc.cpu.reg_pc[5]
.sym 30916 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 30920 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 30921 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 30922 soc.cpu.reg_pc[13]
.sym 30925 soc.cpu.decoded_imm[5]
.sym 30926 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 30927 soc.cpu.decoded_imm[20]
.sym 30928 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 30929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 30930 soc.cpu.is_lui_auipc_jal
.sym 30931 soc.cpu.decoded_imm[6]
.sym 30932 soc.cpu.decoded_imm[28]
.sym 30933 soc.cpu.decoded_imm[25]
.sym 30934 soc.cpu.decoded_imm[7]
.sym 30935 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 30936 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 30937 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 30944 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 30945 soc.cpu.decoded_imm[20]
.sym 30948 soc.cpu.decoded_imm[16]
.sym 30949 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 30953 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 30954 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 30955 soc.cpu.decoded_imm[17]
.sym 30960 soc.cpu.decoded_imm[19]
.sym 30961 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 30963 soc.cpu.decoded_imm[18]
.sym 30964 soc.cpu.decoded_imm[22]
.sym 30966 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 30968 soc.cpu.decoded_imm[21]
.sym 30969 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 30970 soc.cpu.decoded_imm[23]
.sym 30973 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 30974 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 30976 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 30977 soc.cpu.decoded_imm[16]
.sym 30978 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 30980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 30982 soc.cpu.decoded_imm[17]
.sym 30983 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 30984 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 30986 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 30988 soc.cpu.decoded_imm[18]
.sym 30989 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 30990 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 30992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 30994 soc.cpu.decoded_imm[19]
.sym 30995 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 30996 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 30998 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 31000 soc.cpu.decoded_imm[20]
.sym 31001 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 31002 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 31004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 31006 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 31007 soc.cpu.decoded_imm[21]
.sym 31008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 31010 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 31012 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 31013 soc.cpu.decoded_imm[22]
.sym 31014 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 31016 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 31018 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 31019 soc.cpu.decoded_imm[23]
.sym 31020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 31024 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 31025 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 31026 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 31027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 31028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[0]
.sym 31029 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 31030 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 31031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 31034 soc.cpu.cpuregs_rs1[3]
.sym 31035 soc.cpu.cpuregs_rs1[16]
.sym 31036 soc.cpu.reg_pc[10]
.sym 31037 soc.cpu.decoded_imm[12]
.sym 31039 soc.cpu.decoded_imm[0]
.sym 31040 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 31041 soc.cpu.decoded_imm[10]
.sym 31042 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 31044 soc.cpu.reg_pc[10]
.sym 31045 soc.cpu.decoded_imm[12]
.sym 31046 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 31047 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31048 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 31049 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 31050 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 31051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 31052 soc.cpu.cpuregs_wrdata[11]
.sym 31053 soc.cpu.decoded_imm[26]
.sym 31054 soc.cpu.decoded_imm[27]
.sym 31055 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 31056 soc.cpu.decoded_imm[23]
.sym 31057 soc.cpu.reg_pc[13]
.sym 31058 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 31060 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 31065 soc.cpu.decoded_imm[29]
.sym 31069 soc.cpu.decoded_imm[26]
.sym 31070 soc.cpu.decoded_imm[31]
.sym 31077 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 31079 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 31080 soc.cpu.decoded_imm[27]
.sym 31082 soc.cpu.decoded_imm[24]
.sym 31084 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 31086 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 31087 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 31091 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 31092 soc.cpu.decoded_imm[28]
.sym 31093 soc.cpu.decoded_imm[25]
.sym 31094 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 31095 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 31096 soc.cpu.decoded_imm[30]
.sym 31097 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 31099 soc.cpu.decoded_imm[24]
.sym 31100 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 31101 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 31103 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 31105 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 31106 soc.cpu.decoded_imm[25]
.sym 31107 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 31109 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 31111 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 31112 soc.cpu.decoded_imm[26]
.sym 31113 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 31115 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 31117 soc.cpu.decoded_imm[27]
.sym 31118 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 31119 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 31121 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 31123 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 31124 soc.cpu.decoded_imm[28]
.sym 31125 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 31127 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 31129 soc.cpu.decoded_imm[29]
.sym 31130 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 31131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 31133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 31135 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 31136 soc.cpu.decoded_imm[30]
.sym 31137 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 31140 soc.cpu.decoded_imm[31]
.sym 31142 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 31143 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 31147 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 31148 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 31149 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 31150 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 31151 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 31152 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 31153 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 31154 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 31158 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 31159 soc.cpu.reg_pc[18]
.sym 31161 soc.cpu.reg_pc[17]
.sym 31162 soc.cpu.reg_pc[22]
.sym 31163 soc.cpu.decoded_imm[17]
.sym 31167 soc.cpu.reg_pc[20]
.sym 31169 soc.cpu.decoded_imm[3]
.sym 31171 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 31172 soc.cpu.cpuregs_wrdata[3]
.sym 31173 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 31174 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 31175 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 31176 soc.cpu.irq_pending[18]
.sym 31177 soc.cpu.cpuregs_wrdata[8]
.sym 31178 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31179 soc.cpu.latched_compr
.sym 31180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3]
.sym 31181 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31182 soc.cpu.decoded_imm[30]
.sym 31188 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 31189 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 31190 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 31192 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 31193 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 31196 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 31199 soc.cpu.cpu_state[3]
.sym 31200 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 31202 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 31204 soc.cpu.cpuregs_rs1[17]
.sym 31205 soc.cpu.is_lui_auipc_jal
.sym 31206 soc.cpu.instr_lui
.sym 31207 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31208 soc.cpu.cpu_state[4]
.sym 31210 soc.cpu.reg_pc[16]
.sym 31211 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 31212 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 31214 soc.cpu.cpuregs_rs1[18]
.sym 31216 soc.cpu.cpuregs_rs1[16]
.sym 31217 soc.cpu.reg_pc[18]
.sym 31218 soc.cpu.reg_pc[17]
.sym 31221 soc.cpu.cpu_state[4]
.sym 31222 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 31223 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 31224 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31227 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31228 soc.cpu.cpu_state[4]
.sym 31229 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 31230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 31233 soc.cpu.cpu_state[4]
.sym 31234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 31235 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 31236 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31239 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 31240 soc.cpu.cpu_state[4]
.sym 31241 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 31242 soc.cpu.cpu_state[3]
.sym 31245 soc.cpu.cpuregs_rs1[17]
.sym 31246 soc.cpu.is_lui_auipc_jal
.sym 31247 soc.cpu.instr_lui
.sym 31248 soc.cpu.reg_pc[17]
.sym 31251 soc.cpu.cpuregs_rs1[16]
.sym 31252 soc.cpu.reg_pc[16]
.sym 31253 soc.cpu.is_lui_auipc_jal
.sym 31254 soc.cpu.instr_lui
.sym 31257 soc.cpu.instr_lui
.sym 31258 soc.cpu.is_lui_auipc_jal
.sym 31259 soc.cpu.reg_pc[18]
.sym 31260 soc.cpu.cpuregs_rs1[18]
.sym 31263 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 31264 soc.cpu.cpu_state[3]
.sym 31265 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 31266 soc.cpu.cpu_state[4]
.sym 31270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 31271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]
.sym 31272 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 31273 soc.cpu.cpuregs_rs1[11]
.sym 31274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 31275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[3]
.sym 31276 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 31277 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31278 soc.cpu.pcpi_rs2[20]
.sym 31281 soc.cpu.pcpi_rs2[20]
.sym 31284 soc.cpu.reg_pc[25]
.sym 31285 soc.cpu.decoded_imm[8]
.sym 31286 soc.cpu.decoded_imm[29]
.sym 31287 soc.cpu.decoded_imm[13]
.sym 31288 soc.cpu.pcpi_rs2[23]
.sym 31289 soc.cpu.reg_pc[28]
.sym 31290 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 31291 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 31292 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 31293 soc.cpu.pcpi_rs2[23]
.sym 31294 soc.cpu.cpuregs_rs1[6]
.sym 31295 soc.cpu.cpuregs_wrdata[6]
.sym 31296 soc.cpu.cpuregs_rs1[5]
.sym 31297 soc.cpu.reg_pc[15]
.sym 31298 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 31299 soc.cpu.cpuregs_wrdata[4]
.sym 31300 soc.cpu.cpuregs_rs1[7]
.sym 31301 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31302 soc.cpu.cpuregs_rs1[12]
.sym 31303 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 31304 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31305 soc.cpu.reg_pc[27]
.sym 31312 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 31313 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 31315 soc.cpu.cpuregs_raddr2[2]
.sym 31316 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31317 soc.cpu.reg_next_pc[0]
.sym 31318 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 31320 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 31321 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 31322 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31323 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 31324 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 31325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 31326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 31327 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 31328 soc.cpu.is_slli_srli_srai
.sym 31329 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 31330 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31331 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 31332 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[0]
.sym 31333 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 31334 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 31335 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 31336 soc.cpu.cpu_state[4]
.sym 31337 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 31338 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 31339 soc.cpu.latched_compr
.sym 31340 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 31341 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31342 soc.cpu.irq_pending[17]
.sym 31344 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 31345 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 31346 soc.cpu.cpu_state[4]
.sym 31347 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[0]
.sym 31351 soc.cpu.cpuregs_raddr2[2]
.sym 31352 soc.cpu.is_slli_srli_srai
.sym 31353 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 31356 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 31357 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31358 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 31359 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 31363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 31364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 31365 soc.cpu.irq_pending[17]
.sym 31368 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 31369 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 31370 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 31371 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 31374 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 31375 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 31376 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 31377 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 31380 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31381 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31382 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 31383 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 31386 soc.cpu.latched_compr
.sym 31387 soc.cpu.reg_next_pc[0]
.sym 31388 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 31389 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31390 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31393 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31394 soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 31395 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31396 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 31397 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31398 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31399 soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 31400 soc.cpu.cpuregs_rs1[5]
.sym 31401 soc.cpu.next_pc[14]
.sym 31403 soc.cpu.instr_lui
.sym 31405 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 31406 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 31407 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 31408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 31409 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 31410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 31411 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 31412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 31413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 31414 soc.cpu.decoded_imm[18]
.sym 31415 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 31416 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 31417 soc.cpu.is_lui_auipc_jal
.sym 31418 soc.cpu.pcpi_rs2[16]
.sym 31419 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 31420 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 31421 soc.cpu.decoded_imm[5]
.sym 31422 soc.cpu.cpu_state[3]
.sym 31423 soc.cpu.decoded_imm[6]
.sym 31424 soc.cpu.decoded_imm[28]
.sym 31425 soc.cpu.decoded_imm[25]
.sym 31426 soc.cpu.decoded_imm[7]
.sym 31427 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31428 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 31434 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31436 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 31437 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31439 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31440 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 31441 soc.cpu.cpuregs_wrdata[2]
.sym 31443 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31444 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31447 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31450 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31451 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 31452 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31453 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 31457 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 31458 soc.cpu.cpuregs_wrdata[9]
.sym 31460 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 31461 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31462 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31465 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[1]
.sym 31467 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31468 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31469 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31470 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 31473 soc.cpu.cpuregs_wrdata[9]
.sym 31480 soc.cpu.cpuregs_wrdata[2]
.sym 31485 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31486 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31487 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31488 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31491 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[1]
.sym 31492 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31493 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31494 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31497 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31498 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31499 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 31500 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31503 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31504 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31505 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 31506 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 31509 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31510 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 31511 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 31512 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31516 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 31517 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 31518 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31519 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31520 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 31521 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31522 soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 31523 soc.cpu.cpuregs_rs1[10]
.sym 31524 soc.cpu.is_sltiu_bltu_sltu
.sym 31526 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31527 soc.cpu.is_sltiu_bltu_sltu
.sym 31528 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 31529 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31530 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31531 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31532 soc.cpu.is_slli_srli_srai
.sym 31533 soc.cpu.cpu_state[3]
.sym 31534 soc.cpu.cpuregs_raddr2[2]
.sym 31535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 31536 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31537 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 31538 soc.cpu.cpuregs_wrdata[15]
.sym 31539 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31540 soc.cpu.decoded_imm[26]
.sym 31541 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 31542 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 31544 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 31545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 31546 soc.cpu.decoded_imm[27]
.sym 31547 soc.cpu.decoded_imm[23]
.sym 31548 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 31549 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 31550 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 31551 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 31559 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31560 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 31561 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31562 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31567 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31569 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31570 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31572 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31573 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 31574 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 31578 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31579 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31580 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 31581 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 31582 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 31583 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31585 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 31586 soc.cpu.irq_pending[17]
.sym 31587 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 31588 soc.cpu.irq_mask[17]
.sym 31590 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 31591 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31592 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31593 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 31596 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 31597 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31598 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31599 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31602 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31603 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31604 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31605 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31608 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31609 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 31610 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31611 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31614 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31615 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31616 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31617 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 31620 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31621 soc.cpu.irq_pending[17]
.sym 31623 soc.cpu.irq_mask[17]
.sym 31626 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31627 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 31628 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31629 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 31632 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 31633 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31634 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31635 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31639 soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 31640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 31641 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 31642 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 31643 soc.cpu.cpuregs_wrdata[1]
.sym 31644 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 31645 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 31646 soc.cpu.reg_pc[16]
.sym 31651 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 31652 soc.cpu.cpu_state[4]
.sym 31653 soc.cpu.reg_pc[17]
.sym 31654 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 31655 soc.cpu.decoded_imm[16]
.sym 31656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 31657 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31658 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 31660 soc.cpu.reg_pc[18]
.sym 31661 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 31662 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31663 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 31664 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 31665 soc.cpu.cpuregs_wrdata[3]
.sym 31666 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31667 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 31669 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 31670 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31671 soc.cpu.is_slli_srli_srai
.sym 31672 soc.cpu.irq_pending[17]
.sym 31673 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31674 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 31681 soc.cpu.cpuregs_wrdata[0]
.sym 31682 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31683 soc.cpu.cpu_state[3]
.sym 31687 soc.cpu.reg_next_pc[0]
.sym 31689 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 31690 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31692 soc.cpu.cpuregs_wrdata[12]
.sym 31693 soc.cpu.cpuregs_wrdata[14]
.sym 31694 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31697 soc.cpu.irq_pending[25]
.sym 31698 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 31699 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 31701 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31702 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31703 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31705 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31707 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 31709 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 31711 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 31713 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 31714 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31715 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31716 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31719 soc.cpu.reg_next_pc[0]
.sym 31720 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 31721 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31722 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 31726 soc.cpu.cpuregs_wrdata[12]
.sym 31731 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31732 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31733 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 31734 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31737 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31738 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31739 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31740 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31744 soc.cpu.cpuregs_wrdata[14]
.sym 31749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 31750 soc.cpu.cpu_state[3]
.sym 31751 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 31752 soc.cpu.irq_pending[25]
.sym 31755 soc.cpu.cpuregs_wrdata[0]
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31762 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 31763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 31764 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 31765 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 31766 soc.cpu.cpuregs_wrdata[16]
.sym 31767 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 31768 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 31769 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 31773 soc.cpu.is_lui_auipc_jal
.sym 31774 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 31775 soc.cpu.cpu_state[4]
.sym 31777 soc.cpu.cpu_state[2]
.sym 31778 soc.cpu.reg_out[0]
.sym 31779 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 31780 soc.cpu.cpu_state[2]
.sym 31781 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31782 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 31783 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 31784 soc.cpu.cpu_state[4]
.sym 31785 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 31786 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 31787 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 31788 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31789 soc.cpu.reg_pc[27]
.sym 31790 soc.cpu.cpuregs_rs1[20]
.sym 31791 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 31793 soc.cpu.cpuregs_raddr2[3]
.sym 31795 soc.cpu.cpuregs_raddr2[3]
.sym 31796 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 31797 soc.cpu.reg_pc[22]
.sym 31805 soc.cpu.reg_pc[27]
.sym 31806 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31807 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 31808 soc.cpu.instr_lui
.sym 31811 soc.cpu.reg_pc[21]
.sym 31812 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 31814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 31815 soc.cpu.reg_pc[23]
.sym 31816 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 31817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
.sym 31818 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 31819 soc.cpu.cpuregs_rs1[21]
.sym 31822 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31823 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 31824 soc.cpu.cpu_state[4]
.sym 31825 soc.cpu.cpuregs_wrdata[3]
.sym 31826 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31828 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 31829 soc.cpu.cpuregs_rs1[27]
.sym 31830 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31832 soc.cpu.cpuregs_rs1[23]
.sym 31834 soc.cpu.is_lui_auipc_jal
.sym 31836 soc.cpu.is_lui_auipc_jal
.sym 31837 soc.cpu.cpuregs_rs1[27]
.sym 31838 soc.cpu.reg_pc[27]
.sym 31839 soc.cpu.instr_lui
.sym 31842 soc.cpu.instr_lui
.sym 31843 soc.cpu.is_lui_auipc_jal
.sym 31844 soc.cpu.reg_pc[21]
.sym 31845 soc.cpu.cpuregs_rs1[21]
.sym 31848 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 31849 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31850 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31851 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31857 soc.cpu.cpuregs_wrdata[3]
.sym 31860 soc.cpu.is_lui_auipc_jal
.sym 31861 soc.cpu.instr_lui
.sym 31862 soc.cpu.cpuregs_rs1[23]
.sym 31863 soc.cpu.reg_pc[23]
.sym 31866 soc.cpu.cpu_state[4]
.sym 31867 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 31868 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31869 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 31872 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 31873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
.sym 31874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 31875 soc.cpu.cpu_state[4]
.sym 31878 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31879 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 31880 soc.cpu.cpu_state[4]
.sym 31881 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31885 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 31886 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 31887 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 31888 soc.cpu.latched_compr
.sym 31889 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 31890 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 31891 soc.cpu.cpuregs_wrdata[23]
.sym 31892 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31897 soc.cpu.instr_retirq
.sym 31898 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 31899 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 31900 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 31901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 31902 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 31903 soc.cpu.reg_pc[23]
.sym 31904 soc.cpu.instr_lui
.sym 31905 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31906 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31907 soc.cpu.reg_pc[21]
.sym 31908 soc.cpu.reg_out[16]
.sym 31909 soc.cpu.decoded_imm[25]
.sym 31910 soc.cpu.decoded_imm[7]
.sym 31912 soc.cpu.decoded_imm[5]
.sym 31913 soc.cpu.is_lui_auipc_jal
.sym 31914 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 31915 soc.cpu.cpu_state[3]
.sym 31916 soc.cpu.decoded_imm[28]
.sym 31917 soc.cpu.pcpi_rs2[16]
.sym 31918 soc.cpu.cpu_state[3]
.sym 31919 soc.cpu.decoded_imm[6]
.sym 31920 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 31927 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 31928 soc.cpu.cpuregs_rs1[20]
.sym 31929 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 31931 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 31932 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31934 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 31935 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31936 soc.cpu.reg_pc[25]
.sym 31937 soc.cpu.reg_pc[20]
.sym 31938 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 31940 soc.cpu.cpuregs_rs1[22]
.sym 31941 soc.cpu.instr_lui
.sym 31942 soc.cpu.cpu_state[4]
.sym 31944 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 31945 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 31946 soc.cpu.is_lui_auipc_jal
.sym 31947 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 31948 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 31949 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31950 soc.cpu.cpu_state[4]
.sym 31952 soc.cpu.instr_lui
.sym 31953 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31954 soc.cpu.is_lui_auipc_jal
.sym 31955 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 31956 soc.cpu.cpuregs_rs1[25]
.sym 31957 soc.cpu.reg_pc[22]
.sym 31959 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31960 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 31961 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 31962 soc.cpu.cpu_state[4]
.sym 31965 soc.cpu.instr_lui
.sym 31966 soc.cpu.is_lui_auipc_jal
.sym 31967 soc.cpu.cpuregs_rs1[22]
.sym 31968 soc.cpu.reg_pc[22]
.sym 31971 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31972 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 31973 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31974 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 31977 soc.cpu.reg_pc[25]
.sym 31978 soc.cpu.instr_lui
.sym 31979 soc.cpu.cpuregs_rs1[25]
.sym 31980 soc.cpu.is_lui_auipc_jal
.sym 31983 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 31984 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 31985 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 31986 soc.cpu.cpu_state[4]
.sym 31989 soc.cpu.is_lui_auipc_jal
.sym 31990 soc.cpu.cpuregs_rs1[20]
.sym 31991 soc.cpu.instr_lui
.sym 31992 soc.cpu.reg_pc[20]
.sym 31995 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 31996 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 31997 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31998 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32001 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 32002 soc.cpu.cpu_state[4]
.sym 32003 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 32004 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 32008 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 32009 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 32010 soc.cpu.pcpi_rs2[16]
.sym 32011 soc.cpu.cpuregs_wrdata[21]
.sym 32012 soc.cpu.cpuregs_wrdata[20]
.sym 32013 soc.cpu.cpuregs_wrdata[17]
.sym 32014 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 32015 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 32017 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32021 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 32022 soc.cpu.cpuregs.wen
.sym 32023 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32024 soc.cpu.reg_pc[25]
.sym 32025 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 32026 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 32027 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 32028 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 32029 soc.cpu.instr_lui
.sym 32030 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 32031 soc.cpu.compressed_instr
.sym 32032 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 32033 soc.cpu.pcpi_rs2[20]
.sym 32034 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 32035 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 32036 soc.cpu.decoded_imm[26]
.sym 32037 soc.cpu.decoded_imm[27]
.sym 32038 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 32039 soc.cpu.decoded_imm[23]
.sym 32040 soc.cpu.cpuregs_wrdata[23]
.sym 32041 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32042 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32043 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 32053 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 32054 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32055 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32060 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 32062 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 32063 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32064 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 32065 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 32066 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 32067 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 32069 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 32071 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32072 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 32073 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 32074 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32075 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32076 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 32077 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32078 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32079 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32082 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 32083 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32084 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32085 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32088 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32089 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 32090 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32091 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 32094 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32095 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32096 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 32097 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32100 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32101 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 32102 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 32103 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32106 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32107 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32108 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 32109 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32112 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32113 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32114 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 32115 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 32118 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32119 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32120 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32121 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 32124 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32125 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32126 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32127 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 32131 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 32132 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32133 soc.cpu.cpuregs_wrdata[25]
.sym 32134 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 32135 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32136 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 32137 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 32138 soc.cpu.cpuregs_rs1[31]
.sym 32143 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 32144 soc.cpu.cpuregs.wen
.sym 32146 soc.cpu.cpuregs_wrdata[21]
.sym 32147 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32148 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 32149 soc.cpu.cpuregs_wrdata[18]
.sym 32150 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32151 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32152 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 32153 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32154 soc.cpu.pcpi_rs2[20]
.sym 32155 soc.cpu.pcpi_rs2[23]
.sym 32156 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 32157 soc.cpu.cpuregs_wrdata[21]
.sym 32158 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32159 soc.cpu.pcpi_rs2[20]
.sym 32160 soc.cpu.cpuregs.wen
.sym 32161 soc.cpu.cpuregs_wrdata[17]
.sym 32162 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32164 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32165 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 32166 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 32172 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 32173 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32174 soc.cpu.instr_lui
.sym 32176 soc.cpu.cpuregs_wrdata[20]
.sym 32177 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 32180 soc.cpu.reg_pc[29]
.sym 32182 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32183 soc.cpu.cpuregs_rs1[29]
.sym 32184 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 32185 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 32187 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 32189 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 32191 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 32192 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 32194 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32197 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 32198 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 32199 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32202 soc.cpu.is_lui_auipc_jal
.sym 32205 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32206 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32207 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 32208 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 32211 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32212 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32213 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32214 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 32217 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 32218 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 32219 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32220 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32223 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32224 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32225 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 32226 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32229 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 32230 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 32238 soc.cpu.cpuregs_wrdata[20]
.sym 32241 soc.cpu.cpuregs_rs1[29]
.sym 32242 soc.cpu.is_lui_auipc_jal
.sym 32243 soc.cpu.instr_lui
.sym 32244 soc.cpu.reg_pc[29]
.sym 32247 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 32248 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32249 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32250 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 32252 clk$SB_IO_IN_$glb_clk
.sym 32254 soc.cpu.reg_op2_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 32255 soc.cpu.cpuregs_wrdata[26]
.sym 32256 soc.cpu.alu_out_q[0]
.sym 32257 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 32258 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32259 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 32260 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 32261 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32263 soc.cpu.decoded_imm_j[8]
.sym 32266 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32267 soc.cpu.instr_lui
.sym 32268 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32269 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 32270 soc.cpu.decoded_imm_j[5]
.sym 32271 soc.cpu.cpuregs_rs1[31]
.sym 32272 soc.cpu.instr_waitirq
.sym 32273 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 32274 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 32276 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32277 soc.cpu.cpuregs_wrdata[25]
.sym 32278 soc.cpu.cpuregs_wrdata[25]
.sym 32279 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 32280 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32281 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 32282 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32283 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 32284 soc.cpu.is_lui_auipc_jal
.sym 32285 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32286 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 32287 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 32288 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32297 soc.cpu.cpuregs_wrdata[25]
.sym 32299 soc.cpu.cpuregs_wrdata[19]
.sym 32300 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32304 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32312 soc.cpu.cpuregs_wrdata[23]
.sym 32313 soc.cpu.cpuregs_wrdata[18]
.sym 32314 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32315 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 32316 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 32320 soc.cpu.cpuregs_wrdata[26]
.sym 32321 soc.cpu.cpuregs_wrdata[17]
.sym 32322 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32331 soc.cpu.cpuregs_wrdata[23]
.sym 32337 soc.cpu.cpuregs_wrdata[18]
.sym 32340 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32341 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 32342 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32343 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32346 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32347 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32348 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32349 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 32352 soc.cpu.cpuregs_wrdata[26]
.sym 32361 soc.cpu.cpuregs_wrdata[19]
.sym 32365 soc.cpu.cpuregs_wrdata[17]
.sym 32373 soc.cpu.cpuregs_wrdata[25]
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32377 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 32378 soc.cpu.cpuregs_wrdata[29]
.sym 32379 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 32380 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 32381 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32382 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 32383 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 32384 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32389 soc.cpu.decoded_imm[18]
.sym 32390 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 32391 soc.cpu.cpuregs_wrdata[22]
.sym 32392 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32393 soc.cpu.pcpi_rs2[24]
.sym 32394 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 32395 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 32396 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 32397 soc.cpu.reg_op2_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 32398 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32399 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32400 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 32401 soc.cpu.instr_bge
.sym 32403 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32404 soc.cpu.decoded_imm[20]
.sym 32406 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 32408 soc.cpu.decoded_imm[28]
.sym 32409 soc.cpu.is_lui_auipc_jal
.sym 32410 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 32412 soc.cpu.decoded_imm[25]
.sym 32418 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 32420 soc.cpu.decoded_imm[20]
.sym 32421 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 32422 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 32424 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 32425 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32426 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 32428 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32429 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 32432 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 32433 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32436 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 32437 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 32439 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 32440 soc.cpu.decoded_imm[23]
.sym 32444 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 32445 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32446 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 32448 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 32449 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32451 soc.cpu.decoded_imm[23]
.sym 32452 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 32454 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 32457 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 32458 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32459 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32460 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32463 soc.cpu.decoded_imm[20]
.sym 32464 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 32466 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 32469 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32470 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 32471 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32472 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32475 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32476 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32477 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32478 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 32481 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 32482 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 32483 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32484 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32487 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32488 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 32489 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 32490 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32493 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32494 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 32495 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 32496 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32497 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32500 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 32501 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 32502 soc.cpu.pcpi_rs2[30]
.sym 32503 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 32504 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 32505 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 32506 soc.cpu.pcpi_rs2[28]
.sym 32507 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 32508 soc.cpu.pcpi_rs2[26]
.sym 32512 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 32513 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 32515 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 32516 soc.cpu.cpuregs_wrdata[31]
.sym 32518 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 32520 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 32521 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 32522 soc.cpu.cpuregs_wrdata[28]
.sym 32523 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 32524 soc.cpu.decoded_imm[27]
.sym 32525 soc.cpu.pcpi_rs2[20]
.sym 32526 soc.cpu.decoded_imm[23]
.sym 32528 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32529 UART_RX_SB_LUT4_I2_O[3]
.sym 32530 soc.cpu.cpuregs_waddr[1]
.sym 32531 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 32532 soc.cpu.decoded_imm[26]
.sym 32533 soc.cpu.cpu_state[1]
.sym 32534 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 32535 soc.cpu.cpuregs_waddr[0]
.sym 32542 soc.cpu.cpuregs_waddr[0]
.sym 32543 soc.cpu.cpuregs_wrdata[30]
.sym 32546 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32549 soc.cpu.cpuregs_wrdata[27]
.sym 32550 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 32551 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32552 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 32555 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 32556 soc.cpu.cpuregs_waddr[1]
.sym 32557 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 32559 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 32560 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32562 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32563 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32564 soc.cpu.cpuregs_waddr[3]
.sym 32568 soc.cpu.cpuregs_waddr[2]
.sym 32570 soc.cpu.cpuregs_waddr[4]
.sym 32571 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 32577 soc.cpu.cpuregs_wrdata[27]
.sym 32580 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32581 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 32582 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32583 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 32588 soc.cpu.cpuregs_wrdata[30]
.sym 32592 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32593 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 32594 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32595 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 32599 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 32601 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 32604 soc.cpu.cpuregs_waddr[0]
.sym 32605 soc.cpu.cpuregs_waddr[4]
.sym 32606 soc.cpu.cpuregs_waddr[3]
.sym 32607 soc.cpu.cpuregs_waddr[1]
.sym 32610 soc.cpu.cpuregs_waddr[2]
.sym 32611 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32612 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32613 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32623 soc.cpu.decoded_imm[30]
.sym 32624 soc.cpu.decoded_imm[20]
.sym 32625 soc.cpu.decoded_imm[26]
.sym 32626 soc.cpu.decoded_imm[28]
.sym 32628 soc.cpu.decoded_imm[25]
.sym 32629 soc.cpu.decoded_imm[27]
.sym 32630 soc.cpu.decoded_imm[23]
.sym 32635 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 32636 soc.cpu.pcpi_rs2[28]
.sym 32637 soc.cpu.cpuregs_wrdata[30]
.sym 32638 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 32639 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32641 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 32642 soc.cpu.mem_do_rinst
.sym 32643 soc.cpu.decoded_imm[17]
.sym 32644 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 32645 soc.cpu.cpuregs_wrdata[27]
.sym 32646 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 32647 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 32648 soc.cpu.instr_bgeu
.sym 32649 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 32650 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 32652 soc.cpu.cpuregs.wen
.sym 32655 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 32656 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 32668 soc.cpu.instr_bltu
.sym 32672 soc.cpu.instr_blt
.sym 32674 soc.cpu.instr_waitirq
.sym 32675 soc.cpu.instr_jalr
.sym 32676 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 32677 soc.cpu.instr_slt
.sym 32678 soc.cpu.instr_bgeu
.sym 32688 soc.cpu.instr_sltiu
.sym 32689 UART_RX_SB_LUT4_I2_O[3]
.sym 32692 soc.cpu.instr_sltu
.sym 32693 soc.cpu.cpu_state[1]
.sym 32694 soc.cpu.instr_slti
.sym 32709 soc.cpu.instr_bltu
.sym 32710 soc.cpu.instr_sltu
.sym 32712 soc.cpu.instr_sltiu
.sym 32715 soc.cpu.instr_blt
.sym 32717 soc.cpu.instr_slti
.sym 32718 soc.cpu.instr_slt
.sym 32722 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 32733 UART_RX_SB_LUT4_I2_O[3]
.sym 32735 soc.cpu.cpu_state[1]
.sym 32739 soc.cpu.instr_waitirq
.sym 32740 soc.cpu.instr_bltu
.sym 32741 soc.cpu.instr_bgeu
.sym 32742 soc.cpu.instr_jalr
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32748 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32749 soc.cpu.latched_stalu
.sym 32752 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 32758 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 32759 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 32760 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 32762 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 32764 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 32765 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 32766 soc.cpu.decoded_imm[29]
.sym 32767 soc.cpu.cpu_state[4]
.sym 32768 soc.cpu.decoded_imm[14]
.sym 32769 soc.cpu.reg_out[29]
.sym 32771 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 32775 soc.cpu.is_lui_auipc_jal
.sym 32793 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32801 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32805 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 32807 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 32810 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 32811 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 32812 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 32820 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32821 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 32822 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 32823 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 32844 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 32845 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 32846 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 32847 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32856 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 32857 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 32858 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 32859 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32866 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32868 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32878 soc.cpu.instr_lui
.sym 32881 soc.cpu.cpuregs_waddr[4]
.sym 32882 soc.cpu.instr_jalr
.sym 32883 soc.cpu.cpuregs_waddr[2]
.sym 32884 soc.cpu.latched_stalu
.sym 32885 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32886 UART_RX_SB_LUT4_I2_O[3]
.sym 32887 soc.cpu.instr_sub
.sym 32888 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32889 soc.cpu.instr_lui
.sym 32890 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 32891 soc.cpu.instr_sub
.sym 32899 soc.cpu.cpu_state[3]
.sym 32902 soc.cpu.instr_bgeu
.sym 33007 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33008 soc.cpu.is_alu_reg_imm
.sym 33011 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 33015 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 33598 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 33605 soc.cpu.reg_pc[2]
.sym 33608 soc.cpu.decoded_imm[30]
.sym 33722 soc.cpu.decoded_imm[20]
.sym 33723 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 33724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 33725 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 33756 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 33762 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 33766 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33771 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[3]
.sym 33775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33789 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 33790 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33791 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33794 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[3]
.sym 33796 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 33797 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 33799 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 33801 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33802 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[3]
.sym 33804 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[1]
.sym 33805 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33806 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 33807 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 33808 soc.cpu.cpu_state[4]
.sym 33812 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 33813 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[0]
.sym 33815 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33816 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 33818 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[1]
.sym 33819 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[0]
.sym 33820 soc.cpu.cpu_state[4]
.sym 33822 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33823 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 33824 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[1]
.sym 33825 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 33828 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33829 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 33830 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 33834 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[1]
.sym 33835 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[0]
.sym 33836 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[3]
.sym 33837 soc.cpu.cpu_state[4]
.sym 33840 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 33841 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33842 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33843 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33846 soc.cpu.cpu_state[4]
.sym 33847 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[3]
.sym 33848 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[1]
.sym 33849 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[0]
.sym 33852 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33853 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33854 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 33855 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33858 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33859 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 33860 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[1]
.sym 33861 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 33864 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33865 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 33866 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 33867 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33868 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 33869 clk$SB_IO_IN_$glb_clk
.sym 33871 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 33877 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 33878 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[0]
.sym 33881 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 33883 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 33886 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 33888 iomem_wdata[3]
.sym 33889 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 33893 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33894 iomem_addr[4]
.sym 33895 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 33896 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 33898 soc.cpu.reg_pc[6]
.sym 33902 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 33904 soc.cpu.reg_pc[4]
.sym 33905 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 33906 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 33912 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 33914 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 33915 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 33916 soc.cpu.cpu_state[4]
.sym 33917 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]
.sym 33919 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 33920 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]
.sym 33921 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 33922 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 33924 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33925 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 33926 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[0]
.sym 33927 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 33928 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 33929 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33931 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 33934 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 33935 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[0]
.sym 33936 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 33937 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33938 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 33939 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 33940 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 33942 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 33945 soc.cpu.cpu_state[4]
.sym 33946 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[0]
.sym 33947 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 33948 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 33951 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 33952 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 33953 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 33954 soc.cpu.cpu_state[4]
.sym 33957 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 33958 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33959 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 33960 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 33963 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[0]
.sym 33964 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 33965 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 33966 soc.cpu.cpu_state[4]
.sym 33969 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33970 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 33971 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 33972 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 33975 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]
.sym 33976 soc.cpu.cpu_state[4]
.sym 33977 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]
.sym 33978 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 33981 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 33982 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33983 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 33984 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 33991 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 33992 clk$SB_IO_IN_$glb_clk
.sym 33994 soc.cpu.alu_out_q[7]
.sym 33995 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 33996 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 33997 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 33998 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 33999 soc.cpu.alu_out_q[12]
.sym 34000 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 34001 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 34004 soc.cpu.cpuregs_wrdata[7]
.sym 34005 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 34006 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 34007 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 34009 soc.cpu.latched_stalu
.sym 34010 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 34011 iomem_addr[4]
.sym 34012 soc.memory.rdata_1[2]
.sym 34014 iomem_wdata[5]
.sym 34015 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34016 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 34017 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 34018 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34021 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 34022 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 34024 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 34025 soc.cpu.reg_pc[7]
.sym 34026 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 34028 soc.cpu.reg_pc[8]
.sym 34029 soc.cpu.reg_pc[12]
.sym 34035 soc.cpu.cpu_state[4]
.sym 34037 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 34038 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 34040 soc.cpu.instr_lui
.sym 34041 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 34043 soc.cpu.cpu_state[4]
.sym 34044 soc.cpu.cpuregs_rs1[4]
.sym 34046 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 34047 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 34048 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 34049 soc.cpu.reg_pc[7]
.sym 34050 soc.cpu.is_lui_auipc_jal
.sym 34051 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34053 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[0]
.sym 34054 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 34057 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 34058 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 34059 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34061 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 34062 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 34063 soc.cpu.reg_pc[4]
.sym 34064 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 34065 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[3]
.sym 34066 soc.cpu.cpuregs_rs1[7]
.sym 34068 soc.cpu.cpuregs_rs1[4]
.sym 34069 soc.cpu.reg_pc[4]
.sym 34070 soc.cpu.is_lui_auipc_jal
.sym 34071 soc.cpu.instr_lui
.sym 34074 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 34075 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 34076 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 34077 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 34080 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 34081 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 34082 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 34083 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 34086 soc.cpu.instr_lui
.sym 34087 soc.cpu.is_lui_auipc_jal
.sym 34088 soc.cpu.reg_pc[7]
.sym 34089 soc.cpu.cpuregs_rs1[7]
.sym 34092 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[0]
.sym 34093 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[3]
.sym 34094 soc.cpu.cpu_state[4]
.sym 34095 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 34104 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 34105 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34106 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 34107 soc.cpu.cpu_state[4]
.sym 34110 soc.cpu.cpu_state[4]
.sym 34111 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 34112 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 34113 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34114 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 34115 clk$SB_IO_IN_$glb_clk
.sym 34117 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 34118 soc.cpu.reg_pc[6]
.sym 34119 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 34120 soc.cpu.reg_pc[8]
.sym 34121 soc.cpu.reg_pc[4]
.sym 34122 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 34123 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 34124 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 34126 soc.cpu.latched_stalu
.sym 34127 soc.cpu.latched_stalu
.sym 34128 soc.cpu.cpuregs_wrdata[13]
.sym 34129 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 34130 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 34132 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 34133 soc.memory.rdata_0[13]
.sym 34134 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 34135 soc.memory.rdata_1[13]
.sym 34136 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 34137 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 34138 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 34140 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 34141 soc.cpu.reg_pc[9]
.sym 34143 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 34144 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 34146 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34147 soc.cpu.reg_pc[11]
.sym 34148 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 34149 soc.cpu.mem_la_wdata[6]
.sym 34150 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 34151 iomem_addr[6]
.sym 34152 iomem_addr[10]
.sym 34159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34160 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 34161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 34162 soc.cpu.cpu_state[2]
.sym 34163 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34165 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 34167 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 34168 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 34169 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 34170 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34171 soc.cpu.cpu_state[3]
.sym 34172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 34174 soc.cpu.cpu_state[4]
.sym 34175 soc.cpu.reg_pc[6]
.sym 34176 soc.cpu.irq_pending[4]
.sym 34178 soc.cpu.cpuregs_rs1[6]
.sym 34179 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34182 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 34184 soc.cpu.is_lui_auipc_jal
.sym 34186 soc.cpu.cpu_state[4]
.sym 34187 soc.cpu.instr_lui
.sym 34189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[1]
.sym 34191 soc.cpu.cpu_state[4]
.sym 34192 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34193 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 34194 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 34197 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34198 soc.cpu.cpu_state[3]
.sym 34199 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 34200 soc.cpu.cpu_state[4]
.sym 34203 soc.cpu.cpuregs_rs1[6]
.sym 34204 soc.cpu.is_lui_auipc_jal
.sym 34205 soc.cpu.instr_lui
.sym 34206 soc.cpu.reg_pc[6]
.sym 34209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34210 soc.cpu.irq_pending[4]
.sym 34211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 34215 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 34222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[1]
.sym 34223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 34224 soc.cpu.cpu_state[2]
.sym 34230 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 34233 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34234 soc.cpu.cpu_state[3]
.sym 34235 soc.cpu.cpu_state[4]
.sym 34236 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 34237 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 34238 clk$SB_IO_IN_$glb_clk
.sym 34239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34240 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 34241 soc.cpu.reg_pc[11]
.sym 34242 soc.cpu.cpuregs_wrdata[3]
.sym 34243 soc.cpu.reg_pc[7]
.sym 34244 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 34245 soc.cpu.reg_pc[12]
.sym 34246 soc.cpu.reg_pc[9]
.sym 34247 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 34248 iomem_wdata[1]
.sym 34249 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 34250 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 34252 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 34253 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 34254 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 34256 iomem_addr[16]
.sym 34258 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 34260 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 34261 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 34262 soc.cpu.reg_pc[3]
.sym 34263 flash_clk_SB_LUT4_I1_I2[3]
.sym 34264 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 34265 soc.cpu.decoded_imm[1]
.sym 34266 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 34267 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[3]
.sym 34268 soc.cpu.cpuregs_rs1[10]
.sym 34269 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 34270 soc.cpu.decoded_imm[4]
.sym 34271 soc.cpu.irq_pending[14]
.sym 34272 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 34275 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 34281 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 34282 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 34283 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34285 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 34286 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 34287 soc.cpu.instr_lui
.sym 34288 soc.cpu.is_lui_auipc_jal
.sym 34289 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34290 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 34292 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 34293 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34294 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34295 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 34296 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 34298 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34299 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 34300 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 34301 soc.cpu.cpu_state[3]
.sym 34302 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 34303 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 34304 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34306 soc.cpu.reg_pc[11]
.sym 34307 soc.cpu.cpuregs_rs1[11]
.sym 34308 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 34309 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34310 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 34311 soc.cpu.cpu_state[4]
.sym 34312 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 34314 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 34315 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34316 soc.cpu.cpu_state[3]
.sym 34317 soc.cpu.cpu_state[4]
.sym 34320 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 34321 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 34322 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34323 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 34326 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 34327 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 34328 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 34329 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34332 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34333 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34334 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 34335 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34338 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 34339 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 34340 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 34341 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34344 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34345 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 34346 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 34347 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34350 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 34351 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34352 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 34356 soc.cpu.is_lui_auipc_jal
.sym 34357 soc.cpu.reg_pc[11]
.sym 34358 soc.cpu.cpuregs_rs1[11]
.sym 34359 soc.cpu.instr_lui
.sym 34363 soc.cpu.alu_out_q[10]
.sym 34364 soc.cpu.alu_out_q[14]
.sym 34365 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 34366 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 34367 soc.cpu.cpuregs_wrdata[5]
.sym 34368 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 34369 soc.cpu.cpuregs_wrdata[4]
.sym 34370 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 34373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 34374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 34375 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 34376 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 34377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 34380 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34381 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34382 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 34383 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 34385 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 34386 soc.cpu.cpuregs_wrdata[3]
.sym 34387 soc.cpu.latched_stalu
.sym 34388 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 34389 soc.cpu.reg_pc[7]
.sym 34390 soc.cpu.reg_pc[2]
.sym 34391 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 34392 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 34393 soc.cpu.cpuregs_rs1[11]
.sym 34394 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 34395 soc.cpu.reg_pc[5]
.sym 34396 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 34397 soc.cpu.reg_pc[4]
.sym 34398 soc.cpu.reg_pc[6]
.sym 34404 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 34405 soc.cpu.is_lui_auipc_jal
.sym 34406 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34408 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 34410 soc.cpu.reg_pc[10]
.sym 34411 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34412 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 34413 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 34414 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 34415 soc.cpu.cpuregs_rs1[5]
.sym 34416 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34417 soc.cpu.cpu_state[4]
.sym 34419 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 34420 soc.cpu.instr_lui
.sym 34421 soc.cpu.reg_pc[5]
.sym 34423 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 34424 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 34425 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 34426 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 34428 soc.cpu.cpuregs_rs1[10]
.sym 34430 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 34431 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 34432 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34433 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 34434 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34435 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 34437 soc.cpu.cpuregs_rs1[5]
.sym 34438 soc.cpu.is_lui_auipc_jal
.sym 34439 soc.cpu.instr_lui
.sym 34440 soc.cpu.reg_pc[5]
.sym 34443 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34444 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 34445 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 34446 soc.cpu.cpu_state[4]
.sym 34449 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 34450 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34451 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 34452 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34455 soc.cpu.is_lui_auipc_jal
.sym 34456 soc.cpu.reg_pc[10]
.sym 34457 soc.cpu.cpuregs_rs1[10]
.sym 34458 soc.cpu.instr_lui
.sym 34461 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 34462 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34463 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 34464 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34467 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 34468 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 34469 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34470 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 34473 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 34474 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 34475 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 34476 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34479 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 34480 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34481 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 34482 soc.cpu.cpu_state[4]
.sym 34486 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 34487 soc.cpu.cpuregs_wrdata[9]
.sym 34488 soc.cpu.cpuregs_wrdata[12]
.sym 34489 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 34490 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 34491 soc.cpu.cpuregs_wrdata[14]
.sym 34492 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 34493 soc.cpu.reg_out[14]
.sym 34496 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 34498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 34499 soc.cpu.cpuregs_wrdata[4]
.sym 34500 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34501 soc.cpu.cpuregs_rs1[5]
.sym 34502 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 34503 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 34504 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 34505 soc.cpu.alu_out_q[10]
.sym 34507 soc.memory.wen[0]
.sym 34508 soc.cpu.reg_pc[14]
.sym 34510 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 34511 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 34512 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 34513 soc.cpu.reg_pc[8]
.sym 34514 soc.cpu.cpuregs_wrdata[5]
.sym 34515 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 34516 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 34517 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 34518 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34519 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 34520 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34521 soc.cpu.reg_pc[12]
.sym 34527 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 34529 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 34530 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34531 soc.cpu.cpu_state[4]
.sym 34534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 34535 soc.cpu.decoded_imm[1]
.sym 34536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 34538 soc.cpu.cpu_state[3]
.sym 34539 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 34540 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 34541 soc.cpu.irq_pending[14]
.sym 34542 soc.cpu.decoded_imm[4]
.sym 34543 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 34544 soc.cpu.irq_pending[5]
.sym 34545 soc.cpu.cpu_state[2]
.sym 34546 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 34547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 34548 soc.cpu.decoded_imm[11]
.sym 34549 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 34550 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34551 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 34553 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 34554 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 34555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 34556 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 34557 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 34558 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 34560 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 34561 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 34562 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 34563 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34566 soc.cpu.decoded_imm[11]
.sym 34568 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 34569 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 34573 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 34574 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 34575 soc.cpu.decoded_imm[1]
.sym 34578 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 34580 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 34581 soc.cpu.decoded_imm[4]
.sym 34584 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 34585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 34586 soc.cpu.cpu_state[3]
.sym 34587 soc.cpu.irq_pending[5]
.sym 34590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 34591 soc.cpu.cpu_state[2]
.sym 34592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 34593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 34596 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34597 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34598 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 34599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 34602 soc.cpu.irq_pending[14]
.sym 34603 soc.cpu.cpu_state[4]
.sym 34604 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 34605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 34606 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 34607 clk$SB_IO_IN_$glb_clk
.sym 34610 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 34611 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 34612 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 34613 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 34614 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 34615 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 34616 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 34622 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 34623 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34624 soc.cpu.cpu_state[3]
.sym 34625 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 34626 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34627 soc.cpu.mem_la_wdata[1]
.sym 34628 soc.cpu.reg_out[13]
.sym 34629 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 34630 iomem_wdata[12]
.sym 34631 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34632 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 34633 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 34634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[1]
.sym 34635 soc.cpu.decoded_imm[3]
.sym 34636 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 34637 soc.cpu.decoded_imm[2]
.sym 34638 soc.cpu.reg_pc[9]
.sym 34639 soc.cpu.reg_pc[11]
.sym 34640 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 34641 soc.cpu.decoded_imm[15]
.sym 34642 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 34643 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34644 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 34652 soc.cpu.reg_pc[3]
.sym 34653 soc.cpu.decoded_imm[3]
.sym 34654 soc.cpu.reg_pc[5]
.sym 34655 soc.cpu.decoded_imm[2]
.sym 34668 soc.cpu.reg_pc[6]
.sym 34669 soc.cpu.reg_pc[4]
.sym 34670 soc.cpu.reg_pc[2]
.sym 34671 soc.cpu.decoded_imm[1]
.sym 34674 soc.cpu.reg_next_pc[0]
.sym 34675 soc.cpu.decoded_imm[4]
.sym 34676 soc.cpu.decoded_imm[6]
.sym 34677 soc.cpu.decoded_imm[0]
.sym 34678 soc.cpu.decoded_imm[5]
.sym 34679 soc.cpu.decoded_imm[7]
.sym 34680 soc.cpu.reg_pc[7]
.sym 34681 soc.cpu.reg_pc[1]
.sym 34682 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 34684 soc.cpu.reg_next_pc[0]
.sym 34685 soc.cpu.decoded_imm[0]
.sym 34688 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34690 soc.cpu.reg_pc[1]
.sym 34691 soc.cpu.decoded_imm[1]
.sym 34692 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 34694 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 34696 soc.cpu.decoded_imm[2]
.sym 34697 soc.cpu.reg_pc[2]
.sym 34698 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34700 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 34702 soc.cpu.reg_pc[3]
.sym 34703 soc.cpu.decoded_imm[3]
.sym 34704 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 34706 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 34708 soc.cpu.reg_pc[4]
.sym 34709 soc.cpu.decoded_imm[4]
.sym 34710 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 34712 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 34714 soc.cpu.reg_pc[5]
.sym 34715 soc.cpu.decoded_imm[5]
.sym 34716 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 34718 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 34720 soc.cpu.decoded_imm[6]
.sym 34721 soc.cpu.reg_pc[6]
.sym 34722 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 34724 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 34726 soc.cpu.decoded_imm[7]
.sym 34727 soc.cpu.reg_pc[7]
.sym 34728 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 34732 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 34733 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 34734 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 34735 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 34736 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 34737 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 34738 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 34739 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 34740 soc.cpu.pcpi_rs2[16]
.sym 34741 soc.cpu.latched_compr
.sym 34742 soc.cpu.latched_compr
.sym 34743 soc.cpu.pcpi_rs2[16]
.sym 34744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 34745 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 34747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 34748 soc.cpu.reg_pc[13]
.sym 34751 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 34754 UART_RX_SB_LUT4_I2_O[3]
.sym 34757 soc.cpu.decoded_imm[1]
.sym 34758 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 34759 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 34760 soc.cpu.cpuregs_rs1[10]
.sym 34761 soc.cpu.decoded_imm[4]
.sym 34762 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 34763 soc.cpu.decoded_imm[0]
.sym 34764 soc.cpu.decoded_imm[1]
.sym 34765 soc.cpu.decoded_imm[14]
.sym 34766 soc.cpu.decoded_imm[13]
.sym 34767 soc.cpu.reg_pc[16]
.sym 34768 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 34776 soc.cpu.decoded_imm[9]
.sym 34777 soc.cpu.decoded_imm[8]
.sym 34778 soc.cpu.reg_pc[14]
.sym 34783 soc.cpu.reg_pc[8]
.sym 34784 soc.cpu.reg_pc[10]
.sym 34785 soc.cpu.decoded_imm[12]
.sym 34787 soc.cpu.decoded_imm[10]
.sym 34788 soc.cpu.reg_pc[15]
.sym 34789 soc.cpu.decoded_imm[14]
.sym 34791 soc.cpu.reg_pc[12]
.sym 34792 soc.cpu.decoded_imm[13]
.sym 34793 soc.cpu.decoded_imm[11]
.sym 34798 soc.cpu.reg_pc[9]
.sym 34799 soc.cpu.reg_pc[11]
.sym 34801 soc.cpu.decoded_imm[15]
.sym 34802 soc.cpu.reg_pc[13]
.sym 34805 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 34807 soc.cpu.reg_pc[8]
.sym 34808 soc.cpu.decoded_imm[8]
.sym 34809 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 34811 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 34813 soc.cpu.reg_pc[9]
.sym 34814 soc.cpu.decoded_imm[9]
.sym 34815 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 34817 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 34819 soc.cpu.decoded_imm[10]
.sym 34820 soc.cpu.reg_pc[10]
.sym 34821 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 34823 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 34825 soc.cpu.decoded_imm[11]
.sym 34826 soc.cpu.reg_pc[11]
.sym 34827 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 34829 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 34831 soc.cpu.decoded_imm[12]
.sym 34832 soc.cpu.reg_pc[12]
.sym 34833 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 34835 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 34837 soc.cpu.reg_pc[13]
.sym 34838 soc.cpu.decoded_imm[13]
.sym 34839 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 34841 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 34843 soc.cpu.reg_pc[14]
.sym 34844 soc.cpu.decoded_imm[14]
.sym 34845 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 34847 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 34849 soc.cpu.reg_pc[15]
.sym 34850 soc.cpu.decoded_imm[15]
.sym 34851 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 34855 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 34856 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 34857 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 34858 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 34859 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 34860 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 34861 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 34862 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 34870 soc.cpu.decoded_imm[9]
.sym 34873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 34874 soc.cpu.decoded_imm[9]
.sym 34875 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 34878 soc.cpu.pcpi_rs2[23]
.sym 34879 soc.cpu.latched_stalu
.sym 34880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 34881 soc.cpu.reg_pc[21]
.sym 34882 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 34883 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 34884 soc.cpu.reg_pc[26]
.sym 34885 soc.cpu.cpuregs_rs1[11]
.sym 34886 $PACKER_VCC_NET
.sym 34887 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 34888 soc.cpu.decoded_imm[18]
.sym 34889 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 34890 soc.cpu.reg_pc[19]
.sym 34891 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 34897 soc.cpu.reg_pc[19]
.sym 34899 soc.cpu.reg_pc[20]
.sym 34901 soc.cpu.reg_pc[18]
.sym 34902 soc.cpu.reg_pc[22]
.sym 34903 soc.cpu.reg_pc[17]
.sym 34904 soc.cpu.decoded_imm[21]
.sym 34905 soc.cpu.reg_pc[16]
.sym 34906 soc.cpu.decoded_imm[22]
.sym 34907 soc.cpu.reg_pc[21]
.sym 34911 soc.cpu.decoded_imm[17]
.sym 34912 soc.cpu.decoded_imm[18]
.sym 34913 soc.cpu.decoded_imm[23]
.sym 34916 soc.cpu.reg_pc[23]
.sym 34919 soc.cpu.decoded_imm[16]
.sym 34921 soc.cpu.decoded_imm[19]
.sym 34925 soc.cpu.decoded_imm[20]
.sym 34928 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 34930 soc.cpu.decoded_imm[16]
.sym 34931 soc.cpu.reg_pc[16]
.sym 34932 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 34934 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 34936 soc.cpu.decoded_imm[17]
.sym 34937 soc.cpu.reg_pc[17]
.sym 34938 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 34940 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 34942 soc.cpu.reg_pc[18]
.sym 34943 soc.cpu.decoded_imm[18]
.sym 34944 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 34946 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 34948 soc.cpu.decoded_imm[19]
.sym 34949 soc.cpu.reg_pc[19]
.sym 34950 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 34952 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 34954 soc.cpu.reg_pc[20]
.sym 34955 soc.cpu.decoded_imm[20]
.sym 34956 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 34958 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 34960 soc.cpu.reg_pc[21]
.sym 34961 soc.cpu.decoded_imm[21]
.sym 34962 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 34964 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 34966 soc.cpu.decoded_imm[22]
.sym 34967 soc.cpu.reg_pc[22]
.sym 34968 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 34970 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 34972 soc.cpu.reg_pc[23]
.sym 34973 soc.cpu.decoded_imm[23]
.sym 34974 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 34978 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 34979 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 34980 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 34981 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 34982 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 34983 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 34984 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 34985 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 34987 soc.cpu.reg_pc[16]
.sym 34988 soc.cpu.reg_pc[16]
.sym 34989 soc.cpu.alu_out_q[0]
.sym 34992 soc.cpu.decoded_imm[22]
.sym 34994 soc.cpu.decoded_imm[21]
.sym 34995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 34997 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 34998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 35000 soc.cpu.decoded_imm[21]
.sym 35001 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 35002 soc.cpu.reg_pc[23]
.sym 35003 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 35004 soc.cpu.reg_pc[19]
.sym 35005 soc.cpu.reg_pc[24]
.sym 35006 soc.cpu.cpuregs_wrdata[5]
.sym 35007 soc.cpu.decoded_imm[19]
.sym 35008 soc.cpu.cpuregs_raddr2[4]
.sym 35009 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35010 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 35011 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35012 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35014 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 35020 soc.cpu.decoded_imm[26]
.sym 35021 soc.cpu.reg_pc[24]
.sym 35025 soc.cpu.decoded_imm[28]
.sym 35026 soc.cpu.reg_pc[25]
.sym 35027 soc.cpu.reg_pc[28]
.sym 35028 soc.cpu.decoded_imm[25]
.sym 35029 soc.cpu.decoded_imm[27]
.sym 35034 soc.cpu.decoded_imm[29]
.sym 35035 soc.cpu.decoded_imm[30]
.sym 35036 soc.cpu.reg_pc[29]
.sym 35038 soc.cpu.reg_pc[31]
.sym 35042 soc.cpu.decoded_imm[31]
.sym 35044 soc.cpu.reg_pc[26]
.sym 35047 soc.cpu.decoded_imm[24]
.sym 35049 soc.cpu.reg_pc[30]
.sym 35050 soc.cpu.reg_pc[27]
.sym 35051 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 35053 soc.cpu.decoded_imm[24]
.sym 35054 soc.cpu.reg_pc[24]
.sym 35055 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 35057 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 35059 soc.cpu.decoded_imm[25]
.sym 35060 soc.cpu.reg_pc[25]
.sym 35061 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 35063 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 35065 soc.cpu.decoded_imm[26]
.sym 35066 soc.cpu.reg_pc[26]
.sym 35067 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 35069 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 35071 soc.cpu.reg_pc[27]
.sym 35072 soc.cpu.decoded_imm[27]
.sym 35073 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 35075 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 35077 soc.cpu.reg_pc[28]
.sym 35078 soc.cpu.decoded_imm[28]
.sym 35079 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 35081 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 35083 soc.cpu.decoded_imm[29]
.sym 35084 soc.cpu.reg_pc[29]
.sym 35085 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 35087 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 35089 soc.cpu.reg_pc[30]
.sym 35090 soc.cpu.decoded_imm[30]
.sym 35091 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 35094 soc.cpu.decoded_imm[31]
.sym 35096 soc.cpu.reg_pc[31]
.sym 35097 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 35101 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 35102 soc.cpu.mem_la_wdata[6]
.sym 35103 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 35104 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 35105 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 35106 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 35107 soc.cpu.next_pc[14]
.sym 35108 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 35112 soc.cpu.decoded_imm[30]
.sym 35113 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 35114 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 35116 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 35117 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 35118 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 35120 soc.cpu.pcpi_rs2[16]
.sym 35121 soc.cpu.decoded_imm[28]
.sym 35122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[3]
.sym 35124 soc.cpu.decoded_imm[25]
.sym 35125 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 35126 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 35127 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35128 soc.cpu.reg_op2_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 35130 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 35131 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 35132 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 35133 soc.cpu.decoded_imm[24]
.sym 35134 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 35135 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35136 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 35143 soc.cpu.irq_pending[18]
.sym 35144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 35145 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 35146 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 35148 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 35149 soc.cpu.is_slli_srli_srai
.sym 35150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 35152 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 35153 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 35154 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 35155 soc.cpu.cpuregs_wrdata[11]
.sym 35156 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35157 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 35158 soc.cpu.cpu_state[3]
.sym 35159 soc.cpu.cpu_state[3]
.sym 35161 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35164 soc.cpu.cpu_state[2]
.sym 35166 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 35167 soc.cpu.irq_pending[15]
.sym 35168 soc.cpu.cpuregs_raddr2[4]
.sym 35169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 35171 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35172 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35173 soc.cpu.cpu_state[4]
.sym 35175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 35176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 35177 soc.cpu.cpu_state[2]
.sym 35178 soc.cpu.cpu_state[3]
.sym 35181 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 35182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 35183 soc.cpu.cpu_state[3]
.sym 35184 soc.cpu.irq_pending[15]
.sym 35187 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 35188 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 35189 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35190 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35193 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35194 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 35195 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35196 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 35199 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 35200 soc.cpu.cpu_state[3]
.sym 35201 soc.cpu.cpu_state[4]
.sym 35202 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 35205 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 35206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 35207 soc.cpu.irq_pending[18]
.sym 35208 soc.cpu.cpu_state[3]
.sym 35211 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 35212 soc.cpu.cpuregs_raddr2[4]
.sym 35214 soc.cpu.is_slli_srli_srai
.sym 35220 soc.cpu.cpuregs_wrdata[11]
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35224 soc.cpu.cpuregs_wrdata[15]
.sym 35225 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 35226 soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 35227 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 35228 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 35229 soc.cpu.cpuregs_wrdata[10]
.sym 35230 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 35231 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35232 soc.cpu.pcpi_rs2[30]
.sym 35234 soc.cpu.decoded_imm[20]
.sym 35235 soc.cpu.pcpi_rs2[30]
.sym 35236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 35237 soc.cpu.next_pc[14]
.sym 35238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[3]
.sym 35239 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 35240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]
.sym 35241 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 35243 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 35244 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 35245 soc.cpu.is_slli_srli_srai
.sym 35246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 35247 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 35250 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 35251 soc.cpu.cpuregs_rs1[10]
.sym 35252 soc.cpu.reg_pc[30]
.sym 35253 soc.cpu.decoded_imm[4]
.sym 35254 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 35255 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 35256 soc.cpu.decoded_imm[1]
.sym 35257 soc.cpu.decoded_imm[14]
.sym 35258 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 35259 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 35267 soc.cpu.cpuregs_raddr2[1]
.sym 35269 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35271 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35272 soc.cpu.is_slli_srli_srai
.sym 35273 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 35274 soc.cpu.cpuregs_wrdata[4]
.sym 35275 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 35276 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 35277 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 35279 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35280 soc.cpu.cpuregs_wrdata[8]
.sym 35285 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 35288 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35289 soc.cpu.cpuregs_wrdata[15]
.sym 35291 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 35292 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 35294 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 35295 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35298 soc.cpu.cpuregs_wrdata[8]
.sym 35304 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35305 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 35306 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 35307 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35310 soc.cpu.cpuregs_wrdata[4]
.sym 35316 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35317 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35318 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 35319 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 35323 soc.cpu.cpuregs_wrdata[15]
.sym 35328 soc.cpu.is_slli_srli_srai
.sym 35329 soc.cpu.cpuregs_raddr2[1]
.sym 35330 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 35334 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35335 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35336 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 35337 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 35340 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35341 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 35342 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 35343 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35347 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 35348 soc.cpu.reg_op2_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 35349 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 35350 soc.cpu.mem_la_wdata[5]
.sym 35351 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 35352 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 35353 soc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
.sym 35354 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 35356 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 35357 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 35359 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 35360 soc.cpu.cpu_state[2]
.sym 35361 soc.cpu.cpuregs_raddr2[1]
.sym 35362 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 35363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3]
.sym 35364 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 35366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 35367 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35368 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 35369 soc.cpu.reg_out[10]
.sym 35370 iomem_wdata[7]
.sym 35371 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 35372 soc.cpu.reg_pc[21]
.sym 35373 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 35374 soc.cpu.reg_pc[19]
.sym 35375 soc.cpu.decoded_imm[12]
.sym 35376 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 35377 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 35378 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 35379 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 35380 soc.cpu.reg_pc[26]
.sym 35381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 35382 soc.cpu.latched_stalu
.sym 35388 soc.cpu.cpuregs_wrdata[6]
.sym 35389 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35391 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35392 soc.cpu.cpuregs_wrdata[1]
.sym 35393 soc.cpu.cpuregs_wrdata[10]
.sym 35394 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35396 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 35400 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35404 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35405 soc.cpu.cpuregs_wrdata[7]
.sym 35406 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 35407 soc.cpu.cpuregs_wrdata[13]
.sym 35409 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 35412 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 35415 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35423 soc.cpu.cpuregs_wrdata[1]
.sym 35428 soc.cpu.cpuregs_wrdata[6]
.sym 35436 soc.cpu.cpuregs_wrdata[13]
.sym 35441 soc.cpu.cpuregs_wrdata[10]
.sym 35445 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35446 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 35447 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35448 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 35453 soc.cpu.cpuregs_wrdata[7]
.sym 35457 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35458 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 35459 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35460 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 35463 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35464 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 35465 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35466 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35470 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 35471 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 35472 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 35473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 35474 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 35476 soc.cpu.alu_out_SB_LUT4_O_7_I1[3]
.sym 35478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 35482 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 35483 soc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
.sym 35484 soc.cpu.cpuregs_rs1[20]
.sym 35485 soc.cpu.mem_la_wdata[5]
.sym 35486 soc.cpu.reg_pc[15]
.sym 35487 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 35488 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 35490 soc.cpu.irq_pending[16]
.sym 35491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 35492 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35493 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 35494 soc.cpu.reg_pc[23]
.sym 35495 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 35496 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 35498 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35499 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 35500 soc.cpu.reg_pc[19]
.sym 35501 soc.cpu.reg_pc[24]
.sym 35502 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 35503 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35504 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35505 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35511 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 35512 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35513 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 35514 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35515 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 35516 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 35517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 35518 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 35519 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35520 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35521 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 35523 soc.cpu.reg_pc[1]
.sym 35524 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 35525 soc.cpu.cpu_state[2]
.sym 35526 soc.cpu.reg_out[0]
.sym 35528 soc.cpu.latched_stalu
.sym 35529 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 35533 soc.cpu.cpu_state[3]
.sym 35534 soc.cpu.cpuregs_raddr2[0]
.sym 35536 soc.cpu.is_slli_srli_srai
.sym 35537 soc.cpu.latched_compr
.sym 35538 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35539 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 35541 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35542 soc.cpu.alu_out_q[0]
.sym 35544 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 35545 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35546 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35547 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 35551 soc.cpu.cpu_state[3]
.sym 35552 soc.cpu.cpu_state[2]
.sym 35553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 35556 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 35557 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 35558 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35559 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35562 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35563 soc.cpu.reg_out[0]
.sym 35564 soc.cpu.latched_stalu
.sym 35565 soc.cpu.alu_out_q[0]
.sym 35568 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 35569 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 35570 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35571 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 35574 soc.cpu.latched_compr
.sym 35576 soc.cpu.reg_pc[1]
.sym 35580 soc.cpu.is_slli_srli_srai
.sym 35581 soc.cpu.cpuregs_raddr2[0]
.sym 35582 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 35588 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 35590 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 35591 clk$SB_IO_IN_$glb_clk
.sym 35592 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35593 soc.cpu.reg_pc[21]
.sym 35594 soc.cpu.reg_pc[19]
.sym 35595 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 35596 soc.cpu.alu_out_SB_LUT4_O_1_I1[3]
.sym 35597 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 35598 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 35599 soc.cpu.reg_pc[23]
.sym 35600 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 35602 soc.cpu.latched_stalu
.sym 35603 soc.cpu.latched_stalu
.sym 35605 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 35606 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 35609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 35611 soc.cpu.reg_pc[1]
.sym 35614 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 35615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 35616 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 35617 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 35618 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35619 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 35620 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 35621 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 35622 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 35623 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35624 soc.cpu.decoded_imm[24]
.sym 35625 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35626 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 35627 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 35628 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 35634 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 35635 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 35636 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 35637 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35638 soc.cpu.is_slli_srli_srai
.sym 35639 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 35640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 35641 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35642 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35644 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 35646 soc.cpu.reg_out[16]
.sym 35647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 35649 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 35650 soc.cpu.alu_out_q[16]
.sym 35651 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 35652 soc.cpu.latched_stalu
.sym 35655 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 35656 soc.cpu.cpuregs_raddr2[3]
.sym 35658 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35659 soc.cpu.irq_pending[31]
.sym 35660 soc.cpu.cpu_state[3]
.sym 35661 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 35664 soc.cpu.latched_stalu
.sym 35665 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35667 soc.cpu.alu_out_q[16]
.sym 35668 soc.cpu.reg_out[16]
.sym 35669 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35670 soc.cpu.latched_stalu
.sym 35673 soc.cpu.cpu_state[3]
.sym 35674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 35675 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 35676 soc.cpu.irq_pending[31]
.sym 35679 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 35680 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35681 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 35682 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35685 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 35686 soc.cpu.cpuregs_raddr2[3]
.sym 35688 soc.cpu.is_slli_srli_srai
.sym 35691 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 35692 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35693 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 35694 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 35697 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35698 soc.cpu.latched_stalu
.sym 35699 soc.cpu.reg_out[16]
.sym 35700 soc.cpu.alu_out_q[16]
.sym 35703 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35704 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 35706 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35709 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 35711 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 35712 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 35716 soc.cpu.alu_out_q[16]
.sym 35717 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 35718 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 35719 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 35720 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 35721 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 35722 soc.cpu.alu_out_q[23]
.sym 35723 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 35725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 35728 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35729 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 35730 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 35732 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 35733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 35735 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 35736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 35737 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35738 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 35739 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 35740 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 35741 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35742 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 35743 soc.cpu.reg_pc[30]
.sym 35744 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 35745 soc.cpu.cpuregs_wrdata[16]
.sym 35746 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 35747 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 35748 soc.cpu.decoded_imm[1]
.sym 35749 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 35750 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 35751 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 35757 soc.cpu.cpuregs_raddr2[2]
.sym 35758 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 35759 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35760 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 35762 soc.cpu.cpuregs_raddr2[3]
.sym 35763 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 35766 soc.cpu.pcpi_rs2[23]
.sym 35768 soc.cpu.cpuregs_raddr2[4]
.sym 35769 soc.cpu.compressed_instr
.sym 35770 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 35771 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 35774 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 35778 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 35779 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35780 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 35781 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35782 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 35783 soc.cpu.cpuregs_raddr2[1]
.sym 35784 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 35785 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 35786 soc.cpu.pcpi_rs2[20]
.sym 35788 soc.cpu.cpuregs_raddr2[0]
.sym 35790 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 35791 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 35793 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 35797 soc.cpu.cpuregs_raddr2[2]
.sym 35798 soc.cpu.cpuregs_raddr2[3]
.sym 35799 soc.cpu.cpuregs_raddr2[4]
.sym 35804 soc.cpu.pcpi_rs2[20]
.sym 35805 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 35808 soc.cpu.compressed_instr
.sym 35815 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 35816 soc.cpu.pcpi_rs2[23]
.sym 35820 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35821 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35822 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 35823 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 35826 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35827 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 35828 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 35829 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 35833 soc.cpu.cpuregs_raddr2[0]
.sym 35834 soc.cpu.cpuregs_raddr2[1]
.sym 35835 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 35836 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35839 soc.cpu.alu_out_q[20]
.sym 35840 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 35841 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 35842 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 35843 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 35844 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 35845 soc.cpu.cpuregs_wrdata[18]
.sym 35846 soc.cpu.alu_out_q[21]
.sym 35851 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 35852 soc.cpu.pcpi_rs2[23]
.sym 35853 soc.cpu.pcpi_rs2[20]
.sym 35854 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 35855 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 35856 soc.cpu.cpuregs_raddr2[4]
.sym 35858 soc.cpu.reg_out[23]
.sym 35859 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35860 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 35861 soc.cpu.cpuregs_raddr2[2]
.sym 35862 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 35863 soc.cpu.pcpi_rs2[28]
.sym 35864 soc.cpu.reg_pc[26]
.sym 35865 soc.cpu.reg_pc[24]
.sym 35866 soc.cpu.decoded_imm[12]
.sym 35867 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 35868 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 35869 soc.cpu.latched_stalu
.sym 35870 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 35871 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 35872 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 35873 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 35874 soc.cpu.pcpi_rs2[24]
.sym 35881 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 35883 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 35885 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 35886 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 35887 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 35888 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 35889 soc.cpu.decoded_imm[16]
.sym 35891 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35892 soc.cpu.reg_out[21]
.sym 35893 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 35894 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 35895 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35897 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 35898 soc.cpu.latched_stalu
.sym 35900 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 35901 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 35902 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 35903 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35904 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 35905 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35906 soc.cpu.latched_stalu
.sym 35907 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 35908 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 35909 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35911 soc.cpu.alu_out_q[21]
.sym 35914 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 35915 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35916 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 35919 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 35920 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35922 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 35925 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 35926 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 35927 soc.cpu.decoded_imm[16]
.sym 35931 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 35932 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35933 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 35934 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 35937 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 35938 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 35939 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35940 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 35943 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 35944 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 35945 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 35946 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35949 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35950 soc.cpu.reg_out[21]
.sym 35951 soc.cpu.alu_out_q[21]
.sym 35952 soc.cpu.latched_stalu
.sym 35955 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35956 soc.cpu.latched_stalu
.sym 35957 soc.cpu.reg_out[21]
.sym 35958 soc.cpu.alu_out_q[21]
.sym 35959 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35962 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 35963 soc.cpu.reg_pc[30]
.sym 35964 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 35965 soc.cpu.reg_pc[31]
.sym 35966 soc.cpu.reg_pc[29]
.sym 35967 soc.cpu.cpuregs_wrdata[24]
.sym 35968 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 35969 soc.cpu.reg_pc[24]
.sym 35974 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 35975 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 35976 soc.cpu.reg_pc[22]
.sym 35977 soc.cpu.instr_retirq
.sym 35978 soc.cpu.reg_pc[27]
.sym 35979 soc.cpu.cpuregs_raddr2[3]
.sym 35980 soc.cpu.reg_out[21]
.sym 35981 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 35982 soc.cpu.cpuregs_raddr2[3]
.sym 35983 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 35984 soc.cpu.latched_is_lh
.sym 35985 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 35986 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 35987 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 35988 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 35989 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35990 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35992 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35993 soc.cpu.reg_pc[24]
.sym 35994 soc.cpu.cpuregs_wrdata[18]
.sym 35995 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35996 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 35997 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 36003 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 36004 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 36005 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 36006 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 36007 soc.cpu.instr_lui
.sym 36008 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36009 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36010 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36013 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36014 soc.cpu.cpuregs_wrdata[21]
.sym 36015 soc.cpu.cpuregs_wrdata[16]
.sym 36017 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 36018 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36019 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36020 soc.cpu.cpuregs_wrdata[22]
.sym 36021 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36022 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 36025 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36026 soc.cpu.cpuregs_rs1[31]
.sym 36027 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 36029 soc.cpu.is_lui_auipc_jal
.sym 36030 soc.cpu.reg_pc[31]
.sym 36032 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36036 soc.cpu.instr_lui
.sym 36037 soc.cpu.is_lui_auipc_jal
.sym 36038 soc.cpu.reg_pc[31]
.sym 36039 soc.cpu.cpuregs_rs1[31]
.sym 36043 soc.cpu.cpuregs_wrdata[21]
.sym 36048 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36049 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36050 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36051 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 36054 soc.cpu.cpuregs_wrdata[16]
.sym 36061 soc.cpu.cpuregs_wrdata[22]
.sym 36066 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 36067 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 36068 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36069 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36072 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36073 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 36074 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36075 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 36078 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 36079 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 36080 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36081 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36083 clk$SB_IO_IN_$glb_clk
.sym 36085 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 36086 soc.cpu.cpuregs_wrdata[22]
.sym 36087 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 36088 soc.cpu.pcpi_rs2[21]
.sym 36089 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 36090 soc.cpu.pcpi_rs2[24]
.sym 36091 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 36092 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 36093 soc.cpu.decoded_imm_j[6]
.sym 36097 soc.cpu.decoded_imm[7]
.sym 36098 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 36099 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36100 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36101 soc.cpu.decoded_imm[5]
.sym 36102 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 36103 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 36104 soc.cpu.reg_out[24]
.sym 36105 soc.cpu.decoded_imm[6]
.sym 36106 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36107 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 36108 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 36109 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36110 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36111 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36112 soc.cpu.cpuregs_wrdata[30]
.sym 36113 soc.cpu.pcpi_rs2[30]
.sym 36114 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36115 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 36116 soc.cpu.cpuregs_wrdata[29]
.sym 36117 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36118 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36119 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36120 soc.cpu.decoded_imm[24]
.sym 36126 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 36127 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 36128 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36129 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36130 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 36131 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36132 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 36134 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36135 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 36136 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 36137 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36139 soc.cpu.cpuregs_wrdata[24]
.sym 36141 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36143 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36144 soc.cpu.latched_store
.sym 36145 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36146 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36147 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 36151 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 36152 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 36156 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 36159 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36160 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 36161 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 36162 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36165 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36166 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36167 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36168 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36171 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 36172 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 36173 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 36174 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 36177 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 36178 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 36179 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36180 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36183 soc.cpu.latched_store
.sym 36184 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36186 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36189 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 36190 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 36191 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36192 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36195 soc.cpu.cpuregs_wrdata[24]
.sym 36202 soc.cpu.latched_store
.sym 36203 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36208 soc.cpu.cpuregs_wrdata[28]
.sym 36209 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 36210 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 36211 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 36212 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 36213 soc.cpu.cpuregs_wrdata[31]
.sym 36214 soc.cpu.pcpi_rs2[26]
.sym 36215 soc.cpu.pcpi_rs2[25]
.sym 36220 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36221 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 36222 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 36223 soc.cpu.pcpi_rs2[21]
.sym 36224 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 36225 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36226 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 36227 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 36228 soc.cpu.alu_out_q[19]
.sym 36229 soc.cpu.decoded_imm[19]
.sym 36230 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 36231 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36232 soc.cpu.decoded_imm[1]
.sym 36233 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36235 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 36236 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36237 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 36238 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 36239 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 36240 soc.cpu.cpuregs_waddr[3]
.sym 36241 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 36242 soc.cpu.decoded_imm[25]
.sym 36243 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36249 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 36250 soc.cpu.cpuregs_wrdata[29]
.sym 36252 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36254 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 36255 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36258 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 36259 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36260 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36261 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 36262 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 36263 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36265 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36268 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 36270 soc.cpu.cpuregs_wrdata[31]
.sym 36271 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 36273 soc.cpu.cpuregs_wrdata[28]
.sym 36275 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 36278 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36282 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 36283 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 36284 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36285 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36288 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36289 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36290 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36291 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36294 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 36295 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 36296 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36297 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36300 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 36301 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 36303 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36307 soc.cpu.cpuregs_wrdata[28]
.sym 36312 soc.cpu.cpuregs_wrdata[31]
.sym 36318 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36319 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36320 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 36321 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 36326 soc.cpu.cpuregs_wrdata[29]
.sym 36329 clk$SB_IO_IN_$glb_clk
.sym 36331 soc.cpu.cpuregs_wrdata[27]
.sym 36332 soc.cpu.cpuregs_wrdata[30]
.sym 36333 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 36334 soc.cpu.decoded_imm[21]
.sym 36335 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 36336 soc.cpu.decoded_imm[24]
.sym 36337 soc.cpu.decoded_imm[1]
.sym 36338 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36343 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 36344 soc.cpu.pcpi_rs2[26]
.sym 36345 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 36346 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 36347 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 36348 soc.cpu.pcpi_rs2[25]
.sym 36349 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 36350 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 36351 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 36352 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36353 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 36354 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 36355 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36356 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 36357 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 36358 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 36359 soc.cpu.pcpi_rs2[28]
.sym 36360 soc.cpu.reg_pc[26]
.sym 36361 soc.cpu.latched_stalu
.sym 36362 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36363 soc.cpu.decoded_imm[31]
.sym 36364 soc.cpu.decoded_imm[26]
.sym 36365 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 36366 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 36372 soc.cpu.decoded_imm[30]
.sym 36373 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 36374 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36375 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 36376 soc.cpu.instr_bge
.sym 36377 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 36380 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 36381 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 36383 soc.cpu.decoded_imm[28]
.sym 36384 soc.cpu.instr_bge
.sym 36386 soc.cpu.decoded_imm[27]
.sym 36387 soc.cpu.cpu_state[2]
.sym 36388 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 36389 UART_RX_SB_LUT4_I2_O[3]
.sym 36390 soc.cpu.is_sltiu_bltu_sltu
.sym 36391 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 36392 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 36395 soc.cpu.decoded_imm[29]
.sym 36396 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 36397 soc.cpu.instr_bne
.sym 36398 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 36399 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 36401 soc.cpu.instr_bgeu
.sym 36405 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 36406 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 36407 soc.cpu.instr_bgeu
.sym 36408 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 36411 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 36412 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 36413 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 36414 soc.cpu.instr_bge
.sym 36417 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 36418 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 36419 soc.cpu.decoded_imm[30]
.sym 36423 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 36424 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 36425 soc.cpu.decoded_imm[27]
.sym 36429 soc.cpu.cpu_state[2]
.sym 36430 UART_RX_SB_LUT4_I2_O[3]
.sym 36435 soc.cpu.instr_bge
.sym 36436 soc.cpu.is_sltiu_bltu_sltu
.sym 36437 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 36438 soc.cpu.instr_bne
.sym 36441 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 36442 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 36443 soc.cpu.decoded_imm[28]
.sym 36447 soc.cpu.decoded_imm[29]
.sym 36448 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 36450 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 36451 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36452 clk$SB_IO_IN_$glb_clk
.sym 36454 soc.cpu.decoded_imm[14]
.sym 36455 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 36456 soc.cpu.decoded_imm[31]
.sym 36457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 36458 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36460 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 36461 soc.cpu.decoded_imm[29]
.sym 36467 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 36468 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 36469 soc.cpu.decoded_imm[21]
.sym 36470 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36471 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36472 soc.cpu.pcpi_rs2[30]
.sym 36473 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 36474 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36475 soc.cpu.cpu_state[2]
.sym 36476 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36477 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 36478 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36479 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 36481 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 36482 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 36483 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36484 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 36485 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 36487 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36488 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36489 soc.cpu.instr_auipc
.sym 36496 soc.cpu.instr_auipc
.sym 36500 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36506 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36507 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36512 soc.cpu.instr_lui
.sym 36513 soc.cpu.instr_auipc
.sym 36515 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36518 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 36520 soc.cpu.instr_lui
.sym 36521 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 36522 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36524 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 36526 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 36528 soc.cpu.instr_lui
.sym 36529 soc.cpu.instr_auipc
.sym 36530 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 36531 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36534 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36535 soc.cpu.instr_lui
.sym 36536 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36537 soc.cpu.instr_auipc
.sym 36540 soc.cpu.instr_lui
.sym 36541 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 36542 soc.cpu.instr_auipc
.sym 36543 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36546 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36547 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36548 soc.cpu.instr_auipc
.sym 36549 soc.cpu.instr_lui
.sym 36558 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36559 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36560 soc.cpu.instr_auipc
.sym 36561 soc.cpu.instr_lui
.sym 36564 soc.cpu.instr_lui
.sym 36565 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36566 soc.cpu.instr_auipc
.sym 36567 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 36570 soc.cpu.instr_lui
.sym 36571 soc.cpu.instr_auipc
.sym 36572 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36573 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 36574 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 36579 soc.cpu.reg_pc[26]
.sym 36582 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 36585 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 36589 soc.cpu.cpu_state[6]
.sym 36590 soc.cpu.instr_bgeu
.sym 36591 soc.cpu.is_alu_reg_imm
.sym 36592 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 36595 soc.cpu.cpu_state[6]
.sym 36596 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36597 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36598 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 36600 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 36604 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 36605 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36612 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 36618 soc.cpu.cpu_state[1]
.sym 36619 UART_RX_SB_LUT4_I2_O[3]
.sym 36623 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36634 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36644 soc.cpu.cpu_state[3]
.sym 36645 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 36647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36663 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36664 UART_RX_SB_LUT4_I2_O[3]
.sym 36665 soc.cpu.cpu_state[1]
.sym 36666 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36671 soc.cpu.cpu_state[3]
.sym 36687 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36688 UART_RX_SB_LUT4_I2_O[3]
.sym 36689 soc.cpu.cpu_state[1]
.sym 36690 soc.cpu.cpu_state[3]
.sym 36697 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36713 UART_RX_SB_LUT4_I2_O[3]
.sym 36716 soc.cpu.cpuregs_waddr[1]
.sym 36719 soc.cpu.cpuregs_waddr[0]
.sym 36720 soc.cpu.latched_stalu
.sym 36721 soc.cpu.mem_do_rinst
.sym 36723 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 36725 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 36727 soc.cpu.latched_stalu
.sym 36832 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 36839 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 36840 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 36841 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 36844 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 36845 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 37430 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 37431 soc.cpu.reg_pc[4]
.sym 37434 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 37437 soc.cpu.reg_pc[12]
.sym 37439 soc.cpu.reg_pc[9]
.sym 37555 iomem_wdata[11]
.sym 37558 iomem_wdata[4]
.sym 37564 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 37592 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37598 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37599 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37702 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 37703 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 37704 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 37705 iomem_wdata[2]
.sym 37706 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 37707 iomem_wdata[6]
.sym 37708 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 37709 iomem_wdata[5]
.sym 37712 soc.cpu.mem_la_wdata[6]
.sym 37714 iomem_addr[5]
.sym 37717 iomem_addr[3]
.sym 37719 iomem_wdata[15]
.sym 37720 $PACKER_VCC_NET
.sym 37725 iomem_wdata[14]
.sym 37726 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 37728 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 37729 iomem_wdata[6]
.sym 37730 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 37731 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 37732 soc.cpu.mem_la_wdata[6]
.sym 37733 soc.cpu.instr_sub
.sym 37737 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 37744 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 37746 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 37748 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 37752 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 37754 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 37757 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 37758 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37763 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 37765 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37769 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 37771 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37776 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37777 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 37778 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 37779 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 37812 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 37813 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37814 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37815 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 37818 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 37819 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37820 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 37821 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 37825 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 37826 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 37827 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 37828 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 37829 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 37830 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[3]
.sym 37831 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 37832 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 37835 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 37836 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 37837 iomem_addr[14]
.sym 37838 iomem_wdata[11]
.sym 37839 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 37840 iomem_wdata[2]
.sym 37841 soc.cpu.mem_la_wdata[6]
.sym 37842 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 37844 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 37845 iomem_wdata[9]
.sym 37846 soc.cpu.trap_SB_LUT4_I2_O
.sym 37847 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 37848 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37850 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 37852 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 37855 iomem_wdata[6]
.sym 37856 soc.cpu.reg_pc[6]
.sym 37857 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 37858 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 37859 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 37866 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 37868 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 37870 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 37871 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 37875 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 37876 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 37877 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 37878 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 37881 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 37882 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 37883 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 37884 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 37885 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 37886 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37887 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[3]
.sym 37889 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 37890 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 37891 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 37894 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 37895 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 37899 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 37901 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 37905 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 37906 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 37907 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 37908 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 37911 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 37912 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 37913 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 37914 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 37917 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 37918 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 37920 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 37923 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 37924 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 37925 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 37926 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 37929 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 37930 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 37931 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 37935 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 37936 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[3]
.sym 37937 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 37938 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 37941 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 37942 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37943 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 37944 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 37946 clk$SB_IO_IN_$glb_clk
.sym 37948 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 37949 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 37950 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 37951 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 37952 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 37953 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 37954 iomem_wdata[1]
.sym 37955 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 37958 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 37959 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 37960 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 37961 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 37962 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 37963 soc.memory.rdata_0[9]
.sym 37964 $PACKER_VCC_NET
.sym 37965 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 37966 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 37967 soc.cpu.decoded_imm[0]
.sym 37968 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 37969 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 37970 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 37971 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 37972 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 37974 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 37975 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 37976 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 37977 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 37978 soc.cpu.reg_out[5]
.sym 37979 soc.cpu.mem_la_wdata[5]
.sym 37980 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 37982 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 37983 soc.cpu.reg_out[7]
.sym 37990 soc.cpu.reg_out[7]
.sym 37992 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 37993 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 37994 soc.cpu.alu_out_q[12]
.sym 37995 soc.cpu.latched_stalu
.sym 37997 soc.cpu.alu_out_q[7]
.sym 38001 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 38002 soc.cpu.alu_out_q[12]
.sym 38006 soc.cpu.reg_out[12]
.sym 38007 soc.cpu.reg_out[7]
.sym 38012 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38016 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 38019 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38020 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 38022 soc.cpu.latched_stalu
.sym 38023 soc.cpu.reg_out[7]
.sym 38024 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38025 soc.cpu.alu_out_q[7]
.sym 38029 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 38035 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38037 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 38040 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 38046 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 38052 soc.cpu.alu_out_q[12]
.sym 38053 soc.cpu.latched_stalu
.sym 38054 soc.cpu.reg_out[12]
.sym 38055 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38058 soc.cpu.alu_out_q[12]
.sym 38059 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38060 soc.cpu.latched_stalu
.sym 38061 soc.cpu.reg_out[12]
.sym 38064 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38065 soc.cpu.latched_stalu
.sym 38066 soc.cpu.alu_out_q[7]
.sym 38067 soc.cpu.reg_out[7]
.sym 38068 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 38069 clk$SB_IO_IN_$glb_clk
.sym 38070 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38071 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 38072 soc.cpu.alu_out_q[15]
.sym 38073 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 38074 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 38075 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 38076 soc.cpu.alu_out_SB_LUT4_O_30_I2[3]
.sym 38077 soc.cpu.alu_out_q[1]
.sym 38078 soc.cpu.alu_out_q[13]
.sym 38081 soc.cpu.cpuregs_wrdata[9]
.sym 38083 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 38084 iomem_wdata[1]
.sym 38085 soc.cpu.alu_out_q[4]
.sym 38086 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38088 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 38089 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 38090 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 38091 soc.cpu.latched_stalu
.sym 38093 $PACKER_VCC_NET
.sym 38094 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 38095 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 38096 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 38099 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38100 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 38101 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 38102 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 38105 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 38106 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38112 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 38117 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 38118 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 38119 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 38120 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 38121 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 38125 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 38126 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38127 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 38128 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38131 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 38136 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 38137 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 38138 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 38139 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 38140 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 38141 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38146 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 38147 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 38148 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 38154 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 38157 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 38158 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 38159 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 38160 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38163 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 38169 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38170 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 38171 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38172 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 38176 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 38181 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 38187 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 38189 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 38190 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 38191 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 38192 clk$SB_IO_IN_$glb_clk
.sym 38193 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38194 soc.cpu.reg_pc[14]
.sym 38195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 38196 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 38197 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 38198 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 38199 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 38200 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 38201 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 38205 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 38206 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 38207 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38208 iomem_addr[5]
.sym 38209 $PACKER_VCC_NET
.sym 38210 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 38211 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 38212 iomem_addr[11]
.sym 38213 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 38214 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38215 soc.cpu.alu_out_q[15]
.sym 38216 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 38217 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 38218 soc.cpu.instr_sub
.sym 38219 soc.cpu.reg_pc[3]
.sym 38220 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 38221 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 38222 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 38223 soc.cpu.reg_pc[1]
.sym 38224 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 38225 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 38226 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 38227 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 38228 soc.cpu.mem_la_wdata[6]
.sym 38229 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 38236 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 38237 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 38238 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 38239 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 38240 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 38241 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 38243 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 38244 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38245 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 38246 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 38247 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 38248 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 38249 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 38250 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 38251 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 38252 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 38254 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 38255 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38256 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 38257 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38259 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 38260 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 38261 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 38262 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 38263 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 38265 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 38266 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 38268 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 38269 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 38270 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 38271 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 38274 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 38275 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 38276 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 38277 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 38280 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 38281 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 38282 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 38283 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 38286 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 38287 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38288 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 38289 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38292 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 38293 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 38294 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38295 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 38299 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38300 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 38301 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 38304 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 38305 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 38306 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38307 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 38310 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 38311 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 38312 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 38313 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 38315 clk$SB_IO_IN_$glb_clk
.sym 38317 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 38318 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 38319 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 38320 soc.cpu.mem_la_wdata[2]
.sym 38321 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 38322 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 38323 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 38324 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 38327 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 38328 soc.cpu.decoded_imm[15]
.sym 38329 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 38331 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 38332 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 38333 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 38335 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38336 iomem_addr[10]
.sym 38337 iomem_addr[6]
.sym 38338 soc.cpu.instr_sub
.sym 38339 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 38340 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38342 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 38343 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 38344 soc.cpu.reg_pc[6]
.sym 38345 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 38346 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 38347 soc.cpu.reg_out[14]
.sym 38349 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38350 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38351 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 38352 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 38359 soc.cpu.alu_out_q[14]
.sym 38360 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38361 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 38362 soc.cpu.latched_stalu
.sym 38363 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38364 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 38365 soc.cpu.reg_out[14]
.sym 38366 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 38367 soc.cpu.alu_out_q[14]
.sym 38368 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 38370 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 38371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.sym 38372 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 38373 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38374 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 38375 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 38378 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 38379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[1]
.sym 38380 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38381 soc.cpu.cpu_state[3]
.sym 38382 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38383 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 38386 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 38387 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 38388 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38389 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 38391 soc.cpu.latched_stalu
.sym 38392 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 38393 soc.cpu.alu_out_q[14]
.sym 38394 soc.cpu.reg_out[14]
.sym 38397 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 38398 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38399 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 38400 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 38403 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 38404 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 38405 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 38406 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38409 soc.cpu.alu_out_q[14]
.sym 38410 soc.cpu.latched_stalu
.sym 38411 soc.cpu.reg_out[14]
.sym 38412 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38415 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 38416 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 38417 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38421 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 38422 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 38423 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 38424 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 38427 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38428 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38429 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 38430 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 38433 soc.cpu.cpu_state[3]
.sym 38434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.sym 38435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[1]
.sym 38438 clk$SB_IO_IN_$glb_clk
.sym 38439 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38440 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 38441 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 38442 soc.cpu.reg_pc[5]
.sym 38443 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 38444 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 38445 soc.cpu.reg_pc[13]
.sym 38446 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 38447 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 38450 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 38451 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 38452 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 38453 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 38455 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 38456 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 38457 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 38458 soc.cpu.mem_la_wdata[1]
.sym 38460 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 38461 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 38462 iomem_addr[7]
.sym 38463 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38464 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 38465 soc.cpu.reg_pc[14]
.sym 38466 soc.cpu.mem_la_wdata[5]
.sym 38467 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 38468 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 38469 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 38470 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 38471 soc.cpu.reg_pc[15]
.sym 38472 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 38473 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 38474 soc.cpu.reg_out[5]
.sym 38475 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 38483 soc.cpu.reg_pc[2]
.sym 38484 soc.cpu.reg_pc[7]
.sym 38489 soc.cpu.reg_pc[3]
.sym 38491 soc.cpu.latched_compr
.sym 38496 soc.cpu.reg_pc[8]
.sym 38499 soc.cpu.reg_pc[1]
.sym 38504 soc.cpu.reg_pc[6]
.sym 38505 soc.cpu.reg_pc[4]
.sym 38507 soc.cpu.reg_pc[5]
.sym 38509 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 38513 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 38515 soc.cpu.latched_compr
.sym 38516 soc.cpu.reg_pc[1]
.sym 38519 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 38521 soc.cpu.reg_pc[2]
.sym 38522 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 38523 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 38525 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 38527 soc.cpu.reg_pc[3]
.sym 38529 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 38531 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 38534 soc.cpu.reg_pc[4]
.sym 38535 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 38537 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 38539 soc.cpu.reg_pc[5]
.sym 38541 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 38543 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 38546 soc.cpu.reg_pc[6]
.sym 38547 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 38549 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 38551 soc.cpu.reg_pc[7]
.sym 38553 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 38555 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 38557 soc.cpu.reg_pc[8]
.sym 38559 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 38573 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 38574 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 38576 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 38580 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 38581 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 38583 soc.cpu.latched_stalu
.sym 38584 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 38586 soc.cpu.reg_pc[5]
.sym 38587 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38589 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 38590 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 38591 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 38592 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 38593 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 38594 soc.cpu.decoded_imm[5]
.sym 38595 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 38596 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 38597 soc.cpu.decoded_imm[11]
.sym 38598 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38599 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 38614 soc.cpu.reg_pc[11]
.sym 38617 soc.cpu.reg_pc[13]
.sym 38620 soc.cpu.reg_pc[10]
.sym 38622 soc.cpu.reg_pc[16]
.sym 38625 soc.cpu.reg_pc[14]
.sym 38630 soc.cpu.reg_pc[12]
.sym 38631 soc.cpu.reg_pc[15]
.sym 38632 soc.cpu.reg_pc[9]
.sym 38636 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 38638 soc.cpu.reg_pc[9]
.sym 38640 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 38642 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 38644 soc.cpu.reg_pc[10]
.sym 38646 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 38648 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 38650 soc.cpu.reg_pc[11]
.sym 38652 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 38654 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 38657 soc.cpu.reg_pc[12]
.sym 38658 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 38660 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 38663 soc.cpu.reg_pc[13]
.sym 38664 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 38666 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 38669 soc.cpu.reg_pc[14]
.sym 38670 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 38672 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 38675 soc.cpu.reg_pc[15]
.sym 38676 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 38678 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 38680 soc.cpu.reg_pc[16]
.sym 38682 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 38696 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 38697 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 38700 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 38701 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 38702 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 38703 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 38704 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 38707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[3]
.sym 38708 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 38709 iomem_addr[6]
.sym 38710 soc.cpu.reg_pc[1]
.sym 38711 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 38712 soc.cpu.mem_la_wdata[6]
.sym 38713 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 38714 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 38715 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 38716 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 38717 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 38718 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 38720 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 38721 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 38722 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 38743 soc.cpu.reg_pc[18]
.sym 38745 soc.cpu.reg_pc[17]
.sym 38746 soc.cpu.reg_pc[21]
.sym 38749 soc.cpu.reg_pc[19]
.sym 38754 soc.cpu.reg_pc[22]
.sym 38755 soc.cpu.reg_pc[23]
.sym 38757 soc.cpu.reg_pc[20]
.sym 38758 soc.cpu.reg_pc[24]
.sym 38759 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 38762 soc.cpu.reg_pc[17]
.sym 38763 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 38765 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 38767 soc.cpu.reg_pc[18]
.sym 38769 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 38771 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 38774 soc.cpu.reg_pc[19]
.sym 38775 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 38777 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 38780 soc.cpu.reg_pc[20]
.sym 38781 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 38783 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 38785 soc.cpu.reg_pc[21]
.sym 38787 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 38789 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 38791 soc.cpu.reg_pc[22]
.sym 38793 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 38795 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 38797 soc.cpu.reg_pc[23]
.sym 38799 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 38801 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 38803 soc.cpu.reg_pc[24]
.sym 38805 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 38819 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 38822 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 38823 soc.cpu.decoded_imm[3]
.sym 38824 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 38825 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 38826 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 38828 soc.cpu.decoded_imm[2]
.sym 38829 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 38830 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 38831 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 38832 soc.cpu.decoded_imm[15]
.sym 38833 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 38834 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 38835 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 38836 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 38837 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 38838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 38840 soc.cpu.mem_la_wdata[6]
.sym 38842 soc.cpu.decoded_imm[8]
.sym 38844 soc.cpu.reg_out[14]
.sym 38845 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 38851 soc.cpu.reg_pc[26]
.sym 38863 soc.cpu.reg_pc[30]
.sym 38865 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 38871 soc.cpu.reg_pc[28]
.sym 38876 soc.cpu.reg_pc[25]
.sym 38877 soc.cpu.reg_pc[27]
.sym 38878 soc.cpu.reg_pc[29]
.sym 38880 soc.cpu.reg_pc[31]
.sym 38882 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 38884 soc.cpu.reg_pc[25]
.sym 38886 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 38888 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 38891 soc.cpu.reg_pc[26]
.sym 38892 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 38894 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 38897 soc.cpu.reg_pc[27]
.sym 38898 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 38900 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 38903 soc.cpu.reg_pc[28]
.sym 38904 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 38906 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 38908 soc.cpu.reg_pc[29]
.sym 38910 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 38912 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 38914 soc.cpu.reg_pc[30]
.sym 38916 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 38920 soc.cpu.reg_pc[31]
.sym 38922 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 38926 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 38939 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 38941 soc.cpu.pcpi_rs2[21]
.sym 38942 soc.cpu.pcpi_rs2[21]
.sym 38943 soc.cpu.decoded_imm[14]
.sym 38944 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 38945 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 38946 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 38947 soc.cpu.decoded_imm[13]
.sym 38948 soc.cpu.cpuregs_rs1[10]
.sym 38949 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 38951 soc.cpu.reg_pc[30]
.sym 38952 soc.cpu.decoded_imm[0]
.sym 38954 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 38956 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 38957 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 38958 soc.cpu.reg_out[5]
.sym 38959 soc.cpu.decoded_imm[6]
.sym 38960 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 38961 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 38962 soc.cpu.mem_la_wdata[5]
.sym 38963 soc.cpu.reg_pc[27]
.sym 38964 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 38965 soc.cpu.decoded_imm[31]
.sym 38966 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 38967 soc.cpu.reg_pc[15]
.sym 38975 soc.cpu.decoded_imm[6]
.sym 38976 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 38978 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 38981 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 38982 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 38983 soc.cpu.decoded_imm[9]
.sym 38987 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 38989 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 38990 soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 38991 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 38993 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 38995 soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 38996 soc.cpu.decoded_imm[13]
.sym 38999 soc.cpu.reg_op2_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 39000 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39001 soc.cpu.decoded_imm[15]
.sym 39002 soc.cpu.decoded_imm[8]
.sym 39004 soc.cpu.reg_out[14]
.sym 39007 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 39012 soc.cpu.reg_op2_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 39013 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39015 soc.cpu.decoded_imm[6]
.sym 39018 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39019 soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 39020 soc.cpu.decoded_imm[8]
.sym 39025 soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 39026 soc.cpu.decoded_imm[15]
.sym 39027 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39032 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 39033 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 39036 soc.cpu.decoded_imm[13]
.sym 39037 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 39039 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39042 soc.cpu.reg_out[14]
.sym 39043 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 39045 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39048 soc.cpu.decoded_imm[9]
.sym 39049 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39051 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 39052 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39053 clk$SB_IO_IN_$glb_clk
.sym 39056 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 39057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 39058 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 39059 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 39060 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 39061 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 39062 soc.cpu.reg_out[5]
.sym 39064 soc.cpu.reg_out[13]
.sym 39066 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39067 $PACKER_VCC_NET
.sym 39068 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 39069 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 39070 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 39071 soc.cpu.mem_la_wdata[6]
.sym 39072 soc.cpu.cpu_state[2]
.sym 39073 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 39074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 39075 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 39076 soc.cpu.pcpi_rs2[28]
.sym 39077 soc.cpu.decoded_imm[18]
.sym 39078 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39079 soc.cpu.decoded_imm[31]
.sym 39080 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 39081 soc.cpu.reg_pc[31]
.sym 39082 soc.cpu.decoded_imm[13]
.sym 39083 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 39084 soc.cpu.decoded_imm[10]
.sym 39085 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 39086 soc.cpu.cpu_state[3]
.sym 39087 soc.cpu.reg_pc[29]
.sym 39088 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39089 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 39090 soc.cpu.decoded_imm[5]
.sym 39096 soc.cpu.cpu_state[4]
.sym 39097 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 39098 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 39099 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39101 soc.cpu.cpuregs_wrdata[5]
.sym 39102 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39103 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 39105 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 39107 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39109 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 39110 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 39112 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 39113 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39115 soc.cpu.cpu_state[3]
.sym 39116 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39117 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 39118 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39119 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 39120 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 39121 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39122 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 39124 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39127 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 39129 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39130 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39131 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 39132 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39135 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 39137 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 39141 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 39142 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 39143 soc.cpu.cpu_state[4]
.sym 39144 soc.cpu.cpu_state[3]
.sym 39147 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 39148 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39149 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 39150 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39153 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39154 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39155 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 39156 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 39159 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 39160 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39161 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39162 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39165 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 39167 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 39171 soc.cpu.cpuregs_wrdata[5]
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39178 soc.cpu.alu_out_SB_LUT4_O_18_I1[3]
.sym 39179 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 39180 soc.cpu.reg_pc[10]
.sym 39182 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 39183 soc.cpu.reg_pc[15]
.sym 39184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 39189 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 39190 soc.cpu.cpu_state[4]
.sym 39191 iomem_addr[15]
.sym 39193 soc.cpu.decoded_imm[19]
.sym 39194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[1]
.sym 39195 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39196 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 39197 soc.cpu.instr_bne
.sym 39198 soc.cpu.cpu_state[4]
.sym 39199 soc.cpu.cpuregs_raddr2[4]
.sym 39200 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 39201 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 39202 soc.cpu.reg_pc[1]
.sym 39203 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39204 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 39205 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 39206 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 39207 soc.cpu.pcpi_rs2[26]
.sym 39208 soc.cpu.pcpi_rs2[24]
.sym 39209 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 39210 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 39211 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39212 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 39220 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 39221 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 39222 soc.cpu.irq_pending[16]
.sym 39223 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 39224 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39225 soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 39229 soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 39230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39232 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39234 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 39235 soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 39237 soc.cpu.decoded_imm[7]
.sym 39238 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 39239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 39240 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39241 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 39244 soc.cpu.decoded_imm[10]
.sym 39245 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 39246 soc.cpu.decoded_imm[14]
.sym 39247 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39248 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 39250 soc.cpu.decoded_imm[5]
.sym 39252 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 39253 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39254 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39255 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 39258 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 39259 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 39260 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39261 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39264 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 39265 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 39266 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 39267 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39270 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 39271 soc.cpu.decoded_imm[5]
.sym 39272 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39276 soc.cpu.decoded_imm[7]
.sym 39278 soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 39279 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39283 soc.cpu.decoded_imm[10]
.sym 39284 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39285 soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 39289 soc.cpu.irq_pending[16]
.sym 39290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 39291 soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 39294 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39295 soc.cpu.decoded_imm[14]
.sym 39297 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 39298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39301 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 39302 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 39303 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 39304 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 39306 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 39307 soc.cpu.reg_pc[1]
.sym 39308 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 39309 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 39310 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 39312 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 39315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 39317 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 39319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 39320 soc.cpu.irq_pending[21]
.sym 39321 soc.cpu.mem_la_wdata[5]
.sym 39322 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 39323 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 39324 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 39325 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 39326 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 39327 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 39328 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 39329 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 39330 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 39331 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 39332 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 39333 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 39334 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 39335 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 39336 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 39342 soc.cpu.decoded_imm[12]
.sym 39344 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 39346 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 39347 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 39351 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39352 soc.cpu.decoded_imm[0]
.sym 39353 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 39354 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 39356 soc.cpu.alu_out_SB_LUT4_O_7_I1[3]
.sym 39357 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 39358 soc.cpu.cpu_state[4]
.sym 39359 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 39361 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39364 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 39365 soc.cpu.cpu_state[3]
.sym 39366 soc.cpu.decoded_imm[3]
.sym 39367 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 39369 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39370 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 39372 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 39375 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 39376 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 39377 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 39378 soc.cpu.alu_out_SB_LUT4_O_7_I1[3]
.sym 39382 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39383 soc.cpu.decoded_imm[0]
.sym 39384 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 39387 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39388 soc.cpu.decoded_imm[3]
.sym 39390 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 39393 soc.cpu.cpu_state[3]
.sym 39394 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 39395 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 39396 soc.cpu.cpu_state[4]
.sym 39399 soc.cpu.decoded_imm[12]
.sym 39401 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39402 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 39411 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 39412 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39413 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 39414 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 39421 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39424 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 39425 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 39426 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 39427 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39428 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 39429 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 39430 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 39431 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 39434 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 39436 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 39437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 39438 soc.cpu.decoded_imm[0]
.sym 39439 soc.cpu.latched_is_lb
.sym 39441 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 39442 soc.cpu.decoded_imm[4]
.sym 39443 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 39444 soc.cpu.cpuregs_raddr2[0]
.sym 39445 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 39446 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 39448 soc.cpu.decoded_imm[7]
.sym 39449 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 39450 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 39451 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 39452 soc.cpu.decoded_imm[3]
.sym 39453 soc.cpu.pcpi_rs2[28]
.sym 39454 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 39455 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39456 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 39457 soc.cpu.decoded_imm[31]
.sym 39458 soc.cpu.decoded_imm[6]
.sym 39459 soc.cpu.reg_pc[27]
.sym 39466 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 39467 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 39469 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 39474 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 39475 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 39476 soc.cpu.alu_out_SB_LUT4_O_1_I1[3]
.sym 39477 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 39480 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 39481 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 39483 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 39485 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 39486 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 39487 soc.cpu.pcpi_rs2[21]
.sym 39488 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 39489 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 39491 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 39492 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 39493 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 39494 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 39495 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 39496 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 39498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 39505 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 39510 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 39511 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 39512 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 39513 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 39516 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 39517 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 39518 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 39519 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 39522 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 39523 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 39524 soc.cpu.alu_out_SB_LUT4_O_1_I1[3]
.sym 39525 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 39529 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 39531 soc.cpu.pcpi_rs2[21]
.sym 39535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 39540 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 39541 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 39542 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 39543 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 39544 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39546 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39547 soc.cpu.reg_pc[20]
.sym 39548 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39549 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 39550 soc.cpu.reg_pc[17]
.sym 39551 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 39552 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 39553 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 39554 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 39555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 39559 soc.cpu.latched_stalu
.sym 39560 soc.cpu.pcpi_rs2[28]
.sym 39561 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 39562 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 39563 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39564 soc.cpu.pcpi_rs2[24]
.sym 39566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 39567 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39568 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 39569 soc.cpu.cpu_state[2]
.sym 39571 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 39572 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39573 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 39574 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 39575 soc.cpu.decoded_imm[31]
.sym 39576 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 39577 soc.cpu.reg_pc[31]
.sym 39578 soc.cpu.decoded_imm[13]
.sym 39579 soc.cpu.reg_pc[29]
.sym 39580 soc.cpu.decoded_imm[10]
.sym 39581 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 39582 soc.cpu.decoded_imm[5]
.sym 39590 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39591 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 39592 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 39594 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 39595 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 39596 soc.cpu.reg_out[23]
.sym 39597 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 39598 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 39599 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 39600 soc.cpu.pcpi_rs2[23]
.sym 39602 soc.cpu.alu_out_q[23]
.sym 39603 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 39604 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39606 soc.cpu.latched_stalu
.sym 39608 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39609 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 39612 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 39614 soc.cpu.pcpi_rs2[16]
.sym 39615 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 39616 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 39618 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 39621 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 39622 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 39623 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 39624 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 39627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 39629 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 39630 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39633 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39634 soc.cpu.alu_out_q[23]
.sym 39635 soc.cpu.latched_stalu
.sym 39636 soc.cpu.reg_out[23]
.sym 39639 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 39640 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 39641 soc.cpu.pcpi_rs2[23]
.sym 39642 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 39645 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 39646 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 39647 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 39648 soc.cpu.pcpi_rs2[16]
.sym 39651 soc.cpu.alu_out_q[23]
.sym 39652 soc.cpu.latched_stalu
.sym 39653 soc.cpu.reg_out[23]
.sym 39654 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39657 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 39658 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 39659 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 39660 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 39664 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 39665 soc.cpu.pcpi_rs2[16]
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39670 soc.cpu.reg_pc[18]
.sym 39671 soc.cpu.reg_pc[22]
.sym 39672 soc.cpu.reg_pc[28]
.sym 39673 soc.cpu.reg_pc[25]
.sym 39674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 39675 soc.cpu.reg_pc[27]
.sym 39676 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 39677 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 39681 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 39682 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 39683 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 39684 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 39685 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 39686 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 39687 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 39688 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 39689 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39690 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 39691 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39693 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 39694 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 39695 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39696 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 39697 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 39698 soc.cpu.reg_out[20]
.sym 39699 soc.cpu.pcpi_rs2[26]
.sym 39700 soc.cpu.pcpi_rs2[21]
.sym 39701 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 39702 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39703 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 39704 soc.cpu.pcpi_rs2[24]
.sym 39705 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39711 soc.cpu.pcpi_rs2[24]
.sym 39712 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 39713 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 39714 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 39715 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 39716 soc.cpu.reg_out[20]
.sym 39717 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 39718 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39719 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 39720 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39721 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 39724 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 39726 soc.cpu.pcpi_rs2[21]
.sym 39727 soc.cpu.alu_out_q[20]
.sym 39729 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 39730 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 39732 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39733 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 39734 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39735 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39736 soc.cpu.pcpi_rs2[20]
.sym 39737 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 39738 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 39739 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 39740 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 39741 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 39742 soc.cpu.latched_stalu
.sym 39744 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 39745 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 39746 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 39747 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 39750 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 39751 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 39752 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 39753 soc.cpu.pcpi_rs2[21]
.sym 39757 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 39758 soc.cpu.pcpi_rs2[24]
.sym 39762 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 39764 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39765 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39768 soc.cpu.latched_stalu
.sym 39769 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39770 soc.cpu.alu_out_q[20]
.sym 39771 soc.cpu.reg_out[20]
.sym 39774 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 39775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 39776 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 39777 soc.cpu.pcpi_rs2[20]
.sym 39780 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 39781 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39782 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 39783 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 39786 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 39787 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 39788 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 39789 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39793 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 39794 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 39795 soc.cpu.decoded_imm[8]
.sym 39796 soc.cpu.decoded_imm[13]
.sym 39797 soc.cpu.decoded_imm[7]
.sym 39798 soc.cpu.decoded_imm[5]
.sym 39799 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 39800 soc.cpu.decoded_imm[6]
.sym 39801 soc.cpu.decoded_imm[15]
.sym 39805 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 39806 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 39807 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 39808 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 39809 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 39810 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 39812 soc.cpu.pcpi_rs2[30]
.sym 39813 soc.cpu.instr_retirq
.sym 39814 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 39815 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 39816 soc.cpu.reg_pc[28]
.sym 39817 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 39818 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 39820 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 39821 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 39822 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 39823 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 39825 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 39826 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 39827 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 39828 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39835 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 39836 soc.cpu.latched_stalu
.sym 39837 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39839 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 39840 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 39841 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 39843 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 39847 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 39848 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 39850 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39852 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 39853 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39854 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 39856 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39857 soc.cpu.alu_out_q[19]
.sym 39858 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39861 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 39864 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39865 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39867 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 39868 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39869 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39870 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39873 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 39879 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 39880 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 39881 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39882 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39886 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 39891 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 39897 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 39898 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39899 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 39900 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 39903 soc.cpu.latched_stalu
.sym 39904 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39905 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39906 soc.cpu.alu_out_q[19]
.sym 39912 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 39913 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39916 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 39917 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 39918 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 39919 soc.cpu.alu_out_q[22]
.sym 39920 soc.cpu.alu_out_q[24]
.sym 39921 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 39922 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 39923 soc.cpu.alu_out_q[19]
.sym 39928 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39929 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 39930 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 39931 soc.cpu.decoded_imm[13]
.sym 39932 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 39933 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 39934 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39935 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 39936 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 39937 soc.cpu.decoded_imm_j[7]
.sym 39938 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 39939 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 39940 soc.cpu.cpuregs_wrdata[27]
.sym 39941 soc.cpu.decoded_imm[31]
.sym 39942 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 39943 soc.cpu.pcpi_rs2[25]
.sym 39944 soc.cpu.decoded_imm[7]
.sym 39945 soc.cpu.pcpi_rs2[28]
.sym 39947 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39948 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 39949 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 39950 soc.cpu.decoded_imm[6]
.sym 39951 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 39957 soc.cpu.latched_stalu
.sym 39958 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 39959 soc.cpu.decoded_imm[19]
.sym 39960 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39961 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39962 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 39964 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 39965 soc.cpu.reg_op2_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 39967 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 39968 soc.cpu.alu_out_q[19]
.sym 39969 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39970 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39972 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 39973 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39975 soc.cpu.decoded_imm[24]
.sym 39976 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39977 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 39979 soc.cpu.reg_op2_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 39980 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39981 soc.cpu.decoded_imm[18]
.sym 39982 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39984 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39986 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 39987 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 39988 soc.cpu.decoded_imm[21]
.sym 39990 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39991 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 39992 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39996 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39997 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 39998 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 39999 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 40002 soc.cpu.latched_stalu
.sym 40003 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 40004 soc.cpu.alu_out_q[19]
.sym 40005 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40008 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40009 soc.cpu.decoded_imm[21]
.sym 40010 soc.cpu.reg_op2_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 40014 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 40015 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40017 soc.cpu.decoded_imm[18]
.sym 40020 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40021 soc.cpu.decoded_imm[24]
.sym 40022 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 40026 soc.cpu.decoded_imm[19]
.sym 40027 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40028 soc.cpu.reg_op2_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 40032 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40033 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 40034 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 40035 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40036 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40039 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 40040 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 40041 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 40042 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 40043 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 40044 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 40045 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 40046 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 40051 soc.cpu.latched_stalu
.sym 40052 soc.cpu.reg_out[22]
.sym 40053 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 40054 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 40055 soc.cpu.decoded_imm[12]
.sym 40056 soc.cpu.instr_sub
.sym 40058 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40059 soc.cpu.reg_out[22]
.sym 40060 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 40061 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 40062 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 40063 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 40064 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 40065 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 40066 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 40067 soc.cpu.decoded_imm[31]
.sym 40068 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 40069 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 40071 soc.cpu.instr_lui
.sym 40072 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 40073 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 40074 soc.cpu.decoded_imm[21]
.sym 40080 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40081 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 40082 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 40084 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 40085 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40086 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 40090 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40091 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40093 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40094 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40095 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 40096 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 40097 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 40098 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 40099 soc.cpu.decoded_imm[25]
.sym 40101 soc.cpu.decoded_imm[26]
.sym 40104 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40105 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 40106 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40107 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40108 soc.cpu.decoded_imm[31]
.sym 40109 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40110 soc.cpu.decoded_imm[17]
.sym 40113 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40114 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40115 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 40116 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40119 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40120 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40121 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40122 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40125 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 40126 soc.cpu.decoded_imm[31]
.sym 40127 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40131 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40132 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40133 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40134 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 40137 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 40139 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40140 soc.cpu.decoded_imm[17]
.sym 40143 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 40144 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 40145 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40146 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 40150 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 40151 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40152 soc.cpu.decoded_imm[26]
.sym 40156 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40157 soc.cpu.decoded_imm[25]
.sym 40158 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 40159 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40162 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 40163 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 40164 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40165 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 40166 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 40167 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 40168 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 40169 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 40174 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40176 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 40177 soc.cpu.cpuregs_waddr[0]
.sym 40178 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40179 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 40180 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40181 soc.cpu.cpuregs_waddr[1]
.sym 40183 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40184 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 40185 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 40186 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 40187 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 40188 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 40190 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40191 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 40193 soc.cpu.instr_lui
.sym 40194 soc.cpu.cpuregs_wrdata[27]
.sym 40195 soc.cpu.pcpi_rs2[26]
.sym 40196 soc.cpu.decoded_imm[17]
.sym 40203 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 40204 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 40205 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 40206 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 40207 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 40208 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40209 soc.cpu.instr_lui
.sym 40211 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40213 soc.cpu.pcpi_rs2[30]
.sym 40214 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40215 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 40217 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 40218 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 40219 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40220 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 40221 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40222 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 40225 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40226 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40227 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40229 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 40231 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40233 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 40234 soc.cpu.instr_auipc
.sym 40236 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 40237 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 40238 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40239 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40242 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 40243 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40244 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 40245 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 40248 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40249 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40250 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 40251 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 40254 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40255 soc.cpu.instr_auipc
.sym 40256 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40257 soc.cpu.instr_lui
.sym 40261 soc.cpu.pcpi_rs2[30]
.sym 40263 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 40266 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40267 soc.cpu.instr_lui
.sym 40268 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 40269 soc.cpu.instr_auipc
.sym 40273 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 40274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 40278 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40279 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 40280 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40281 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40282 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 40285 soc.cpu.alu_out_q[29]
.sym 40286 soc.cpu.alu_out_SB_LUT4_O_3_I1[2]
.sym 40287 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 40288 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 40289 soc.cpu.alu_out_q[28]
.sym 40290 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 40291 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 40292 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 40297 soc.cpu.cpuregs.wen
.sym 40299 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 40300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40301 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 40302 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 40303 soc.cpu.cpuregs_waddr[3]
.sym 40304 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 40305 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40306 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 40307 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 40308 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 40310 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40311 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40313 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40317 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 40319 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 40326 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40329 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 40330 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 40332 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 40335 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40336 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40337 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 40340 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 40342 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 40343 soc.cpu.instr_lui
.sym 40344 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 40345 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40346 soc.cpu.instr_lui
.sym 40347 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 40348 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 40349 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 40350 soc.cpu.alu_out_q[29]
.sym 40351 soc.cpu.reg_out[29]
.sym 40352 soc.cpu.instr_auipc
.sym 40353 soc.cpu.latched_stalu
.sym 40354 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40355 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40359 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40360 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 40362 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 40365 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40366 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 40367 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 40368 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 40371 soc.cpu.instr_lui
.sym 40372 soc.cpu.instr_auipc
.sym 40373 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40374 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40377 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 40378 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 40379 soc.cpu.instr_auipc
.sym 40380 soc.cpu.instr_lui
.sym 40383 soc.cpu.latched_stalu
.sym 40384 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40385 soc.cpu.reg_out[29]
.sym 40386 soc.cpu.alu_out_q[29]
.sym 40395 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 40396 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 40397 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 40398 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40401 soc.cpu.instr_auipc
.sym 40402 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40403 soc.cpu.instr_lui
.sym 40404 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40405 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 40420 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40421 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40422 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 40423 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 40424 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40426 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 40427 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40428 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 40429 soc.cpu.latched_stalu
.sym 40430 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 40431 soc.cpu.cpuregs_waddr[3]
.sym 40433 soc.cpu.decoded_imm[31]
.sym 40440 soc.cpu.pcpi_rs2[28]
.sym 40458 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40470 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40471 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40475 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 40497 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 40513 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40514 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40515 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40528 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40540 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 40544 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40545 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 40546 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 40547 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 40548 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 40549 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 40550 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 40551 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40552 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 40553 soc.cpu.decoded_imm[12]
.sym 40666 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 40668 soc.cpu.instr_auipc
.sym 40670 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 40671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40673 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40674 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 40675 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 40798 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 40912 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41259 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 41262 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 41264 soc.cpu.reg_out[4]
.sym 41269 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 41276 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 41277 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 41379 soc.cpu.alu_out_q[8]
.sym 41384 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 41391 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 41395 iomem_wdata[6]
.sym 41423 iomem_wdata[2]
.sym 41424 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 41429 soc.cpu.reg_out[6]
.sym 41431 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 41434 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 41435 soc.cpu.mem_la_wdata[2]
.sym 41437 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 41533 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 41534 soc.cpu.alu_out_q[6]
.sym 41535 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 41536 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 41537 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 41538 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 41539 soc.cpu.alu_out_q[5]
.sym 41540 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 41544 iomem_addr[2]
.sym 41546 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 41550 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41557 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 41559 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 41560 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 41562 soc.cpu.latched_stalu
.sym 41563 iomem_wdata[5]
.sym 41565 soc.cpu.latched_stalu
.sym 41567 soc.cpu.instr_sub
.sym 41568 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 41576 soc.cpu.trap_SB_LUT4_I2_O
.sym 41578 soc.cpu.latched_stalu
.sym 41579 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 41587 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41588 soc.cpu.mem_la_wdata[5]
.sym 41591 soc.cpu.alu_out_q[6]
.sym 41592 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 41593 soc.cpu.latched_stalu
.sym 41594 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 41595 soc.cpu.reg_out[6]
.sym 41597 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 41599 soc.cpu.alu_out_q[6]
.sym 41600 soc.cpu.mem_la_wdata[2]
.sym 41605 soc.cpu.mem_la_wdata[6]
.sym 41608 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 41610 soc.cpu.mem_la_wdata[2]
.sym 41613 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 41615 soc.cpu.mem_la_wdata[5]
.sym 41619 soc.cpu.mem_la_wdata[6]
.sym 41621 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41627 soc.cpu.mem_la_wdata[2]
.sym 41631 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 41632 soc.cpu.reg_out[6]
.sym 41633 soc.cpu.alu_out_q[6]
.sym 41634 soc.cpu.latched_stalu
.sym 41640 soc.cpu.mem_la_wdata[6]
.sym 41643 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 41644 soc.cpu.reg_out[6]
.sym 41645 soc.cpu.latched_stalu
.sym 41646 soc.cpu.alu_out_q[6]
.sym 41649 soc.cpu.mem_la_wdata[5]
.sym 41653 soc.cpu.trap_SB_LUT4_I2_O
.sym 41654 clk$SB_IO_IN_$glb_clk
.sym 41656 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 41657 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 41658 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 41659 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 41660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 41661 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 41662 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 41663 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 41668 $PACKER_VCC_NET
.sym 41670 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 41671 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 41672 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 41673 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 41674 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 41676 soc.cpu.mem_la_wdata[5]
.sym 41677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 41679 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 41680 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 41681 iomem_wdata[1]
.sym 41682 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 41683 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 41687 soc.cpu.trap_SB_LUT4_I2_O
.sym 41688 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 41689 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 41690 iomem_wdata[10]
.sym 41691 iomem_wdata[5]
.sym 41697 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 41698 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 41699 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 41700 soc.cpu.instr_sub
.sym 41701 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 41702 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 41703 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 41704 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 41705 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 41709 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41710 soc.cpu.latched_stalu
.sym 41711 soc.cpu.alu_out_q[5]
.sym 41713 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 41714 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 41715 soc.cpu.reg_out[5]
.sym 41717 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 41719 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 41720 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 41721 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 41722 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 41723 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 41724 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41725 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 41727 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 41730 soc.cpu.latched_stalu
.sym 41731 soc.cpu.alu_out_q[5]
.sym 41732 soc.cpu.reg_out[5]
.sym 41733 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 41736 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 41737 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 41738 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 41739 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 41742 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 41744 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 41748 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 41749 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 41750 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 41751 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41754 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41755 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 41756 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 41757 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 41760 soc.cpu.instr_sub
.sym 41761 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 41762 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 41763 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 41766 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41767 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 41768 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 41769 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41772 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 41773 soc.cpu.reg_out[5]
.sym 41774 soc.cpu.alu_out_q[5]
.sym 41775 soc.cpu.latched_stalu
.sym 41779 soc.cpu.alu_out_q[11]
.sym 41780 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 41781 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 41782 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 41783 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 41784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 41785 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 41786 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 41789 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 41791 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 41795 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 41799 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 41803 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 41805 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 41806 soc.cpu.mem_la_wdata[2]
.sym 41807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 41808 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 41809 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 41810 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 41811 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 41812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 41813 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 41814 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 41822 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 41823 soc.cpu.latched_stalu
.sym 41824 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 41825 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 41827 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 41828 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 41829 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 41831 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 41832 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 41833 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 41834 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 41835 soc.cpu.alu_out_q[4]
.sym 41836 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 41837 soc.cpu.latched_stalu
.sym 41838 soc.cpu.reg_out[4]
.sym 41840 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 41841 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 41844 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 41845 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 41847 soc.cpu.trap_SB_LUT4_I2_O
.sym 41848 soc.cpu.mem_la_wdata[1]
.sym 41853 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 41855 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 41859 soc.cpu.mem_la_wdata[1]
.sym 41860 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 41865 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 41866 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 41867 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 41868 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 41871 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 41872 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 41874 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 41877 soc.cpu.alu_out_q[4]
.sym 41878 soc.cpu.latched_stalu
.sym 41879 soc.cpu.reg_out[4]
.sym 41880 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 41883 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 41884 soc.cpu.reg_out[4]
.sym 41885 soc.cpu.latched_stalu
.sym 41886 soc.cpu.alu_out_q[4]
.sym 41892 soc.cpu.mem_la_wdata[1]
.sym 41895 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 41896 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 41897 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 41899 soc.cpu.trap_SB_LUT4_I2_O
.sym 41900 clk$SB_IO_IN_$glb_clk
.sym 41903 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 41904 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 41905 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 41906 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 41907 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 41908 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 41909 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 41912 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 41913 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 41914 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 41915 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 41917 soc.cpu.mem_la_wdata[6]
.sym 41918 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 41920 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 41921 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 41922 soc.cpu.instr_sub
.sym 41923 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 41925 soc.cpu.instr_lui
.sym 41926 soc.memory.rdata_1[9]
.sym 41927 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 41928 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 41929 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 41930 soc.cpu.alu_out_q[1]
.sym 41931 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 41932 soc.cpu.mem_la_wdata[2]
.sym 41933 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 41934 soc.cpu.mem_la_wdata[1]
.sym 41935 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 41936 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41937 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 41945 soc.cpu.mem_la_wdata[1]
.sym 41947 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 41948 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 41951 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 41952 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 41953 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 41954 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 41956 soc.cpu.alu_out_SB_LUT4_O_30_I2[3]
.sym 41957 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 41959 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 41960 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 41963 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 41966 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 41967 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 41968 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 41969 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 41970 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 41971 soc.cpu.instr_sub
.sym 41972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 41973 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 41976 soc.cpu.mem_la_wdata[1]
.sym 41982 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 41983 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 41988 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 41989 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 41990 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 41991 soc.cpu.instr_sub
.sym 41994 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 41995 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 41996 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 41997 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 42003 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 42006 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 42007 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 42008 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 42009 soc.cpu.mem_la_wdata[1]
.sym 42012 soc.cpu.alu_out_SB_LUT4_O_30_I2[3]
.sym 42013 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 42014 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 42015 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 42018 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 42019 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 42020 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 42021 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 42023 clk$SB_IO_IN_$glb_clk
.sym 42025 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 42026 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 42027 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 42028 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 42029 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 42030 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 42031 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 42032 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 42036 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 42038 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 42039 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 42041 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 42046 iomem_wdata[6]
.sym 42047 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42049 soc.cpu.latched_stalu
.sym 42050 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42051 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 42052 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 42053 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 42054 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 42055 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42056 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 42057 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 42058 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 42059 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42060 soc.cpu.alu_out_q[13]
.sym 42067 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 42068 soc.cpu.instr_sub
.sym 42070 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 42073 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42076 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 42081 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 42083 soc.cpu.instr_sub
.sym 42084 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 42088 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 42089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 42091 soc.cpu.instr_sub
.sym 42092 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 42093 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 42095 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 42097 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 42102 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 42106 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 42111 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 42112 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42113 soc.cpu.instr_sub
.sym 42114 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 42117 soc.cpu.instr_sub
.sym 42118 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 42119 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42120 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 42123 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 42132 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 42135 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 42136 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 42137 soc.cpu.instr_sub
.sym 42138 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42141 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 42145 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 42146 clk$SB_IO_IN_$glb_clk
.sym 42147 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42148 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 42149 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 42150 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 42151 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 42152 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 42153 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 42154 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 42155 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 42158 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 42159 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 42160 soc.cpu.reg_pc[14]
.sym 42162 soc.cpu.reg_out[7]
.sym 42164 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 42165 soc.cpu.mem_la_wdata[5]
.sym 42166 soc.cpu.instr_lui
.sym 42169 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42171 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 42172 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 42173 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 42174 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42175 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 42176 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 42177 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 42178 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 42179 soc.cpu.trap_SB_LUT4_I2_O
.sym 42181 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 42182 iomem_wdata[10]
.sym 42183 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42189 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 42191 soc.cpu.decoded_imm[2]
.sym 42192 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42193 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 42199 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42200 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 42202 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 42203 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 42207 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 42208 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 42209 soc.cpu.latched_stalu
.sym 42210 soc.cpu.reg_out[13]
.sym 42211 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 42212 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 42213 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42215 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 42216 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42217 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 42218 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 42219 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42220 soc.cpu.alu_out_q[13]
.sym 42222 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 42228 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42229 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42230 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 42231 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 42234 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 42236 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 42237 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42240 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 42242 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 42243 soc.cpu.decoded_imm[2]
.sym 42246 soc.cpu.latched_stalu
.sym 42247 soc.cpu.reg_out[13]
.sym 42248 soc.cpu.alu_out_q[13]
.sym 42249 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42252 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42253 soc.cpu.latched_stalu
.sym 42254 soc.cpu.reg_out[13]
.sym 42255 soc.cpu.alu_out_q[13]
.sym 42259 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42260 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 42261 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 42264 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 42266 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42267 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 42268 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 42269 clk$SB_IO_IN_$glb_clk
.sym 42271 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 42272 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 42273 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 42274 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 42275 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 42276 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 42277 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 42278 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 42284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 42286 soc.cpu.decoded_imm[5]
.sym 42287 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 42288 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 42289 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 42291 soc.cpu.mem_la_wdata[2]
.sym 42292 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 42293 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 42294 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 42295 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 42296 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 42297 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 42298 soc.cpu.mem_la_wdata[2]
.sym 42299 soc.cpu.reg_pc[10]
.sym 42301 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 42302 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 42303 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 42304 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42305 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 42306 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 42313 soc.cpu.instr_sub
.sym 42314 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 42317 soc.cpu.latched_compr
.sym 42318 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42319 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 42320 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 42321 soc.cpu.instr_sub
.sym 42323 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 42325 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 42326 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 42328 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 42336 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 42338 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42340 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 42345 soc.cpu.instr_sub
.sym 42346 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 42347 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 42348 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42353 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 42359 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42363 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 42372 soc.cpu.latched_compr
.sym 42377 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 42381 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 42382 soc.cpu.instr_sub
.sym 42383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 42384 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42387 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 42388 soc.cpu.instr_sub
.sym 42389 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42390 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 42391 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42393 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42404 soc.cpu.decoded_imm[11]
.sym 42405 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 42406 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 42407 soc.cpu.instr_sub
.sym 42408 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 42409 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 42411 soc.cpu.pcpi_rs2[21]
.sym 42413 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 42414 soc.cpu.decoded_imm[15]
.sym 42415 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 42416 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 42417 soc.cpu.irq_pending[8]
.sym 42418 soc.cpu.alu_out_q[1]
.sym 42419 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 42420 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 42421 soc.cpu.mem_la_wdata[1]
.sym 42423 soc.cpu.pcpi_rs2[23]
.sym 42424 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 42425 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 42426 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 42427 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 42428 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42429 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 42436 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 42438 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 42439 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 42441 soc.cpu.mem_la_wdata[5]
.sym 42442 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 42443 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 42444 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42445 soc.cpu.mem_la_wdata[1]
.sym 42446 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 42449 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 42454 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42457 soc.cpu.mem_la_wdata[6]
.sym 42458 soc.cpu.mem_la_wdata[2]
.sym 42462 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 42464 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 42466 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 42467 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 42469 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 42470 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 42473 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 42475 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 42476 soc.cpu.mem_la_wdata[1]
.sym 42479 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 42481 soc.cpu.mem_la_wdata[2]
.sym 42482 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 42485 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 42487 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 42488 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 42491 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 42493 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42494 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42497 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 42499 soc.cpu.mem_la_wdata[5]
.sym 42500 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 42503 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 42505 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 42506 soc.cpu.mem_la_wdata[6]
.sym 42509 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 42511 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 42512 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 42526 soc.cpu.reg_out[4]
.sym 42527 soc.cpu.pcpi_rs2[25]
.sym 42528 soc.cpu.decoded_imm[8]
.sym 42530 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 42531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 42532 soc.cpu.mem_la_wdata[6]
.sym 42534 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 42535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 42537 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42538 UART_RX_SB_LUT4_I2_O[3]
.sym 42539 soc.cpu.decoded_imm[11]
.sym 42540 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 42541 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 42542 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 42543 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42544 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 42545 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 42546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 42547 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 42548 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 42549 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 42550 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 42551 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 42552 soc.cpu.latched_stalu
.sym 42553 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 42558 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 42560 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 42561 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 42564 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 42565 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 42568 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 42570 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42572 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 42573 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 42579 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 42580 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 42581 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 42583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 42586 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 42587 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 42589 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 42590 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 42592 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 42593 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 42596 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 42598 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 42599 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 42602 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 42604 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42605 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 42608 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 42610 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 42611 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 42614 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 42616 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 42617 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 42620 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 42622 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 42623 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 42626 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 42628 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 42629 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 42632 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 42634 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 42635 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 42649 iomem_wdata[27]
.sym 42650 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 42651 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 42652 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 42654 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 42655 soc.cpu.decoded_imm[16]
.sym 42656 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 42658 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 42659 soc.cpu.pcpi_rs2[25]
.sym 42664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 42665 soc.cpu.reg_pc[10]
.sym 42666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 42667 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 42668 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 42669 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 42670 soc.cpu.decoded_imm[12]
.sym 42672 soc.cpu.decoded_imm[10]
.sym 42673 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 42674 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 42675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 42676 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 42681 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 42683 soc.cpu.pcpi_rs2[21]
.sym 42688 soc.cpu.pcpi_rs2[20]
.sym 42689 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 42693 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 42696 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 42697 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 42698 soc.cpu.pcpi_rs2[23]
.sym 42701 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 42702 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 42704 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 42705 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 42706 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 42708 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 42709 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 42710 soc.cpu.pcpi_rs2[16]
.sym 42713 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 42715 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 42716 soc.cpu.pcpi_rs2[16]
.sym 42719 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 42721 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 42722 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 42725 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 42727 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 42728 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 42731 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 42733 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 42734 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 42737 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 42739 soc.cpu.pcpi_rs2[20]
.sym 42740 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 42743 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 42745 soc.cpu.pcpi_rs2[21]
.sym 42746 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 42749 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 42751 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 42752 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 42755 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 42757 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 42758 soc.cpu.pcpi_rs2[23]
.sym 42771 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 42773 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 42774 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 42775 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 42776 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 42777 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 42779 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 42782 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 42785 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 42786 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 42787 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 42788 soc.cpu.reg_pc[20]
.sym 42789 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 42790 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 42791 soc.cpu.reg_pc[10]
.sym 42792 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 42793 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 42794 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 42795 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 42796 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42797 soc.cpu.reg_pc[22]
.sym 42798 soc.cpu.reg_pc[17]
.sym 42799 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 42805 soc.cpu.pcpi_rs2[26]
.sym 42806 soc.cpu.pcpi_rs2[28]
.sym 42808 soc.cpu.pcpi_rs2[30]
.sym 42809 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 42810 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 42813 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 42815 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 42816 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 42817 $PACKER_VCC_NET
.sym 42819 soc.cpu.pcpi_rs2[24]
.sym 42822 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 42823 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 42825 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 42830 soc.cpu.pcpi_rs2[25]
.sym 42832 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 42836 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 42838 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 42839 soc.cpu.pcpi_rs2[24]
.sym 42842 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 42844 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 42845 soc.cpu.pcpi_rs2[25]
.sym 42848 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 42850 soc.cpu.pcpi_rs2[26]
.sym 42851 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 42854 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 42856 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 42857 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 42860 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 42862 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 42863 soc.cpu.pcpi_rs2[28]
.sym 42866 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 42868 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 42869 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 42872 $nextpnr_ICESTORM_LC_5$I3
.sym 42874 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 42875 soc.cpu.pcpi_rs2[30]
.sym 42878 $nextpnr_ICESTORM_LC_5$COUT
.sym 42880 $PACKER_VCC_NET
.sym 42882 $nextpnr_ICESTORM_LC_5$I3
.sym 42886 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 42887 soc.cpu.next_pc[5]
.sym 42888 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 42889 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 42890 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 42891 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 42892 iomem_wdata[7]
.sym 42893 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 42896 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 42898 soc.cpu.pcpi_rs2[24]
.sym 42901 iomem_wdata[14]
.sym 42903 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42905 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 42906 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 42907 soc.cpu.pcpi_rs2[24]
.sym 42909 soc.cpu.pcpi_rs2[26]
.sym 42910 soc.cpu.alu_out_q[1]
.sym 42911 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 42912 soc.cpu.decoded_imm[13]
.sym 42913 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 42914 soc.cpu.decoded_imm[8]
.sym 42915 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 42916 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 42917 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 42918 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 42919 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 42920 soc.cpu.reg_pc[28]
.sym 42921 soc.cpu.reg_pc[25]
.sym 42922 $nextpnr_ICESTORM_LC_5$COUT
.sym 42929 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 42930 soc.cpu.cpu_state[4]
.sym 42931 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 42936 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 42937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 42939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 42940 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 42942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 42945 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 42950 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 42952 soc.cpu.cpu_state[2]
.sym 42953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3]
.sym 42957 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42959 $nextpnr_ICESTORM_LC_6$I3
.sym 42961 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42962 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 42969 $nextpnr_ICESTORM_LC_6$I3
.sym 42972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 42973 soc.cpu.cpu_state[4]
.sym 42974 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 42975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3]
.sym 42981 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 42986 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 42992 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 42996 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 43002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 43004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 43005 soc.cpu.cpu_state[2]
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43009 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 43010 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 43011 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 43012 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 43013 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 43014 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43015 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 43016 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 43017 iomem_addr[2]
.sym 43018 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 43019 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 43021 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43022 iomem_wdata[7]
.sym 43024 soc.cpu.next_pc[15]
.sym 43025 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43026 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 43027 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 43028 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 43029 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 43030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 43032 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 43033 soc.cpu.decoded_imm[18]
.sym 43034 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43035 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43036 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 43037 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 43038 soc.cpu.instr_sub
.sym 43039 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43040 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43041 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 43042 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43043 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 43044 soc.cpu.latched_stalu
.sym 43050 soc.cpu.alu_out_SB_LUT4_O_18_I1[3]
.sym 43052 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 43053 soc.cpu.cpu_state[3]
.sym 43054 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 43058 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 43059 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 43061 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 43062 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 43065 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 43066 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 43067 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 43074 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43077 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43078 soc.cpu.cpu_state[4]
.sym 43080 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 43083 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 43084 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 43085 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 43086 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 43089 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 43090 soc.cpu.alu_out_SB_LUT4_O_18_I1[3]
.sym 43091 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 43092 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 43096 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43107 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 43116 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43119 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 43120 soc.cpu.cpu_state[3]
.sym 43121 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 43122 soc.cpu.cpu_state[4]
.sym 43129 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43133 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43134 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43135 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43136 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 43137 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43138 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43139 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 43144 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 43146 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 43147 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43148 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 43151 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 43152 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 43154 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 43155 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 43156 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 43157 soc.cpu.reg_pc[10]
.sym 43158 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 43159 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 43160 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43161 soc.cpu.decoded_imm[12]
.sym 43162 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 43163 soc.cpu.decoded_imm[10]
.sym 43164 soc.cpu.compressed_instr
.sym 43165 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 43166 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 43167 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43173 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 43175 soc.cpu.compressed_instr
.sym 43178 soc.cpu.latched_stalu
.sym 43181 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 43182 soc.cpu.alu_out_q[1]
.sym 43183 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 43185 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 43188 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 43190 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43191 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 43192 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43194 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 43195 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43196 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 43198 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43200 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43201 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43202 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43203 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43206 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43207 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 43208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43209 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43215 soc.cpu.compressed_instr
.sym 43218 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 43219 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 43220 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 43221 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 43224 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 43225 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 43226 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43227 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43236 soc.cpu.latched_stalu
.sym 43237 soc.cpu.alu_out_q[1]
.sym 43238 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 43239 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43243 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43248 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43249 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43250 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43251 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43252 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43256 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43257 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 43258 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43259 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43260 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43261 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43262 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43264 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43265 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 43268 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43270 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43271 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 43277 soc.cpu.cpu_state[6]
.sym 43278 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 43279 soc.cpu.reg_pc[18]
.sym 43280 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 43281 soc.cpu.reg_pc[22]
.sym 43282 soc.cpu.decoded_imm[16]
.sym 43283 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 43284 soc.cpu.reg_pc[20]
.sym 43285 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 43286 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 43287 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 43288 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43289 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 43290 soc.cpu.reg_pc[17]
.sym 43296 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 43300 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43302 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43303 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 43304 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 43306 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 43307 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43308 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 43309 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 43312 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 43314 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 43315 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43317 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43319 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 43320 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43321 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 43323 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43324 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43325 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43326 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 43327 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43329 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43331 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43332 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43335 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43336 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43337 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 43338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43342 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43343 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 43344 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 43347 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43348 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 43349 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43350 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43353 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43354 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43355 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 43356 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 43359 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 43360 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43361 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 43365 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 43366 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 43367 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 43368 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 43371 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43372 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43373 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43374 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43375 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43378 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43379 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 43380 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43381 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43382 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 43383 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 43384 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 43385 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43390 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 43391 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 43392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 43393 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 43394 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 43395 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43396 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 43397 soc.cpu.reg_out[20]
.sym 43398 soc.cpu.cpuregs_waddr[4]
.sym 43399 soc.cpu.pcpi_rs2[21]
.sym 43400 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 43401 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 43402 soc.cpu.alu_out_q[1]
.sym 43403 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43404 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43405 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 43406 soc.cpu.decoded_imm[8]
.sym 43407 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 43408 soc.cpu.decoded_imm[13]
.sym 43409 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 43411 soc.cpu.reg_pc[28]
.sym 43412 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 43413 soc.cpu.reg_pc[25]
.sym 43419 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43420 soc.cpu.alu_out_q[1]
.sym 43421 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43422 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 43423 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43425 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43426 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 43427 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43428 soc.cpu.pcpi_rs2[28]
.sym 43429 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 43431 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43432 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 43435 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 43436 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 43437 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 43438 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 43439 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 43440 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43442 soc.cpu.latched_stalu
.sym 43444 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43445 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 43448 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 43450 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 43452 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43458 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43459 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43460 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 43464 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 43465 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43466 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 43470 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 43476 soc.cpu.pcpi_rs2[28]
.sym 43477 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 43478 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 43479 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 43482 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43483 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43484 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43485 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 43488 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 43489 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 43490 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 43491 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 43494 soc.cpu.alu_out_q[1]
.sym 43495 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43496 soc.cpu.latched_stalu
.sym 43497 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 43498 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43501 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 43502 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 43503 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 43504 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 43505 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 43506 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 43507 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 43508 soc.cpu.instr_retirq
.sym 43513 soc.cpu.cpuregs_waddr[2]
.sym 43514 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43515 soc.cpu.cpuregs_raddr2[1]
.sym 43516 soc.cpu.cpuregs_raddr2[0]
.sym 43517 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43518 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 43519 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43520 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 43521 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43522 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 43523 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43524 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43525 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 43526 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 43527 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43528 soc.cpu.latched_stalu
.sym 43529 soc.cpu.decoded_imm[18]
.sym 43530 soc.cpu.instr_sub
.sym 43531 soc.cpu.reg_out[28]
.sym 43532 soc.cpu.instr_retirq
.sym 43533 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43534 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 43535 soc.cpu.latched_stalu
.sym 43536 soc.cpu.instr_sub
.sym 43542 soc.cpu.alu_out_q[20]
.sym 43544 soc.cpu.latched_stalu
.sym 43548 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 43549 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 43550 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 43554 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 43556 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 43558 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43563 soc.cpu.reg_out[20]
.sym 43565 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43566 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 43569 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 43571 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43577 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43581 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 43590 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 43599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 43601 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 43608 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 43611 soc.cpu.alu_out_q[20]
.sym 43612 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43613 soc.cpu.latched_stalu
.sym 43614 soc.cpu.reg_out[20]
.sym 43618 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 43620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 43621 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43624 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 43625 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 43626 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 43627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 43628 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 43629 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 43631 soc.cpu.decoded_imm[10]
.sym 43636 soc.cpu.decoded_imm_j[20]
.sym 43638 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 43639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 43640 soc.cpu.pcpi_rs2[25]
.sym 43641 soc.cpu.decoded_imm_j[20]
.sym 43642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 43643 soc.cpu.decoded_imm[3]
.sym 43644 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 43646 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 43648 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 43649 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 43650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 43651 soc.cpu.reg_pc[25]
.sym 43652 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 43653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 43654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43655 soc.cpu.decoded_imm[10]
.sym 43656 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 43657 soc.cpu.decoded_imm[12]
.sym 43658 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 43659 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43665 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 43669 soc.cpu.alu_out_q[24]
.sym 43670 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 43672 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43673 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 43675 soc.cpu.decoded_imm_j[7]
.sym 43676 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 43677 soc.cpu.decoded_imm_j[6]
.sym 43678 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43679 soc.cpu.decoded_imm_j[8]
.sym 43680 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43682 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 43683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 43684 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43686 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 43688 soc.cpu.decoded_imm_j[5]
.sym 43691 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43692 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 43693 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43694 soc.cpu.reg_out[24]
.sym 43695 soc.cpu.latched_stalu
.sym 43698 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 43700 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43701 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 43704 soc.cpu.latched_stalu
.sym 43705 soc.cpu.alu_out_q[24]
.sym 43706 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43707 soc.cpu.reg_out[24]
.sym 43710 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43711 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43712 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 43713 soc.cpu.decoded_imm_j[8]
.sym 43716 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 43717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 43722 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 43723 soc.cpu.decoded_imm_j[7]
.sym 43724 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43725 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43728 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 43729 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 43730 soc.cpu.decoded_imm_j[5]
.sym 43731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43734 soc.cpu.reg_out[24]
.sym 43735 soc.cpu.latched_stalu
.sym 43736 soc.cpu.alu_out_q[24]
.sym 43737 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43740 soc.cpu.decoded_imm_j[6]
.sym 43741 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 43742 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 43743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43744 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 43747 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 43748 soc.cpu.alu_out_q[17]
.sym 43749 soc.cpu.alu_out_q[18]
.sym 43750 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 43751 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[2]
.sym 43752 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 43753 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 43754 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 43755 soc.cpu.decoded_imm_j[10]
.sym 43759 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43762 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 43763 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 43764 soc.cpu.decoded_imm[10]
.sym 43765 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 43766 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 43767 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 43769 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 43770 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 43771 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43772 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 43773 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 43774 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 43775 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 43776 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 43777 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 43778 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 43779 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 43780 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 43782 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 43788 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43790 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 43791 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 43792 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 43793 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 43794 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 43796 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43798 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 43799 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 43800 soc.cpu.reg_out[22]
.sym 43801 soc.cpu.latched_stalu
.sym 43802 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 43804 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 43805 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 43808 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 43809 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 43810 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 43811 soc.cpu.pcpi_rs2[24]
.sym 43812 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 43814 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 43815 soc.cpu.alu_out_q[22]
.sym 43816 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 43818 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43819 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 43821 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 43822 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43823 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 43824 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 43827 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 43828 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 43829 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 43830 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 43833 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43834 soc.cpu.pcpi_rs2[24]
.sym 43835 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 43836 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 43839 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 43841 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 43845 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 43846 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 43847 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 43848 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 43851 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43852 soc.cpu.alu_out_q[22]
.sym 43853 soc.cpu.reg_out[22]
.sym 43854 soc.cpu.latched_stalu
.sym 43857 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 43858 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43859 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 43860 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 43863 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 43865 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43870 soc.cpu.alu_out_q[26]
.sym 43871 soc.cpu.alu_out_q[25]
.sym 43872 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 43873 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1[0]
.sym 43874 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 43875 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 43876 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 43877 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 43879 soc.cpu.decoded_imm[11]
.sym 43882 soc.cpu.instr_lui
.sym 43884 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 43885 soc.cpu.decoded_imm[17]
.sym 43886 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 43887 soc.cpu.cpuregs_waddr[4]
.sym 43888 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 43889 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43890 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 43891 soc.cpu.cpuregs_waddr[0]
.sym 43892 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43893 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 43894 soc.cpu.cpu_state[4]
.sym 43895 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43896 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 43897 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 43898 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 43899 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 43900 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 43901 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43902 soc.cpu.reg_out[29]
.sym 43904 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 43905 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 43912 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 43915 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43917 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 43918 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 43920 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 43923 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43925 soc.cpu.pcpi_rs2[26]
.sym 43926 soc.cpu.pcpi_rs2[25]
.sym 43928 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 43929 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 43930 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1[0]
.sym 43931 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 43933 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 43934 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 43935 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43937 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 43938 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 43939 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 43946 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 43947 soc.cpu.pcpi_rs2[26]
.sym 43950 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43952 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1[0]
.sym 43953 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 43958 soc.cpu.pcpi_rs2[25]
.sym 43959 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 43962 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 43963 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 43964 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 43965 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43968 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 43969 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 43970 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 43971 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 43974 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 43975 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43976 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 43977 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 43980 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 43981 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 43982 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 43983 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 43986 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 43987 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 43988 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 43989 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 43990 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43993 soc.cpu.alu_out_q[30]
.sym 43994 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 43995 soc.cpu.alu_out_q[31]
.sym 43996 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 43997 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 43998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 43999 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 44000 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 44002 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 44005 soc.cpu.reg_out[26]
.sym 44006 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 44008 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 44009 soc.cpu.instr_auipc
.sym 44010 soc.cpu.instr_jalr
.sym 44011 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 44012 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 44013 soc.cpu.cpuregs_waddr[2]
.sym 44015 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44016 soc.cpu.pcpi_rs2[26]
.sym 44018 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44019 soc.cpu.instr_lui
.sym 44020 soc.cpu.instr_sub
.sym 44021 soc.cpu.latched_stalu
.sym 44022 soc.cpu.instr_sub
.sym 44023 soc.cpu.reg_out[28]
.sym 44024 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 44026 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44027 soc.cpu.latched_stalu
.sym 44035 soc.cpu.decoded_imm[22]
.sym 44038 soc.cpu.alu_out_q[28]
.sym 44039 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44040 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 44041 soc.cpu.reg_out[28]
.sym 44043 soc.cpu.instr_auipc
.sym 44044 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 44045 soc.cpu.instr_lui
.sym 44046 soc.cpu.alu_out_q[28]
.sym 44047 soc.cpu.latched_stalu
.sym 44048 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 44049 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 44050 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44051 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 44052 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 44053 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 44054 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 44055 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44057 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 44058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 44059 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 44060 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 44061 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 44065 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 44067 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 44068 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44069 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 44073 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 44075 soc.cpu.decoded_imm[22]
.sym 44076 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 44079 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44080 soc.cpu.reg_out[28]
.sym 44081 soc.cpu.latched_stalu
.sym 44082 soc.cpu.alu_out_q[28]
.sym 44085 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44086 soc.cpu.alu_out_q[28]
.sym 44087 soc.cpu.reg_out[28]
.sym 44088 soc.cpu.latched_stalu
.sym 44091 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 44092 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 44093 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 44094 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 44098 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 44099 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 44104 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 44105 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 44106 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 44109 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 44110 soc.cpu.instr_lui
.sym 44111 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 44112 soc.cpu.instr_auipc
.sym 44113 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44116 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 44117 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 44118 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 44119 soc.cpu.alu_out_q[27]
.sym 44120 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 44121 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 44122 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44123 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44128 soc.cpu.reg_out[26]
.sym 44129 soc.cpu.instr_auipc
.sym 44130 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 44131 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 44132 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 44133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 44134 UART_RX_SB_LUT4_I2_O[3]
.sym 44135 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44138 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 44139 soc.cpu.decoded_imm[22]
.sym 44141 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 44142 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 44144 soc.cpu.decoded_imm[12]
.sym 44146 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 44147 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44148 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 44157 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44159 soc.cpu.latched_stalu
.sym 44160 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 44162 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 44163 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 44164 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 44165 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 44166 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 44167 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 44168 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 44170 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 44171 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 44172 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 44173 soc.cpu.alu_out_q[29]
.sym 44174 soc.cpu.reg_out[29]
.sym 44176 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 44178 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 44180 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 44181 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44182 soc.cpu.alu_out_SB_LUT4_O_3_I1[2]
.sym 44183 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 44185 soc.cpu.pcpi_rs2[28]
.sym 44186 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 44191 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 44193 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 44196 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 44197 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 44198 soc.cpu.pcpi_rs2[28]
.sym 44199 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 44202 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 44203 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 44204 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 44205 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 44208 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 44209 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 44210 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 44211 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 44215 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 44216 soc.cpu.alu_out_SB_LUT4_O_3_I1[2]
.sym 44217 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 44220 soc.cpu.reg_out[29]
.sym 44221 soc.cpu.latched_stalu
.sym 44222 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44223 soc.cpu.alu_out_q[29]
.sym 44226 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 44227 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 44228 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44232 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 44233 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 44234 soc.cpu.pcpi_rs2[28]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44239 soc.cpu.decoded_imm[12]
.sym 44243 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 44251 soc.cpu.cpu_state[6]
.sym 44252 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 44253 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 44254 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 44255 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 44256 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 44260 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 44262 soc.cpu.instr_lui
.sym 44266 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44269 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 44272 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44273 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44376 soc.cpu.cpu_state[0]
.sym 44379 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 44381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44382 soc.cpu.decoded_rd[4]
.sym 44383 soc.cpu.is_alu_reg_imm
.sym 44385 soc.cpu.cpuregs_waddr[3]
.sym 44393 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 44499 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44502 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 44506 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44507 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 44508 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44623 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 45090 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 45094 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 45095 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 45098 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 45110 iomem_wdata[2]
.sym 45217 iomem_wdata[5]
.sym 45221 iomem_addr[16]
.sym 45222 soc.memory.rdata_0[2]
.sym 45227 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 45259 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 45260 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 45265 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 45267 soc.cpu.reg_out[8]
.sym 45270 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 45297 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 45304 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 45346 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 45348 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 45362 clk$SB_IO_IN_$glb_clk
.sym 45364 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 45365 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 45366 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 45367 iomem_wdata[3]
.sym 45368 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 45369 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 45370 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 45371 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 45374 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 45375 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 45376 iomem_addr[2]
.sym 45378 iomem_wdata[5]
.sym 45380 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 45383 iomem_wdata[1]
.sym 45389 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 45390 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 45394 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 45397 soc.cpu.reg_out[2]
.sym 45398 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 45405 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 45406 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 45407 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 45408 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 45409 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 45410 soc.cpu.alu_out_q[8]
.sym 45411 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 45413 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45414 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 45415 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 45416 soc.cpu.mem_la_wdata[5]
.sym 45417 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 45418 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 45420 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45422 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45423 soc.cpu.mem_la_wdata[6]
.sym 45425 soc.cpu.latched_stalu
.sym 45428 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 45429 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 45431 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 45432 soc.cpu.reg_out[8]
.sym 45433 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 45434 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 45435 soc.cpu.latched_stalu
.sym 45438 soc.cpu.mem_la_wdata[5]
.sym 45439 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 45440 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 45441 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 45444 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 45445 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 45446 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 45447 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 45450 soc.cpu.latched_stalu
.sym 45451 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 45452 soc.cpu.reg_out[8]
.sym 45453 soc.cpu.alu_out_q[8]
.sym 45456 soc.cpu.alu_out_q[8]
.sym 45457 soc.cpu.reg_out[8]
.sym 45458 soc.cpu.latched_stalu
.sym 45459 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 45462 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 45463 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45464 soc.cpu.mem_la_wdata[6]
.sym 45465 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 45468 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45469 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 45470 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 45471 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 45474 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 45475 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 45476 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 45477 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 45480 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 45481 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 45482 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 45483 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45485 clk$SB_IO_IN_$glb_clk
.sym 45487 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 45488 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 45489 soc.cpu.alu_out_q[3]
.sym 45490 soc.cpu.alu_out_q[4]
.sym 45491 soc.cpu.alu_out_q[2]
.sym 45492 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 45493 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[2]
.sym 45494 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 45498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 45499 soc.memory.wen[1]
.sym 45500 $PACKER_VCC_NET
.sym 45501 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 45503 soc.cpu.mem_la_wdata[2]
.sym 45504 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 45505 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45506 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45507 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 45508 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45510 $PACKER_VCC_NET
.sym 45513 iomem_wdata[3]
.sym 45515 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 45516 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 45517 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 45519 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 45520 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 45521 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 45528 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 45531 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 45532 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 45534 soc.cpu.instr_sub
.sym 45537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 45539 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 45540 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 45542 soc.cpu.instr_sub
.sym 45543 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 45544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 45545 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45550 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 45552 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 45553 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 45554 $PACKER_VCC_NET
.sym 45556 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 45557 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 45559 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 45561 soc.cpu.instr_sub
.sym 45562 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 45563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 45564 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45567 soc.cpu.instr_sub
.sym 45568 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 45569 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45570 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 45573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 45574 soc.cpu.instr_sub
.sym 45575 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 45576 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45579 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 45585 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 45586 $PACKER_VCC_NET
.sym 45588 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 45591 soc.cpu.instr_sub
.sym 45592 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 45593 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45594 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 45597 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 45603 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45604 soc.cpu.instr_sub
.sym 45605 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 45606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 45610 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 45611 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 45612 soc.cpu.alu_out_SB_LUT4_O_22_I2[3]
.sym 45613 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45614 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 45615 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 45616 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 45617 soc.cpu.alu_out_q[9]
.sym 45618 soc.simpleuart_reg_div_do[20]
.sym 45620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 45624 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 45627 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 45628 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 45631 soc.cpu.reg_out[6]
.sym 45634 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 45635 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 45637 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 45638 soc.cpu.reg_out[3]
.sym 45639 soc.cpu.mem_la_wdata[5]
.sym 45641 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 45642 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 45643 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 45644 soc.cpu.latched_stalu
.sym 45645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 45652 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 45654 soc.cpu.instr_sub
.sym 45655 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45657 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 45660 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 45661 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 45663 soc.cpu.mem_la_wdata[5]
.sym 45665 soc.cpu.mem_la_wdata[6]
.sym 45668 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 45669 soc.cpu.mem_la_wdata[2]
.sym 45670 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 45671 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 45673 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 45676 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 45678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 45681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 45684 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 45685 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 45686 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 45687 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 45690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 45691 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45692 soc.cpu.instr_sub
.sym 45693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 45696 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 45698 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 45699 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 45703 soc.cpu.mem_la_wdata[2]
.sym 45710 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 45716 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 45721 soc.cpu.mem_la_wdata[5]
.sym 45728 soc.cpu.mem_la_wdata[6]
.sym 45731 clk$SB_IO_IN_$glb_clk
.sym 45733 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 45734 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 45735 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 45736 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 45737 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 45738 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 45739 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 45740 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 45742 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 45743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 45745 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 45746 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 45748 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 45751 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 45752 iomem_addr[16]
.sym 45753 soc.cpu.latched_stalu
.sym 45754 iomem_wdata[5]
.sym 45756 soc.cpu.reg_out[12]
.sym 45757 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 45758 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 45759 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 45761 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 45762 soc.cpu.mem_la_wdata[1]
.sym 45763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 45764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 45765 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 45766 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 45768 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 45774 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 45775 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 45778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 45779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 45781 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 45783 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 45786 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 45788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 45789 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 45790 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 45792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 45793 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 45794 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 45799 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45802 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 45806 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 45808 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 45809 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 45812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 45814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 45815 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 45816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 45818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 45820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 45821 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 45822 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 45824 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 45826 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 45827 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45828 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 45830 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 45832 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 45833 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 45834 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 45836 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 45838 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 45839 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 45840 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 45842 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 45844 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 45845 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45846 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 45848 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 45850 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 45851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 45852 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 45857 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 45858 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 45859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 45860 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 45861 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 45862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 45863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 45866 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 45868 soc.cpu.instr_lui
.sym 45869 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 45873 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 45874 soc.simpleuart.recv_divcnt[30]
.sym 45880 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 45881 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 45882 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 45883 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 45885 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 45886 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 45887 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 45888 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 45889 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 45890 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 45892 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 45899 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 45900 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 45901 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 45902 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 45903 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 45904 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 45906 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 45907 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 45909 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 45910 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 45911 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 45912 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45913 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 45914 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 45921 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 45928 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 45929 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 45931 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 45932 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 45933 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 45935 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 45937 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 45938 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 45939 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 45941 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 45943 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 45944 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 45945 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 45947 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 45949 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 45950 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 45951 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 45953 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 45955 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 45956 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 45957 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 45959 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 45961 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 45962 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 45963 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 45965 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 45967 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 45968 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 45969 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 45971 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 45973 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 45974 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 45975 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 45979 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 45980 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 45981 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 45982 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 45983 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 45984 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 45985 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 45986 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 45991 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 45993 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45995 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 45996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 45998 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 46000 soc.cpu.mem_la_wdata[2]
.sym 46003 soc.cpu.pcpi_rs2[20]
.sym 46004 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 46005 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 46006 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 46008 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 46009 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 46010 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 46011 soc.cpu.pcpi_rs2[23]
.sym 46012 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 46013 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 46014 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 46015 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 46020 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 46022 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 46024 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 46027 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 46028 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 46030 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 46031 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 46033 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 46034 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 46036 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 46039 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 46040 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 46043 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 46048 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 46049 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 46050 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 46052 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 46054 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 46055 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 46056 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 46058 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 46060 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 46061 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 46062 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 46064 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 46066 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 46067 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 46068 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 46070 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 46072 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 46073 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 46074 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 46076 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 46078 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 46079 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 46080 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 46082 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 46084 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 46085 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 46086 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 46088 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 46090 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 46091 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 46092 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 46094 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 46096 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 46097 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 46098 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 46102 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 46103 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 46104 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 46105 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 46106 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 46107 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 46108 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 46109 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 46112 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 46114 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 46115 soc.memory.rdata_1[9]
.sym 46116 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 46117 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46118 iomem_addr[16]
.sym 46119 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 46120 soc.cpu.pcpi_rs2[23]
.sym 46121 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46122 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 46123 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 46124 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 46125 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 46126 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 46128 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 46129 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46130 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 46132 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 46133 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 46134 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 46135 soc.cpu.mem_la_wdata[5]
.sym 46137 soc.cpu.alu_out_q[10]
.sym 46138 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 46143 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 46144 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 46145 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 46146 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 46149 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 46150 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 46151 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 46157 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 46158 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 46165 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 46167 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 46168 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 46169 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 46170 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 46171 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 46174 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 46175 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 46177 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 46178 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 46179 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 46181 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 46183 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 46184 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 46185 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 46187 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 46189 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 46190 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 46191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 46193 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 46195 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 46196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 46197 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 46199 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 46201 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 46202 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 46203 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 46205 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 46207 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 46208 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 46209 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 46211 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 46213 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 46214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 46215 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 46218 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 46219 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 46221 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 46225 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 46226 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 46227 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 46228 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 46229 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 46230 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 46231 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 46232 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 46235 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 46239 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 46241 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 46245 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 46246 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 46247 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 46248 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 46249 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 46250 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 46251 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 46252 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 46253 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 46254 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 46255 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46256 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 46257 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 46258 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46260 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 46266 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 46267 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 46272 soc.cpu.mem_la_wdata[6]
.sym 46274 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 46277 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46278 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46280 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 46281 soc.cpu.mem_la_wdata[2]
.sym 46283 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 46284 soc.cpu.mem_la_wdata[1]
.sym 46285 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 46290 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 46293 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46294 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 46295 soc.cpu.mem_la_wdata[5]
.sym 46297 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 46298 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[0]
.sym 46300 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 46301 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 46304 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[1]
.sym 46306 soc.cpu.mem_la_wdata[1]
.sym 46307 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 46310 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[2]
.sym 46312 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 46313 soc.cpu.mem_la_wdata[2]
.sym 46316 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[3]
.sym 46318 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 46319 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 46322 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[4]
.sym 46324 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 46325 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46328 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[5]
.sym 46330 soc.cpu.mem_la_wdata[5]
.sym 46331 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 46334 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[6]
.sym 46336 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 46337 soc.cpu.mem_la_wdata[6]
.sym 46340 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 46342 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46343 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 46348 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 46349 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 46350 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 46351 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 46352 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 46353 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 46354 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46355 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 46358 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 46360 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 46361 soc.cpu.trap_SB_LUT4_I2_O
.sym 46362 soc.cpu.trap_SB_LUT4_I2_O
.sym 46363 soc.cpu.decoded_imm[0]
.sym 46365 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 46366 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 46368 iomem_wdata[10]
.sym 46369 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 46370 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 46372 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 46373 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 46374 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 46375 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 46376 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 46377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 46378 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46379 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 46380 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 46381 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 46382 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 46383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 46384 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 46389 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 46392 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 46399 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 46400 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 46402 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 46405 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 46406 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 46408 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 46410 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 46411 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 46412 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 46414 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 46415 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 46416 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 46418 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 46419 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46421 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[8]
.sym 46423 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 46424 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 46427 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[9]
.sym 46429 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 46430 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 46433 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[10]
.sym 46435 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 46436 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 46439 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[11]
.sym 46441 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 46442 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 46445 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[12]
.sym 46447 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 46448 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 46451 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[13]
.sym 46453 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 46454 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 46457 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[14]
.sym 46459 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 46460 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 46463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 46465 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 46466 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 46471 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 46472 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 46473 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 46474 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 46475 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 46476 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 46477 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 46478 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 46482 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 46483 iomem_wdata[25]
.sym 46485 iomem_wdata[17]
.sym 46486 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 46487 soc.cpu.mem_la_wdata[2]
.sym 46490 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 46491 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 46492 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 46493 soc.cpu.decoded_imm[3]
.sym 46494 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 46495 soc.cpu.pcpi_rs2[20]
.sym 46496 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 46497 soc.cpu.pcpi_rs2[25]
.sym 46498 soc.cpu.reg_out[10]
.sym 46499 soc.cpu.decoded_imm[9]
.sym 46500 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 46501 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 46502 soc.cpu.pcpi_rs2[26]
.sym 46503 soc.cpu.pcpi_rs2[23]
.sym 46504 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 46506 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 46507 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 46517 soc.cpu.pcpi_rs2[21]
.sym 46520 soc.cpu.pcpi_rs2[20]
.sym 46521 soc.cpu.pcpi_rs2[23]
.sym 46524 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 46525 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 46527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 46530 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 46531 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 46532 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 46533 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 46535 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 46536 soc.cpu.pcpi_rs2[16]
.sym 46537 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 46539 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 46542 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 46543 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 46544 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[16]
.sym 46546 soc.cpu.pcpi_rs2[16]
.sym 46547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 46550 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[17]
.sym 46552 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 46553 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 46556 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[18]
.sym 46558 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 46559 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 46562 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[19]
.sym 46564 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 46565 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 46568 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[20]
.sym 46570 soc.cpu.pcpi_rs2[20]
.sym 46571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 46574 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[21]
.sym 46576 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 46577 soc.cpu.pcpi_rs2[21]
.sym 46580 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[22]
.sym 46582 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 46583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 46586 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 46588 soc.cpu.pcpi_rs2[23]
.sym 46589 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 46594 soc.cpu.reg_out[11]
.sym 46595 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 46596 soc.cpu.next_pc[11]
.sym 46597 soc.cpu.next_pc[13]
.sym 46598 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 46599 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 46600 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 46601 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 46605 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 46606 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 46607 soc.cpu.reg_out[12]
.sym 46608 soc.cpu.next_pc[8]
.sym 46611 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 46612 iomem_wdata[31]
.sym 46614 iomem_wdata[20]
.sym 46617 soc.cpu.pcpi_rs2[23]
.sym 46618 soc.cpu.alu_out_q[10]
.sym 46619 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 46620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 46621 soc.cpu.decoded_imm[21]
.sym 46622 soc.cpu.mem_la_wdata[5]
.sym 46623 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 46624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 46625 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 46626 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 46627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 46628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 46629 soc.cpu.decoded_imm[22]
.sym 46630 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 46637 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 46639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 46642 soc.cpu.pcpi_rs2[30]
.sym 46646 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 46647 soc.cpu.pcpi_rs2[26]
.sym 46648 soc.cpu.pcpi_rs2[24]
.sym 46649 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 46656 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 46657 soc.cpu.pcpi_rs2[25]
.sym 46658 soc.cpu.pcpi_rs2[28]
.sym 46659 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 46660 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 46662 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 46663 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 46665 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 46666 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 46667 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[24]
.sym 46669 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 46670 soc.cpu.pcpi_rs2[24]
.sym 46673 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[25]
.sym 46675 soc.cpu.pcpi_rs2[25]
.sym 46676 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 46679 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[26]
.sym 46681 soc.cpu.pcpi_rs2[26]
.sym 46682 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 46685 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[27]
.sym 46687 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 46688 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 46691 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[28]
.sym 46693 soc.cpu.pcpi_rs2[28]
.sym 46694 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 46697 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[29]
.sym 46699 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 46700 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 46703 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[30]
.sym 46705 soc.cpu.pcpi_rs2[30]
.sym 46706 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 46709 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 46711 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 46712 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 46717 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 46719 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 46720 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 46721 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 46722 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 46723 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 46724 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 46729 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 46730 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 46731 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 46732 soc.cpu.next_pc[13]
.sym 46733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 46734 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 46735 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 46736 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 46737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 46738 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 46739 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 46740 soc.cpu.next_pc[11]
.sym 46741 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 46742 soc.cpu.instr_bgeu
.sym 46743 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 46744 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 46745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 46746 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46747 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 46748 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 46749 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 46750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 46751 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 46752 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46753 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 46758 soc.cpu.is_sltiu_bltu_sltu
.sym 46760 soc.cpu.trap_SB_LUT4_I2_O
.sym 46761 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46766 soc.cpu.instr_bgeu
.sym 46768 soc.cpu.reg_out[10]
.sym 46769 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 46770 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 46773 soc.cpu.reg_out[5]
.sym 46775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 46776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 46778 soc.cpu.alu_out_q[10]
.sym 46779 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 46780 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46781 soc.cpu.latched_stalu
.sym 46783 soc.cpu.instr_sub
.sym 46784 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46786 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 46787 soc.cpu.instr_bne
.sym 46788 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 46791 soc.cpu.is_sltiu_bltu_sltu
.sym 46792 soc.cpu.instr_bgeu
.sym 46793 soc.cpu.instr_bne
.sym 46794 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 46798 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 46799 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46800 soc.cpu.reg_out[5]
.sym 46804 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 46811 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 46816 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 46821 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 46822 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 46823 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 46824 soc.cpu.instr_sub
.sym 46828 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46833 soc.cpu.latched_stalu
.sym 46834 soc.cpu.alu_out_q[10]
.sym 46835 soc.cpu.reg_out[10]
.sym 46836 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 46837 soc.cpu.trap_SB_LUT4_I2_O
.sym 46838 clk$SB_IO_IN_$glb_clk
.sym 46840 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 46841 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46842 soc.cpu.reg_out[21]
.sym 46843 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 46844 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 46845 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 46846 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 46847 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 46848 soc.cpu.next_pc[3]
.sym 46851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 46853 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 46854 soc.cpu.trap_SB_LUT4_I2_O
.sym 46855 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 46856 soc.cpu.next_pc[5]
.sym 46857 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 46858 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 46859 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 46861 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 46862 soc.cpu.cpuregs_raddr2[2]
.sym 46864 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46865 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 46866 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 46867 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 46868 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 46869 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 46870 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46871 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 46872 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 46873 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 46874 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 46875 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 46882 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46883 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 46885 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 46886 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 46888 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 46889 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 46890 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 46893 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 46894 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 46895 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 46897 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 46898 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 46901 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 46902 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 46903 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 46904 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 46905 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46906 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46911 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 46912 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 46914 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 46915 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46916 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 46917 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 46920 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46921 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 46922 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 46923 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46926 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 46928 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 46929 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 46932 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 46933 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 46934 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 46938 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 46939 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 46940 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 46941 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 46944 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 46945 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 46946 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 46947 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 46950 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 46951 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 46952 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 46953 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46956 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 46957 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 46958 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46959 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 46960 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46964 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 46965 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 46966 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 46967 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 46968 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 46969 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 46970 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 46976 soc.cpu.cpu_state[4]
.sym 46977 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 46979 soc.cpu.next_pc[21]
.sym 46980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 46981 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 46982 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 46986 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 46987 soc.cpu.pcpi_rs2[23]
.sym 46988 soc.cpu.pcpi_rs2[25]
.sym 46989 soc.cpu.pcpi_rs2[26]
.sym 46990 soc.cpu.decoded_imm[9]
.sym 46991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 46992 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 46993 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[9]
.sym 46994 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 46996 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 46997 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 46998 soc.cpu.pcpi_rs2[20]
.sym 47005 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47006 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47007 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47008 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47010 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47016 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47021 soc.cpu.compressed_instr
.sym 47024 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47030 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47033 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47036 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47038 soc.cpu.compressed_instr
.sym 47039 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47042 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47044 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47045 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47046 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47048 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47050 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47052 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47054 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47056 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47058 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47060 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47062 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47064 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47066 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47068 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47070 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47072 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47075 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47076 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47078 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47081 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47082 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47086 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 47087 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[9]
.sym 47088 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[10]
.sym 47089 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 47090 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 47091 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 47092 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 47093 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 47097 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47098 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47103 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 47105 soc.cpu.decoded_imm_j[5]
.sym 47106 soc.cpu.reg_out[0]
.sym 47107 soc.cpu.cpu_state[2]
.sym 47108 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 47109 soc.cpu.cpu_state[4]
.sym 47110 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 47111 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 47112 soc.cpu.decoded_imm_j[9]
.sym 47113 soc.cpu.decoded_imm[22]
.sym 47114 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 47115 soc.cpu.reg_out[21]
.sym 47116 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 47117 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47118 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 47120 soc.cpu.decoded_imm[21]
.sym 47121 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 47122 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47127 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47129 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 47132 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47135 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47138 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47140 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47142 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47158 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47159 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47161 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47163 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47165 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47167 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47169 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47171 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47174 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47175 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47177 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47179 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 47181 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47183 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47186 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47187 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47189 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47191 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47193 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47195 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47198 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47199 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47201 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47204 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47205 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47209 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 47210 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 47211 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 47212 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 47213 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 47214 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 47215 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 47216 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 47221 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47222 soc.cpu.reg_out[16]
.sym 47223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 47224 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 47225 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 47226 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 47227 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47229 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 47230 soc.cpu.reg_out[28]
.sym 47232 soc.cpu.instr_lui
.sym 47233 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47234 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 47235 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 47236 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 47237 soc.cpu.reg_out[18]
.sym 47238 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 47239 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47240 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47241 soc.cpu.instr_bgeu
.sym 47242 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 47243 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47244 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 47245 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47251 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47262 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47268 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47269 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47271 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47278 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47279 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 47281 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47282 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47285 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47286 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47288 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47291 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47292 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47294 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47296 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47298 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47300 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47303 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47304 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47306 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47309 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 47310 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47312 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47315 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47316 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47318 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47321 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47322 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47324 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47327 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47328 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47332 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 47333 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 47334 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 47335 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 47336 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 47337 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 47338 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 47339 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 47342 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 47344 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 47345 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 47346 soc.cpu.cpuregs.wen
.sym 47347 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 47348 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 47349 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47350 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47351 soc.cpu.decoded_imm_j[20]
.sym 47352 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 47353 soc.cpu.instr_lui
.sym 47354 soc.cpu.decoded_imm_j[20]
.sym 47355 soc.cpu.compressed_instr
.sym 47356 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47357 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 47358 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 47359 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 47360 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 47361 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 47362 soc.cpu.reg_out[31]
.sym 47363 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47365 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 47366 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 47367 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 47368 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47374 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47382 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47387 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47389 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47391 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 47393 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 47399 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47400 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47401 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47405 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47407 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47409 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47411 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47414 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47415 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47417 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47419 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47421 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47423 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47427 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47429 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47432 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47433 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47435 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47437 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47439 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47443 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47445 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47449 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 47452 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 47453 clk$SB_IO_IN_$glb_clk
.sym 47455 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47456 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 47457 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47458 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 47459 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 47460 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 47461 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 47462 soc.cpu.next_pc[19]
.sym 47467 soc.cpu.decoded_imm[3]
.sym 47468 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47469 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47470 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 47471 soc.cpu.decoded_imm[16]
.sym 47472 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 47473 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 47474 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 47475 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 47476 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47477 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47478 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 47479 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 47480 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 47481 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 47483 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 47484 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 47485 soc.cpu.pcpi_rs2[26]
.sym 47486 soc.cpu.decoded_imm[9]
.sym 47487 soc.cpu.pcpi_rs2[25]
.sym 47488 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 47489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47490 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 47497 soc.cpu.alu_out_q[17]
.sym 47498 soc.cpu.alu_out_q[18]
.sym 47500 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47502 soc.cpu.latched_stalu
.sym 47503 soc.cpu.latched_stalu
.sym 47504 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 47505 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 47506 soc.cpu.reg_out[17]
.sym 47507 soc.cpu.decoded_imm_j[10]
.sym 47508 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47509 soc.cpu.reg_out[18]
.sym 47510 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 47511 soc.cpu.instr_sub
.sym 47512 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47514 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 47516 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47517 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 47518 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 47519 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47520 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47523 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47524 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 47526 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 47527 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47529 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47530 soc.cpu.alu_out_q[17]
.sym 47531 soc.cpu.latched_stalu
.sym 47532 soc.cpu.reg_out[17]
.sym 47535 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47536 soc.cpu.reg_out[18]
.sym 47537 soc.cpu.latched_stalu
.sym 47538 soc.cpu.alu_out_q[18]
.sym 47541 soc.cpu.instr_sub
.sym 47542 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47543 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 47544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 47547 soc.cpu.reg_out[17]
.sym 47548 soc.cpu.latched_stalu
.sym 47549 soc.cpu.alu_out_q[17]
.sym 47550 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47553 soc.cpu.instr_sub
.sym 47554 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47555 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 47556 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 47559 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 47560 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 47562 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47565 soc.cpu.alu_out_q[18]
.sym 47566 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47567 soc.cpu.reg_out[18]
.sym 47568 soc.cpu.latched_stalu
.sym 47571 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 47572 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47573 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 47574 soc.cpu.decoded_imm_j[10]
.sym 47575 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47576 clk$SB_IO_IN_$glb_clk
.sym 47577 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 47578 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 47579 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47580 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47581 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[1]
.sym 47582 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 47583 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 47584 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 47585 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[0]
.sym 47591 soc.cpu.instr_waitirq
.sym 47592 soc.cpu.reg_out[17]
.sym 47593 soc.cpu.decoded_imm_j[5]
.sym 47594 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 47595 soc.cpu.next_pc[19]
.sym 47596 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 47597 soc.cpu.instr_lui
.sym 47598 soc.cpu.cpu_state[4]
.sym 47599 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 47600 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 47601 soc.cpu.reg_out[29]
.sym 47602 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 47603 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47604 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47605 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 47606 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47607 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 47608 soc.cpu.decoded_imm_j[9]
.sym 47609 soc.cpu.decoded_imm[22]
.sym 47610 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 47611 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 47612 soc.cpu.decoded_imm[21]
.sym 47613 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 47619 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47620 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 47622 soc.cpu.latched_stalu
.sym 47623 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[2]
.sym 47626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 47628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 47629 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 47630 soc.cpu.alu_out_q[22]
.sym 47631 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 47632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 47634 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 47636 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 47638 soc.cpu.instr_sub
.sym 47639 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 47640 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47644 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 47645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 47646 soc.cpu.instr_sub
.sym 47647 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 47648 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 47649 soc.cpu.reg_out[22]
.sym 47650 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47652 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[2]
.sym 47653 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 47658 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 47659 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 47664 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 47666 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 47670 soc.cpu.instr_sub
.sym 47671 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 47672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 47673 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47676 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47677 soc.cpu.latched_stalu
.sym 47678 soc.cpu.alu_out_q[22]
.sym 47679 soc.cpu.reg_out[22]
.sym 47682 soc.cpu.instr_sub
.sym 47683 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 47684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 47685 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47688 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47689 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 47690 soc.cpu.instr_sub
.sym 47691 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 47694 soc.cpu.instr_sub
.sym 47695 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 47696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 47697 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47699 clk$SB_IO_IN_$glb_clk
.sym 47701 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.sym 47702 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 47703 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47704 soc.cpu.decoded_imm[9]
.sym 47705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 47706 soc.cpu.decoded_imm[19]
.sym 47707 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 47708 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47713 soc.cpu.decoded_imm[18]
.sym 47716 soc.cpu.latched_stalu
.sym 47718 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 47720 soc.cpu.pcpi_rs2[24]
.sym 47721 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 47725 soc.cpu.instr_bgeu
.sym 47726 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 47727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47729 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47730 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 47731 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47733 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 47734 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 47735 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 47736 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 47742 soc.cpu.alu_out_q[26]
.sym 47743 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 47744 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 47746 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47747 soc.cpu.reg_out[26]
.sym 47748 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 47749 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47750 soc.cpu.pcpi_rs2[26]
.sym 47751 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 47752 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 47753 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 47754 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47756 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 47757 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47758 soc.cpu.latched_stalu
.sym 47760 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 47761 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 47762 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 47763 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47764 soc.cpu.pcpi_rs2[25]
.sym 47765 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 47766 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47767 soc.cpu.instr_sub
.sym 47768 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 47769 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 47770 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47771 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 47772 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47773 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 47775 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 47776 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 47777 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 47778 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 47781 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 47782 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 47783 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 47784 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 47787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 47788 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47789 soc.cpu.instr_sub
.sym 47790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 47793 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47794 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47796 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 47799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47800 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47801 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 47802 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47805 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47806 soc.cpu.alu_out_q[26]
.sym 47807 soc.cpu.reg_out[26]
.sym 47808 soc.cpu.latched_stalu
.sym 47811 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 47812 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 47813 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47814 soc.cpu.pcpi_rs2[26]
.sym 47817 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 47818 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 47819 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47820 soc.cpu.pcpi_rs2[25]
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47824 soc.cpu.next_pc[31]
.sym 47825 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 47826 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 47827 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 47828 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 47829 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 47830 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 47831 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47839 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 47840 soc.cpu.decoded_imm[0]
.sym 47842 soc.cpu.instr_lui
.sym 47843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 47845 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47848 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47849 soc.cpu.latched_stalu
.sym 47850 soc.cpu.reg_out[31]
.sym 47851 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 47854 soc.cpu.decoded_imm[19]
.sym 47855 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 47856 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47857 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 47858 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 47865 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47866 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47867 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47868 soc.cpu.reg_out[31]
.sym 47870 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 47871 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 47872 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 47873 soc.cpu.alu_out_q[26]
.sym 47874 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 47875 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 47876 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 47878 soc.cpu.reg_out[26]
.sym 47879 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 47880 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 47881 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47882 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47883 soc.cpu.alu_out_q[31]
.sym 47885 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 47886 soc.cpu.latched_stalu
.sym 47887 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 47889 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 47890 soc.cpu.pcpi_rs2[30]
.sym 47891 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 47892 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 47895 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 47898 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 47899 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 47900 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 47901 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 47904 soc.cpu.latched_stalu
.sym 47905 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47906 soc.cpu.alu_out_q[26]
.sym 47907 soc.cpu.reg_out[26]
.sym 47910 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 47911 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 47912 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 47913 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 47916 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 47917 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 47918 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 47919 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47922 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 47923 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 47924 soc.cpu.pcpi_rs2[30]
.sym 47925 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 47928 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 47929 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 47930 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47934 soc.cpu.alu_out_q[31]
.sym 47935 soc.cpu.latched_stalu
.sym 47936 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 47937 soc.cpu.reg_out[31]
.sym 47940 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47947 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 47948 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 47949 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47950 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 47951 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 47952 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47953 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47954 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 47959 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 47960 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 47961 soc.cpu.decoded_imm[17]
.sym 47964 soc.cpu.reg_out[31]
.sym 47965 soc.cpu.pcpi_rs2[28]
.sym 47966 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 47969 soc.cpu.mem_do_rinst
.sym 47970 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 47971 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47973 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 47975 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 47976 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 47977 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 47978 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47979 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 47980 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47981 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 47982 soc.cpu.instr_auipc
.sym 47989 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47991 soc.cpu.alu_out_q[27]
.sym 47992 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 47994 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47995 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 47996 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 47998 soc.cpu.alu_out_q[31]
.sym 47999 soc.cpu.reg_out[27]
.sym 48001 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 48002 soc.cpu.reg_out[27]
.sym 48003 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48006 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 48007 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 48008 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48009 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48010 soc.cpu.reg_out[31]
.sym 48015 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 48016 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 48017 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48018 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48019 soc.cpu.latched_stalu
.sym 48021 soc.cpu.latched_stalu
.sym 48022 soc.cpu.alu_out_q[31]
.sym 48023 soc.cpu.reg_out[31]
.sym 48024 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48028 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48029 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48030 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48033 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48034 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 48035 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 48039 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 48040 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 48045 soc.cpu.latched_stalu
.sym 48046 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48047 soc.cpu.reg_out[27]
.sym 48048 soc.cpu.alu_out_q[27]
.sym 48051 soc.cpu.alu_out_q[27]
.sym 48052 soc.cpu.latched_stalu
.sym 48053 soc.cpu.reg_out[27]
.sym 48054 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 48057 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48059 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48060 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 48064 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48065 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 48066 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48071 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 48074 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 48075 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 48076 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 48077 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 48082 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48084 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 48085 soc.cpu.reg_out[27]
.sym 48086 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 48087 soc.cpu.decoded_imm_j[20]
.sym 48088 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 48089 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48090 soc.cpu.reg_out[27]
.sym 48092 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 48094 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48098 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 48103 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 48114 soc.cpu.instr_lui
.sym 48116 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 48129 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48131 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 48132 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 48138 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48140 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48142 soc.cpu.instr_auipc
.sym 48144 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 48145 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 48146 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48168 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48169 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 48170 soc.cpu.instr_auipc
.sym 48171 soc.cpu.instr_lui
.sym 48190 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 48205 soc.cpu.cpuregs_waddr[4]
.sym 48206 soc.cpu.instr_jalr
.sym 48207 soc.cpu.cpuregs_waddr[2]
.sym 48208 UART_RX_SB_LUT4_I2_O[3]
.sym 48209 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 48210 soc.cpu.instr_lui
.sym 48211 soc.cpu.cpuregs_waddr[3]
.sym 48212 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48213 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 48214 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 48218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 48227 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 48331 soc.cpu.is_alu_reg_imm
.sym 48332 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48882 clk$SB_IO_IN
.sym 48902 clk$SB_IO_IN
.sym 48942 clk$SB_IO_IN
.sym 48943 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 49034 UART_RX$SB_IO_IN
.sym 49036 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 49037 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 49040 soc.simpleuart.recv_divcnt[1]
.sym 49042 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 49043 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 49046 flash_clk_SB_LUT4_I1_I2[3]
.sym 49047 soc.cpu.reg_out[11]
.sym 49052 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 49053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 49054 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 49076 iomem_wdata[15]
.sym 49081 UART_RX$SB_IO_IN
.sym 49086 iomem_wdata[11]
.sym 49088 soc.cpu.trap_SB_LUT4_I2_O
.sym 49197 soc.simpleuart.recv_divcnt[2]
.sym 49198 soc.simpleuart.recv_divcnt[3]
.sym 49199 soc.simpleuart.recv_divcnt[4]
.sym 49200 soc.simpleuart.recv_divcnt[5]
.sym 49201 soc.simpleuart.recv_divcnt[6]
.sym 49202 soc.simpleuart.recv_divcnt[7]
.sym 49205 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 49208 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 49209 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 49210 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49211 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 49212 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 49213 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 49215 iomem_addr[4]
.sym 49217 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49226 iomem_wdata[11]
.sym 49229 iomem_wdata[4]
.sym 49230 soc.cpu.alu_out_q[4]
.sym 49237 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 49238 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 49241 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 49242 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49243 soc.cpu.mem_la_wdata[2]
.sym 49246 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 49248 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 49249 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 49250 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 49251 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 49254 soc.cpu.trap_SB_LUT4_I2_O
.sym 49255 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49256 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49257 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49258 soc.simpleuart.recv_divcnt[14]
.sym 49259 soc.simpleuart.recv_divcnt[15]
.sym 49265 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49269 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 49270 soc.cpu.mem_la_wdata[2]
.sym 49271 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49272 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 49275 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 49276 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49277 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 49278 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 49281 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49282 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 49283 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 49284 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49288 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49295 soc.simpleuart.recv_divcnt[14]
.sym 49299 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 49300 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49301 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49302 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 49305 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 49306 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 49307 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 49308 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49311 soc.simpleuart.recv_divcnt[15]
.sym 49315 soc.cpu.trap_SB_LUT4_I2_O
.sym 49316 clk$SB_IO_IN_$glb_clk
.sym 49318 soc.simpleuart.recv_divcnt[8]
.sym 49319 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 49320 soc.simpleuart.recv_divcnt[10]
.sym 49321 soc.simpleuart.recv_divcnt[11]
.sym 49322 soc.simpleuart.recv_divcnt[12]
.sym 49323 soc.simpleuart.recv_divcnt[13]
.sym 49324 soc.simpleuart.recv_divcnt[14]
.sym 49325 soc.simpleuart.recv_divcnt[15]
.sym 49330 soc.memory.rdata_1[2]
.sym 49332 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 49333 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 49334 iomem_wdata[5]
.sym 49335 iomem_addr[4]
.sym 49337 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 49338 iomem_wdata[3]
.sym 49340 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 49346 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49347 iomem_wdata[23]
.sym 49349 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 49350 iomem_wdata[14]
.sym 49352 iomem_addr[3]
.sym 49360 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 49363 soc.cpu.alu_out_q[2]
.sym 49364 soc.cpu.reg_out[2]
.sym 49365 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 49366 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 49367 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 49368 soc.cpu.latched_stalu
.sym 49369 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 49372 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49373 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 49374 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 49375 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 49376 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 49378 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 49380 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 49383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 49384 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 49385 soc.cpu.instr_sub
.sym 49387 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 49388 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 49390 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 49392 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49393 soc.cpu.instr_sub
.sym 49394 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 49395 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 49398 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 49399 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 49400 soc.cpu.instr_sub
.sym 49401 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49405 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 49407 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 49411 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 49412 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 49416 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 49417 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 49418 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 49419 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 49422 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 49423 soc.cpu.latched_stalu
.sym 49424 soc.cpu.reg_out[2]
.sym 49425 soc.cpu.alu_out_q[2]
.sym 49428 soc.cpu.latched_stalu
.sym 49429 soc.cpu.reg_out[2]
.sym 49430 soc.cpu.alu_out_q[2]
.sym 49431 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 49434 soc.cpu.instr_sub
.sym 49435 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49436 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 49437 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 49439 clk$SB_IO_IN_$glb_clk
.sym 49441 soc.simpleuart.recv_divcnt[16]
.sym 49442 soc.simpleuart.recv_divcnt[17]
.sym 49443 soc.simpleuart.recv_divcnt[18]
.sym 49444 soc.simpleuart.recv_divcnt[19]
.sym 49445 soc.simpleuart.recv_divcnt[20]
.sym 49446 soc.simpleuart.recv_divcnt[21]
.sym 49447 soc.simpleuart.recv_divcnt[22]
.sym 49448 soc.simpleuart.recv_divcnt[23]
.sym 49451 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 49452 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 49456 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 49457 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 49458 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 49459 soc.memory.rdata_1[13]
.sym 49460 soc.memory.rdata_0[13]
.sym 49461 soc.cpu.reg_out[8]
.sym 49465 soc.cpu.trap_SB_LUT4_I2_O
.sym 49466 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 49467 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 49469 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 49470 iomem_wdata[2]
.sym 49471 soc.cpu.instr_sub
.sym 49472 iomem_wdata[9]
.sym 49473 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 49475 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 49476 soc.cpu.trap_SB_LUT4_I2_O
.sym 49482 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 49484 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 49485 soc.cpu.latched_stalu
.sym 49489 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 49490 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 49491 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 49492 soc.cpu.alu_out_q[3]
.sym 49495 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 49496 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[2]
.sym 49497 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 49498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 49500 soc.cpu.alu_out_SB_LUT4_O_22_I2[3]
.sym 49501 soc.cpu.latched_stalu
.sym 49503 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 49504 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 49505 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 49506 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 49507 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49508 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 49509 soc.simpleuart.recv_divcnt[27]
.sym 49511 soc.cpu.reg_out[3]
.sym 49513 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 49515 soc.simpleuart.recv_divcnt[27]
.sym 49521 soc.cpu.alu_out_q[3]
.sym 49522 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 49523 soc.cpu.latched_stalu
.sym 49524 soc.cpu.reg_out[3]
.sym 49527 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49528 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 49529 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 49530 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 49533 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 49535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[2]
.sym 49536 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 49539 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 49540 soc.cpu.latched_stalu
.sym 49541 soc.cpu.reg_out[3]
.sym 49542 soc.cpu.alu_out_q[3]
.sym 49545 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 49546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 49548 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 49551 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 49552 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 49553 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 49554 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 49557 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 49558 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 49559 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 49560 soc.cpu.alu_out_SB_LUT4_O_22_I2[3]
.sym 49562 clk$SB_IO_IN_$glb_clk
.sym 49564 soc.simpleuart.recv_divcnt[24]
.sym 49565 soc.simpleuart.recv_divcnt[25]
.sym 49566 soc.simpleuart.recv_divcnt[26]
.sym 49567 soc.simpleuart.recv_divcnt[27]
.sym 49568 soc.simpleuart.recv_divcnt[28]
.sym 49569 soc.simpleuart.recv_divcnt[29]
.sym 49570 soc.simpleuart.recv_divcnt[30]
.sym 49571 soc.simpleuart.recv_divcnt[31]
.sym 49576 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 49577 flash_clk_SB_LUT4_I1_I2[3]
.sym 49578 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 49584 iomem_addr[16]
.sym 49585 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 49586 soc.cpu.reg_out[2]
.sym 49587 soc.simpleuart.recv_divcnt[18]
.sym 49588 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49589 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 49590 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 49591 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 49592 soc.cpu.decoded_imm[0]
.sym 49593 soc.memory.rdata_0[9]
.sym 49595 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 49596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 49597 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 49606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 49608 soc.cpu.reg_out[9]
.sym 49611 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49612 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 49613 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 49614 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 49619 soc.cpu.latched_stalu
.sym 49620 soc.cpu.alu_out_q[9]
.sym 49621 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 49622 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 49623 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 49624 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 49625 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 49629 soc.cpu.alu_out_q[11]
.sym 49630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 49631 soc.cpu.instr_sub
.sym 49632 soc.cpu.latched_stalu
.sym 49634 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 49636 soc.cpu.reg_out[11]
.sym 49638 soc.cpu.alu_out_q[9]
.sym 49639 soc.cpu.reg_out[9]
.sym 49640 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 49641 soc.cpu.latched_stalu
.sym 49644 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 49645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 49646 soc.cpu.instr_sub
.sym 49647 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 49651 soc.cpu.instr_sub
.sym 49652 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 49656 soc.cpu.alu_out_q[11]
.sym 49657 soc.cpu.reg_out[11]
.sym 49658 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 49659 soc.cpu.latched_stalu
.sym 49662 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 49663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 49664 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 49668 soc.cpu.reg_out[9]
.sym 49669 soc.cpu.alu_out_q[9]
.sym 49670 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 49671 soc.cpu.latched_stalu
.sym 49674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 49675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 49676 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 49680 soc.cpu.latched_stalu
.sym 49681 soc.cpu.reg_out[11]
.sym 49682 soc.cpu.alu_out_q[11]
.sym 49683 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 49689 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 49691 soc.simpleuart.send_bitcnt[3]
.sym 49692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 49693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 49694 soc.simpleuart.send_bitcnt[2]
.sym 49698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 49700 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 49701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 49704 soc.cpu.reg_out[9]
.sym 49706 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 49708 soc.simpleuart.recv_divcnt[25]
.sym 49711 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 49712 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 49713 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 49714 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 49715 soc.cpu.mem_la_wdata[6]
.sym 49716 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 49718 soc.cpu.latched_stalu
.sym 49719 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 49720 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 49721 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 49722 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 49728 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 49729 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 49732 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 49733 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49736 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 49737 soc.cpu.mem_la_wdata[1]
.sym 49738 soc.cpu.mem_la_wdata[2]
.sym 49741 soc.cpu.mem_la_wdata[6]
.sym 49743 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 49745 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49748 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49751 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 49752 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 49754 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 49755 soc.cpu.mem_la_wdata[5]
.sym 49757 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 49760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 49762 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 49763 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 49766 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49768 soc.cpu.mem_la_wdata[1]
.sym 49769 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 49770 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 49772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 49774 soc.cpu.mem_la_wdata[2]
.sym 49775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 49776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 49780 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 49781 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49782 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 49784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 49786 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 49787 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 49790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 49792 soc.cpu.mem_la_wdata[5]
.sym 49793 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 49794 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 49796 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 49798 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49799 soc.cpu.mem_la_wdata[6]
.sym 49800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 49802 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 49804 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 49805 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 49806 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 49810 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 49811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 49812 soc.simpleuart.send_bitcnt[0]
.sym 49813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 49814 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 49815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 49816 UART_TX_SB_DFFESS_Q_S[1]
.sym 49817 soc.simpleuart.send_bitcnt[1]
.sym 49825 soc.memory.wen[0]
.sym 49829 soc.cpu.reg_out[3]
.sym 49830 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 49835 soc.cpu.alu_out_q[15]
.sym 49837 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 49838 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 49839 iomem_wdata[23]
.sym 49840 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 49841 iomem_wdata[14]
.sym 49842 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 49843 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 49844 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 49845 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 49846 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 49851 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 49853 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 49854 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 49856 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 49857 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 49861 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 49862 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 49865 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 49866 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 49871 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 49872 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 49874 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 49875 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 49879 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 49880 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 49882 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 49883 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 49885 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 49886 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 49887 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 49889 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 49891 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 49892 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 49893 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 49895 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 49897 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 49898 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 49899 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 49901 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 49903 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 49904 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 49905 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 49907 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 49909 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 49910 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 49911 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 49913 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 49915 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 49916 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 49917 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 49919 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 49921 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 49922 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 49923 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 49925 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 49927 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 49928 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 49929 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 49933 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 49934 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 49935 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 49936 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 49937 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 49938 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 49939 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 49940 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 49943 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 49944 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 49946 UART_TX_SB_DFFESS_Q_S[1]
.sym 49950 UART_TX_SB_DFFESS_Q_S[2]
.sym 49951 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 49952 soc.cpu.reg_out[13]
.sym 49953 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 49954 iomem_wdata[12]
.sym 49956 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 49957 soc.cpu.pcpi_rs2[30]
.sym 49958 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 49960 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 49961 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 49963 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 49964 iomem_wdata[9]
.sym 49965 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 49966 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 49967 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 49968 soc.cpu.trap_SB_LUT4_I2_O
.sym 49969 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 49976 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 49978 soc.cpu.pcpi_rs2[23]
.sym 49982 soc.cpu.pcpi_rs2[16]
.sym 49986 soc.cpu.pcpi_rs2[20]
.sym 49988 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 49989 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 49990 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 49993 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 49996 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 49997 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 49998 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 50000 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 50001 soc.cpu.pcpi_rs2[21]
.sym 50003 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 50004 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 50005 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 50006 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 50008 soc.cpu.pcpi_rs2[16]
.sym 50009 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 50010 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 50012 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 50014 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 50015 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 50016 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 50018 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 50020 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 50021 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 50022 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 50024 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 50026 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50027 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 50028 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 50030 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 50032 soc.cpu.pcpi_rs2[20]
.sym 50033 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 50034 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 50036 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 50038 soc.cpu.pcpi_rs2[21]
.sym 50039 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 50040 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 50042 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 50044 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 50045 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 50046 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 50048 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 50050 soc.cpu.pcpi_rs2[23]
.sym 50051 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 50052 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 50056 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 50057 iomem_wdata[26]
.sym 50058 iomem_wdata[23]
.sym 50059 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 50060 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 50061 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 50062 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 50063 iomem_wdata[10]
.sym 50066 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 50068 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 50069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 50070 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 50071 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 50072 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 50073 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 50074 UART_RX_SB_LUT4_I2_O[3]
.sym 50075 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50076 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 50079 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 50080 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 50081 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 50082 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50083 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 50084 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 50085 soc.cpu.mem_la_wdata[1]
.sym 50086 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 50087 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 50088 soc.cpu.decoded_imm[0]
.sym 50089 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 50091 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 50092 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 50099 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 50103 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 50105 soc.cpu.pcpi_rs2[25]
.sym 50106 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 50108 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 50111 soc.cpu.pcpi_rs2[26]
.sym 50113 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 50114 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 50117 soc.cpu.pcpi_rs2[30]
.sym 50118 soc.cpu.pcpi_rs2[24]
.sym 50121 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 50123 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 50124 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 50125 soc.cpu.pcpi_rs2[28]
.sym 50126 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 50127 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 50129 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 50131 soc.cpu.pcpi_rs2[24]
.sym 50132 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 50133 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 50135 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 50137 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 50138 soc.cpu.pcpi_rs2[25]
.sym 50139 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 50141 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 50143 soc.cpu.pcpi_rs2[26]
.sym 50144 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 50145 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 50147 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 50149 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 50150 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 50151 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 50153 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 50155 soc.cpu.pcpi_rs2[28]
.sym 50156 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 50157 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 50159 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 50161 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 50162 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 50163 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 50165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 50167 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 50168 soc.cpu.pcpi_rs2[30]
.sym 50169 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 50172 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 50173 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 50175 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 50179 iomem_wdata[11]
.sym 50180 iomem_wdata[17]
.sym 50181 iomem_wdata[18]
.sym 50182 iomem_wdata[9]
.sym 50183 iomem_wdata[25]
.sym 50184 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 50185 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 50186 iomem_wdata[27]
.sym 50191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 50193 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 50194 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 50195 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50196 iomem_wdata[10]
.sym 50198 soc.cpu.pcpi_rs2[23]
.sym 50199 soc.cpu.pcpi_rs2[26]
.sym 50200 iomem_wdata[26]
.sym 50201 soc.cpu.pcpi_rs2[25]
.sym 50202 iomem_wdata[23]
.sym 50203 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 50204 soc.cpu.pcpi_rs2[24]
.sym 50205 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50206 soc.cpu.mem_la_wdata[6]
.sym 50207 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50208 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 50209 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 50210 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 50211 soc.cpu.pcpi_rs2[28]
.sym 50214 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 50225 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 50229 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 50230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 50231 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 50232 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 50234 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 50239 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 50249 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 50253 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 50261 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 50268 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 50274 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 50277 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 50283 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 50290 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 50295 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 50302 iomem_wdata[15]
.sym 50303 soc.cpu.next_pc[8]
.sym 50304 iomem_wdata[22]
.sym 50305 iomem_wdata[0]
.sym 50306 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 50307 soc.cpu.next_pc[12]
.sym 50308 iomem_wdata[31]
.sym 50309 iomem_wdata[20]
.sym 50316 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 50318 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50319 iomem_wdata[27]
.sym 50321 iomem_wdata[11]
.sym 50322 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 50324 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 50325 iomem_wdata[18]
.sym 50326 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 50327 soc.cpu.alu_out_q[15]
.sym 50328 iomem_wdata[14]
.sym 50329 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 50330 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 50331 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 50333 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50334 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 50335 soc.cpu.next_pc[11]
.sym 50336 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 50337 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 50343 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 50345 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 50348 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 50349 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 50350 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 50351 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 50352 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 50353 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 50356 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 50357 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50359 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 50361 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 50364 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 50371 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 50374 soc.cpu.instr_sub
.sym 50376 soc.cpu.instr_sub
.sym 50377 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 50378 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 50379 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50382 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 50384 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 50385 soc.cpu.instr_sub
.sym 50389 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 50394 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50395 soc.cpu.instr_sub
.sym 50396 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 50397 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 50400 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 50401 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 50402 soc.cpu.instr_sub
.sym 50403 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50407 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 50412 soc.cpu.instr_sub
.sym 50413 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 50414 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 50415 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50419 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 50425 iomem_wdata[19]
.sym 50426 iomem_wdata[4]
.sym 50427 iomem_wdata[30]
.sym 50428 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 50429 iomem_wdata[29]
.sym 50430 iomem_wdata[13]
.sym 50431 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 50432 iomem_wdata[14]
.sym 50437 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 50438 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 50439 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 50440 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 50441 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 50442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[3]
.sym 50444 soc.cpu.pcpi_rs2[16]
.sym 50445 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 50446 soc.cpu.reg_out[8]
.sym 50447 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 50448 iomem_wdata[22]
.sym 50449 soc.cpu.pcpi_rs2[30]
.sym 50450 soc.cpu.mem_la_wdata[5]
.sym 50451 soc.cpu.decoded_imm[15]
.sym 50452 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 50453 soc.cpu.decoded_imm[2]
.sym 50454 soc.cpu.decoded_imm[3]
.sym 50455 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 50456 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 50457 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 50458 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 50459 soc.cpu.cpu_state[3]
.sym 50460 soc.cpu.instr_sub
.sym 50469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 50470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 50474 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 50480 soc.cpu.reg_out[13]
.sym 50481 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 50483 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 50486 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 50487 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50489 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 50490 soc.cpu.reg_out[11]
.sym 50492 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 50495 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 50499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 50500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 50501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 50507 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 50511 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50512 soc.cpu.reg_out[11]
.sym 50513 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 50517 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 50518 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50519 soc.cpu.reg_out[13]
.sym 50523 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 50531 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50538 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 50543 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 50546 clk$SB_IO_IN_$glb_clk
.sym 50547 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50548 soc.cpu.reg_out[7]
.sym 50549 soc.cpu.next_pc[10]
.sym 50551 soc.cpu.next_pc[7]
.sym 50553 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 50554 soc.cpu.next_pc[3]
.sym 50555 soc.cpu.next_pc[15]
.sym 50557 flash_clk_SB_LUT4_I1_I2[3]
.sym 50558 soc.cpu.decoded_imm[9]
.sym 50559 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 50560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 50561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[3]
.sym 50562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]
.sym 50563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 50564 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 50565 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 50566 soc.cpu.next_pc[14]
.sym 50567 iomem_wdata[19]
.sym 50568 soc.cpu.trap_SB_LUT4_I2_O
.sym 50569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 50571 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 50572 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 50573 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50574 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 50575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 50576 soc.cpu.decoded_imm[13]
.sym 50577 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 50578 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 50579 soc.cpu.decoded_imm[0]
.sym 50580 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 50581 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 50582 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 50583 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 50589 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 50592 soc.cpu.reg_out[10]
.sym 50596 soc.cpu.reg_out[15]
.sym 50597 soc.cpu.alu_out_q[15]
.sym 50600 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 50601 soc.cpu.alu_out_q[10]
.sym 50602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 50603 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 50605 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 50607 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50608 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50610 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 50611 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 50612 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50615 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 50616 soc.cpu.latched_stalu
.sym 50620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 50622 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 50623 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 50625 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 50634 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 50635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 50637 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 50640 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50641 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 50643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 50647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50648 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 50649 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50652 soc.cpu.reg_out[15]
.sym 50653 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50654 soc.cpu.alu_out_q[15]
.sym 50655 soc.cpu.latched_stalu
.sym 50658 soc.cpu.latched_stalu
.sym 50659 soc.cpu.alu_out_q[15]
.sym 50660 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 50661 soc.cpu.reg_out[15]
.sym 50664 soc.cpu.alu_out_q[10]
.sym 50665 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50666 soc.cpu.reg_out[10]
.sym 50667 soc.cpu.latched_stalu
.sym 50668 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 50669 clk$SB_IO_IN_$glb_clk
.sym 50670 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 50672 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 50673 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 50674 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 50675 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.sym 50676 soc.cpu.next_pc[21]
.sym 50678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 50679 iomem_addr[8]
.sym 50681 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 50683 soc.cpu.reg_out[15]
.sym 50687 soc.cpu.cpuregs_raddr2[1]
.sym 50688 soc.cpu.reg_out[10]
.sym 50689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 50690 iomem_wdata[7]
.sym 50692 soc.cpu.reg_out[15]
.sym 50693 soc.cpu.reg_out[10]
.sym 50694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 50695 soc.cpu.pcpi_rs2[28]
.sym 50696 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 50697 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 50698 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50699 soc.cpu.reg_out[22]
.sym 50701 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 50702 soc.cpu.latched_stalu
.sym 50703 soc.cpu.pcpi_rs2[24]
.sym 50704 soc.cpu.decoded_imm[18]
.sym 50705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50706 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 50717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 50718 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 50719 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 50720 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 50721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 50722 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 50723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 50724 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 50726 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 50727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 50728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 50729 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 50730 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 50731 soc.cpu.cpu_state[3]
.sym 50732 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 50734 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 50735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 50736 soc.cpu.irq_pending[21]
.sym 50738 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[9]
.sym 50739 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 50742 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 50743 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 50745 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 50746 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 50747 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 50751 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[9]
.sym 50752 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 50753 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 50754 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 50757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 50758 soc.cpu.irq_pending[21]
.sym 50759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 50760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 50763 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 50764 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 50765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 50766 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 50769 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 50770 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 50771 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 50772 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 50775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 50776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 50777 soc.cpu.cpu_state[3]
.sym 50778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 50781 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 50782 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 50783 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 50784 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 50787 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 50788 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 50789 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 50790 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 50792 clk$SB_IO_IN_$glb_clk
.sym 50793 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50794 soc.cpu.reg_out[22]
.sym 50795 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[0]
.sym 50796 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 50797 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 50798 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 50799 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 50800 soc.cpu.next_pc[23]
.sym 50801 soc.cpu.reg_out[0]
.sym 50804 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 50805 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 50806 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 50807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 50808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 50809 soc.cpu.mem_la_wdata[5]
.sym 50811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 50812 soc.cpu.reg_out[21]
.sym 50815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 50817 soc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
.sym 50818 soc.cpu.compressed_instr
.sym 50819 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 50820 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[1]
.sym 50822 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 50823 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 50824 soc.cpu.cpuregs_raddr2[4]
.sym 50825 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50827 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 50828 soc.cpu.decoded_imm[19]
.sym 50835 soc.cpu.decoded_imm_j[5]
.sym 50837 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 50838 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50839 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 50840 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 50842 soc.cpu.decoded_imm_j[7]
.sym 50843 soc.cpu.decoded_imm_j[6]
.sym 50844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 50845 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 50846 soc.cpu.decoded_imm_j[4]
.sym 50847 soc.cpu.decoded_imm_j[8]
.sym 50848 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 50852 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 50859 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 50860 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 50867 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 50869 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50870 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 50873 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 50875 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 50876 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 50877 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 50879 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 50881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 50882 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 50883 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 50885 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 50887 soc.cpu.decoded_imm_j[4]
.sym 50888 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50889 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 50891 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 50893 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 50894 soc.cpu.decoded_imm_j[5]
.sym 50895 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 50897 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 50899 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 50900 soc.cpu.decoded_imm_j[6]
.sym 50901 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 50903 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 50905 soc.cpu.decoded_imm_j[7]
.sym 50906 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 50907 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 50909 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 50911 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 50912 soc.cpu.decoded_imm_j[8]
.sym 50913 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 50917 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1[0]
.sym 50918 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 50919 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 50920 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 50921 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 50922 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 50923 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50924 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 50925 soc.cpu.irq_pending[23]
.sym 50927 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 50929 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 50930 soc.cpu.next_pc[23]
.sym 50931 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 50932 soc.cpu.decoded_imm_j[4]
.sym 50933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 50934 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 50935 soc.cpu.decoded_imm_j[8]
.sym 50936 soc.cpu.reg_out[18]
.sym 50937 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 50938 soc.cpu.decoded_imm_j[7]
.sym 50939 soc.cpu.decoded_imm_j[6]
.sym 50940 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 50941 soc.cpu.next_pc[19]
.sym 50942 soc.cpu.decoded_imm[15]
.sym 50943 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 50944 soc.cpu.decoded_imm[2]
.sym 50945 soc.cpu.pcpi_rs2[30]
.sym 50947 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 50948 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 50949 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 50950 soc.cpu.decoded_imm[3]
.sym 50952 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 50953 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 50958 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 50959 soc.cpu.decoded_imm_j[10]
.sym 50960 soc.cpu.decoded_imm_j[11]
.sym 50963 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 50964 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 50966 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 50967 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 50969 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 50971 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 50975 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 50977 soc.cpu.decoded_imm_j[9]
.sym 50979 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 50980 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 50981 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 50982 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 50983 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 50990 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 50992 soc.cpu.decoded_imm_j[9]
.sym 50993 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 50994 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 50996 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 50998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 50999 soc.cpu.decoded_imm_j[10]
.sym 51000 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51002 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51004 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51005 soc.cpu.decoded_imm_j[11]
.sym 51006 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51008 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51010 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 51011 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51012 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51014 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51016 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 51017 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 51018 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51020 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51022 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51023 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 51024 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51026 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51028 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 51029 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 51030 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51032 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51034 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 51035 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51036 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51040 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 51041 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51042 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51043 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 51044 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 51045 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51046 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 51047 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 51051 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 51052 soc.cpu.next_pc[17]
.sym 51053 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 51054 soc.cpu.decoded_imm_j[11]
.sym 51055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 51056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 51057 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51058 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 51059 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 51061 soc.cpu.reg_out[31]
.sym 51063 soc.cpu.decoded_imm_j[10]
.sym 51064 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51065 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51066 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51067 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 51068 soc.cpu.decoded_imm[13]
.sym 51069 soc.cpu.decoded_imm[4]
.sym 51070 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 51071 soc.cpu.next_pc[26]
.sym 51072 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51074 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 51075 soc.cpu.decoded_imm[0]
.sym 51076 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51081 soc.cpu.decoded_imm_j[20]
.sym 51082 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51084 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51086 soc.cpu.decoded_imm_j[20]
.sym 51087 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 51089 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 51098 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51100 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51101 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51103 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51106 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 51109 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51112 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51113 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51115 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51116 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51117 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51119 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51121 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 51122 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51123 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51125 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51127 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51128 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51129 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51131 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51133 soc.cpu.decoded_imm_j[20]
.sym 51134 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51135 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51137 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51139 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 51140 soc.cpu.decoded_imm_j[20]
.sym 51141 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51143 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51145 soc.cpu.decoded_imm_j[20]
.sym 51146 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51147 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51149 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51151 soc.cpu.decoded_imm_j[20]
.sym 51152 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51153 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51155 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51157 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 51158 soc.cpu.decoded_imm_j[20]
.sym 51159 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51163 soc.cpu.decoded_imm[15]
.sym 51164 soc.cpu.decoded_imm[2]
.sym 51165 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51166 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51167 soc.cpu.decoded_imm[3]
.sym 51168 soc.cpu.decoded_imm[16]
.sym 51169 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51170 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[0]
.sym 51171 soc.cpu.cpuregs_raddr2[0]
.sym 51176 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51177 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 51178 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_LUT4_O_I3[2]
.sym 51179 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 51180 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 51181 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 51183 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 51184 soc.cpu.cpuregs_raddr2[4]
.sym 51185 soc.cpu.cpuregs_raddr2[2]
.sym 51186 soc.cpu.reg_out[23]
.sym 51187 soc.cpu.reg_out[22]
.sym 51188 soc.cpu.next_pc[30]
.sym 51189 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 51190 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 51191 soc.cpu.next_pc[31]
.sym 51192 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 51193 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51194 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 51196 soc.cpu.decoded_imm[18]
.sym 51197 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 51198 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 51199 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51206 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51207 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 51208 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51209 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51216 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51217 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 51219 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 51220 soc.cpu.decoded_imm_j[20]
.sym 51223 soc.cpu.decoded_imm_j[20]
.sym 51227 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51228 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51231 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51236 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51238 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51239 soc.cpu.decoded_imm_j[20]
.sym 51240 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51242 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51244 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 51245 soc.cpu.decoded_imm_j[20]
.sym 51246 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51248 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51250 soc.cpu.decoded_imm_j[20]
.sym 51251 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51252 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51254 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51256 soc.cpu.decoded_imm_j[20]
.sym 51257 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51258 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51260 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 51262 soc.cpu.decoded_imm_j[20]
.sym 51263 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 51264 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51266 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 51268 soc.cpu.decoded_imm_j[20]
.sym 51269 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 51270 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 51273 soc.cpu.decoded_imm_j[20]
.sym 51275 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51276 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 51279 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51280 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51281 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51283 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 51284 clk$SB_IO_IN_$glb_clk
.sym 51285 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51286 soc.cpu.next_pc[24]
.sym 51287 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 51288 soc.cpu.next_pc[22]
.sym 51289 soc.cpu.next_pc[26]
.sym 51290 soc.cpu.next_pc[25]
.sym 51291 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51292 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 51293 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 51297 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 51298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51299 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51300 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 51301 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 51303 soc.cpu.cpuregs_raddr2[3]
.sym 51304 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 51306 soc.cpu.cpuregs_raddr1[2]
.sym 51308 soc.cpu.latched_is_lh
.sym 51309 soc.cpu.mem_rdata_latched[2]
.sym 51310 soc.cpu.cpuregs_waddr[0]
.sym 51311 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51312 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 51313 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51314 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 51315 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51316 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51317 soc.cpu.reg_out[30]
.sym 51318 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 51319 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 51320 soc.cpu.decoded_imm[19]
.sym 51321 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51327 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 51329 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51332 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 51335 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51336 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 51337 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51339 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 51340 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51342 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51343 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51344 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 51345 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51346 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51347 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51348 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51351 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 51352 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 51353 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51354 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51356 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 51357 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 51360 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51361 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 51362 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51363 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 51367 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51368 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51369 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51372 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51373 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51374 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51375 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 51378 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51379 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51381 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 51385 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 51386 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 51387 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51390 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51391 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51392 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 51393 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51396 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51397 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51399 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 51403 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 51404 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51405 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 51406 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 51407 clk$SB_IO_IN_$glb_clk
.sym 51408 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51409 soc.cpu.next_pc[30]
.sym 51410 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51411 soc.cpu.decoded_imm[4]
.sym 51412 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 51413 soc.cpu.decoded_imm[18]
.sym 51414 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 51415 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 51416 soc.cpu.decoded_imm[11]
.sym 51421 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 51422 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 51423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51424 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51425 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 51428 soc.cpu.reg_out[24]
.sym 51430 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51431 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51433 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 51434 soc.cpu.reg_out[25]
.sym 51435 soc.cpu.reg_out[30]
.sym 51436 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51437 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 51439 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 51440 soc.cpu.cpuregs.wen
.sym 51441 soc.cpu.decoded_imm_j[4]
.sym 51442 soc.cpu.next_pc[27]
.sym 51443 soc.cpu.cpuregs_waddr[0]
.sym 51444 soc.cpu.next_pc[19]
.sym 51450 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51452 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51453 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 51456 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 51458 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51459 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51460 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 51461 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 51462 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 51464 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 51465 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51468 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51469 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51473 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[0]
.sym 51474 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51475 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51476 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51477 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[1]
.sym 51480 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 51481 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 51483 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51484 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51485 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51486 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 51489 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51490 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51491 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 51492 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 51495 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 51496 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 51497 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51498 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51501 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51502 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 51503 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 51504 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51508 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51509 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51510 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 51513 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51514 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51515 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[0]
.sym 51516 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[1]
.sym 51520 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 51521 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51522 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 51525 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51526 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51527 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51528 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 51529 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 51530 clk$SB_IO_IN_$glb_clk
.sym 51531 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51532 soc.cpu.next_pc[29]
.sym 51533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[2]
.sym 51534 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 51535 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 51536 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 51537 soc.cpu.decoded_imm[0]
.sym 51538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 51539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 51544 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51547 soc.cpu.pcpi_rs2[21]
.sym 51550 soc.cpu.decoded_imm_j[11]
.sym 51551 soc.cpu.next_pc[30]
.sym 51553 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 51554 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51555 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 51556 soc.cpu.decoded_imm[4]
.sym 51559 soc.cpu.decoded_imm[0]
.sym 51560 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 51561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 51562 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 51564 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 51565 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51567 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 51574 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 51575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 51576 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51579 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 51582 soc.cpu.alu_out_q[25]
.sym 51583 soc.cpu.decoded_imm_j[9]
.sym 51585 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 51587 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51588 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51590 soc.cpu.pcpi_rs2[26]
.sym 51591 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51592 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 51593 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 51594 soc.cpu.reg_out[25]
.sym 51596 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 51597 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51599 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51601 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51602 soc.cpu.latched_stalu
.sym 51603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 51604 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51606 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 51607 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51608 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51612 soc.cpu.reg_out[25]
.sym 51613 soc.cpu.alu_out_q[25]
.sym 51614 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 51615 soc.cpu.latched_stalu
.sym 51618 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 51619 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 51620 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51621 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51624 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 51625 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51626 soc.cpu.decoded_imm_j[9]
.sym 51627 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 51630 soc.cpu.alu_out_q[25]
.sym 51631 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51632 soc.cpu.latched_stalu
.sym 51633 soc.cpu.reg_out[25]
.sym 51636 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51637 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 51639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51645 soc.cpu.pcpi_rs2[26]
.sym 51648 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 51650 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51651 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 51652 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51653 clk$SB_IO_IN_$glb_clk
.sym 51654 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 51655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 51656 soc.cpu.decoded_imm[17]
.sym 51657 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 51658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 51659 soc.cpu.next_pc[27]
.sym 51660 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 51661 soc.cpu.decoded_imm[22]
.sym 51662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 51663 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 51667 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 51668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 51670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 51671 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 51672 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 51673 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 51676 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51677 soc.cpu.reg_out[29]
.sym 51678 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 51679 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 51681 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 51682 soc.cpu.decoded_imm[12]
.sym 51685 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51687 soc.cpu.next_pc[31]
.sym 51688 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 51689 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 51690 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 51696 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.sym 51699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 51700 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 51701 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 51702 soc.cpu.reg_out[31]
.sym 51703 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51704 soc.cpu.alu_out_q[30]
.sym 51707 soc.cpu.reg_out[30]
.sym 51711 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51712 soc.cpu.latched_stalu
.sym 51713 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 51714 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 51717 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51719 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 51720 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51721 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51722 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 51723 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 51724 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 51725 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 51726 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 51730 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51731 soc.cpu.reg_out[31]
.sym 51732 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 51735 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 51736 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 51737 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 51738 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 51741 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.sym 51742 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51743 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51747 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 51748 soc.cpu.reg_out[30]
.sym 51749 soc.cpu.alu_out_q[30]
.sym 51750 soc.cpu.latched_stalu
.sym 51753 soc.cpu.reg_out[30]
.sym 51754 soc.cpu.alu_out_q[30]
.sym 51755 soc.cpu.latched_stalu
.sym 51756 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51759 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 51760 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 51761 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 51762 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 51766 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 51767 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51768 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51772 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51773 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 51774 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 51775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 51776 clk$SB_IO_IN_$glb_clk
.sym 51777 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51778 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 51779 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51780 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 51782 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51783 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 51785 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 51791 soc.cpu.decoded_imm[22]
.sym 51792 soc.cpu.mem_rdata_q[18]
.sym 51794 soc.cpu.decoded_imm_j[9]
.sym 51797 soc.cpu.reg_out[27]
.sym 51799 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 51802 soc.cpu.mem_rdata_q[16]
.sym 51803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51805 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 51806 soc.cpu.cpuregs_waddr[0]
.sym 51808 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51809 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 51811 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 51812 soc.cpu.cpuregs_waddr[1]
.sym 51813 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51821 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51824 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51826 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51827 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51829 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51830 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51832 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51834 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51836 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 51838 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 51839 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 51840 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 51841 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51842 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 51844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51845 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51846 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 51847 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51848 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 51852 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51853 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 51854 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51855 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51858 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51859 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51860 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51861 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51864 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 51865 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51866 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51867 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 51870 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 51872 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51873 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51876 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51877 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 51879 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 51882 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51883 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 51884 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51888 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 51889 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 51890 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51891 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51894 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51896 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51897 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 51898 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51901 soc.cpu.cpuregs_waddr[0]
.sym 51902 soc.cpu.cpuregs_waddr[2]
.sym 51903 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 51904 soc.cpu.cpuregs_waddr[1]
.sym 51905 soc.cpu.cpuregs_waddr[4]
.sym 51907 soc.cpu.cpuregs_waddr[3]
.sym 51909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 51913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 51914 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 51915 soc.cpu.is_alu_reg_imm
.sym 51918 soc.cpu.cpu_state[6]
.sym 51920 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 51922 soc.cpu.cpu_state[6]
.sym 51928 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51929 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51930 soc.cpu.cpuregs_waddr[3]
.sym 51934 soc.cpu.cpuregs_waddr[0]
.sym 51935 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51945 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 51950 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51952 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51953 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 51954 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51955 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 51956 soc.cpu.instr_lui
.sym 51957 soc.cpu.instr_auipc
.sym 51962 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 51963 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 51964 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 51965 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 51967 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51981 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51982 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 51983 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 51984 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 51999 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52000 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 52001 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 52002 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52005 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52006 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 52007 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 52008 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52011 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 52012 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 52017 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52018 soc.cpu.instr_auipc
.sym 52019 soc.cpu.instr_lui
.sym 52021 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52039 soc.cpu.cpuregs_waddr[1]
.sym 52040 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 52043 soc.cpu.cpuregs_waddr[0]
.sym 52045 soc.cpu.mem_do_rinst
.sym 52047 UART_RX_SB_LUT4_I2_O[3]
.sym 52056 soc.cpu.cpuregs_waddr[3]
.sym 52057 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52160 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 52161 soc.cpu.instr_auipc
.sym 52162 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 52163 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 52165 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 52169 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52180 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 52544 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 52683 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 52701 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O
.sym 52713 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 52730 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 52746 soc.simpleuart.send_pattern[8]
.sym 52758 soc.cpu.pcpi_rs2[20]
.sym 52760 iomem_wdata[11]
.sym 52763 iomem_wdata[15]
.sym 52867 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 52868 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 52869 soc.simpleuart.send_divcnt[1]
.sym 52870 soc.simpleuart.send_divcnt[0]
.sym 52871 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 52872 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 52873 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 52874 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[0]
.sym 52875 iomem_wdata[19]
.sym 52878 iomem_wdata[19]
.sym 52884 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 52885 iomem_wdata[4]
.sym 52901 iomem_wdata[7]
.sym 52933 soc.simpleuart_reg_div_do[16]
.sym 52949 soc.simpleuart.recv_divcnt[5]
.sym 52950 soc.simpleuart.recv_divcnt[6]
.sym 52951 soc.simpleuart.recv_divcnt[7]
.sym 52959 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 52961 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 52972 soc.simpleuart.recv_divcnt[1]
.sym 52980 soc.simpleuart.recv_divcnt[5]
.sym 52983 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 52986 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53001 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53002 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 53004 soc.simpleuart.recv_divcnt[1]
.sym 53016 soc.simpleuart.recv_divcnt[7]
.sym 53022 soc.simpleuart.recv_divcnt[6]
.sym 53024 clk$SB_IO_IN_$glb_clk
.sym 53025 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53026 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 53027 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 53028 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[11]
.sym 53029 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 53030 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[13]
.sym 53031 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 53032 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 53033 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 53035 iomem_wdata[4]
.sym 53036 iomem_wdata[4]
.sym 53038 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 53039 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 53043 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[0]
.sym 53044 iomem_addr[5]
.sym 53047 $PACKER_VCC_NET
.sym 53049 iomem_wdata[23]
.sym 53050 soc.simpleuart.send_divcnt[1]
.sym 53052 soc.simpleuart.send_divcnt[0]
.sym 53055 iomem_wdata[0]
.sym 53056 soc.simpleuart.recv_divcnt[19]
.sym 53057 iomem_wdata[20]
.sym 53068 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 53073 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53074 soc.simpleuart.recv_divcnt[7]
.sym 53078 soc.simpleuart.recv_divcnt[3]
.sym 53079 soc.simpleuart.recv_divcnt[1]
.sym 53081 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53085 soc.simpleuart.recv_divcnt[2]
.sym 53087 soc.simpleuart.recv_divcnt[4]
.sym 53088 soc.simpleuart.recv_divcnt[5]
.sym 53097 soc.simpleuart.recv_divcnt[6]
.sym 53099 $nextpnr_ICESTORM_LC_1$O
.sym 53101 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 53105 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 53108 soc.simpleuart.recv_divcnt[1]
.sym 53111 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 53112 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53114 soc.simpleuart.recv_divcnt[2]
.sym 53115 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 53117 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 53118 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53119 soc.simpleuart.recv_divcnt[3]
.sym 53121 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 53123 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 53124 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53126 soc.simpleuart.recv_divcnt[4]
.sym 53127 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 53129 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 53130 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53132 soc.simpleuart.recv_divcnt[5]
.sym 53133 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 53135 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 53136 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53137 soc.simpleuart.recv_divcnt[6]
.sym 53139 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 53141 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 53142 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53144 soc.simpleuart.recv_divcnt[7]
.sym 53145 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 53147 clk$SB_IO_IN_$glb_clk
.sym 53148 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53149 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[21]
.sym 53150 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[20]
.sym 53151 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 53152 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[16]
.sym 53153 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 53154 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 53155 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[23]
.sym 53156 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 53159 iomem_wdata[0]
.sym 53163 UART_RX$SB_IO_IN
.sym 53164 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 53165 iomem_wdata[2]
.sym 53166 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 53167 iomem_addr[14]
.sym 53168 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 53169 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53173 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 53174 soc.simpleuart.recv_divcnt[22]
.sym 53175 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53177 soc.simpleuart.recv_divcnt[26]
.sym 53178 iomem_wdata[7]
.sym 53179 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53182 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53185 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 53190 soc.simpleuart.recv_divcnt[8]
.sym 53191 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 53193 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53200 soc.simpleuart.recv_divcnt[10]
.sym 53201 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53209 soc.simpleuart.recv_divcnt[11]
.sym 53218 soc.simpleuart.recv_divcnt[12]
.sym 53219 soc.simpleuart.recv_divcnt[13]
.sym 53220 soc.simpleuart.recv_divcnt[14]
.sym 53221 soc.simpleuart.recv_divcnt[15]
.sym 53222 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 53223 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53225 soc.simpleuart.recv_divcnt[8]
.sym 53226 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 53228 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 53229 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53231 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 53232 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 53234 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 53235 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53236 soc.simpleuart.recv_divcnt[10]
.sym 53238 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 53240 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 53241 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53243 soc.simpleuart.recv_divcnt[11]
.sym 53244 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 53246 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 53247 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53248 soc.simpleuart.recv_divcnt[12]
.sym 53250 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 53252 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 53253 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53254 soc.simpleuart.recv_divcnt[13]
.sym 53256 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 53258 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 53259 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53260 soc.simpleuart.recv_divcnt[14]
.sym 53262 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 53264 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 53265 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53266 soc.simpleuart.recv_divcnt[15]
.sym 53268 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 53270 clk$SB_IO_IN_$glb_clk
.sym 53271 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53274 soc.simpleuart.send_divcnt[2]
.sym 53275 soc.simpleuart.send_divcnt[3]
.sym 53276 soc.simpleuart.send_divcnt[4]
.sym 53277 soc.simpleuart.send_divcnt[5]
.sym 53278 soc.simpleuart.send_divcnt[6]
.sym 53279 soc.simpleuart.send_divcnt[7]
.sym 53282 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 53285 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[23]
.sym 53286 $PACKER_VCC_NET
.sym 53287 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[16]
.sym 53289 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 53290 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 53291 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[21]
.sym 53296 iomem_wdata[11]
.sym 53297 $PACKER_VCC_NET
.sym 53299 soc.simpleuart.recv_divcnt[31]
.sym 53300 $PACKER_VCC_NET
.sym 53301 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 53302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 53304 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 53306 soc.cpu.instr_lui
.sym 53307 iomem_wdata[10]
.sym 53308 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 53319 soc.simpleuart.recv_divcnt[22]
.sym 53325 soc.simpleuart.recv_divcnt[20]
.sym 53329 soc.simpleuart.recv_divcnt[16]
.sym 53330 soc.simpleuart.recv_divcnt[17]
.sym 53331 soc.simpleuart.recv_divcnt[18]
.sym 53335 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53339 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53340 soc.simpleuart.recv_divcnt[19]
.sym 53342 soc.simpleuart.recv_divcnt[21]
.sym 53344 soc.simpleuart.recv_divcnt[23]
.sym 53345 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 53346 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53348 soc.simpleuart.recv_divcnt[16]
.sym 53349 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 53351 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 53352 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53354 soc.simpleuart.recv_divcnt[17]
.sym 53355 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 53357 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 53358 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53360 soc.simpleuart.recv_divcnt[18]
.sym 53361 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 53363 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 53364 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53365 soc.simpleuart.recv_divcnt[19]
.sym 53367 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 53369 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 53370 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53371 soc.simpleuart.recv_divcnt[20]
.sym 53373 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 53375 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 53376 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53377 soc.simpleuart.recv_divcnt[21]
.sym 53379 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 53381 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 53382 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53384 soc.simpleuart.recv_divcnt[22]
.sym 53385 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 53387 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 53388 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53389 soc.simpleuart.recv_divcnt[23]
.sym 53391 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 53393 clk$SB_IO_IN_$glb_clk
.sym 53394 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53395 soc.simpleuart.send_divcnt[8]
.sym 53396 soc.simpleuart.send_divcnt[9]
.sym 53397 soc.simpleuart.send_divcnt[10]
.sym 53398 soc.simpleuart.send_divcnt[11]
.sym 53399 soc.simpleuart.send_divcnt[12]
.sym 53400 soc.simpleuart.send_divcnt[13]
.sym 53401 soc.simpleuart.send_divcnt[14]
.sym 53402 soc.simpleuart.send_divcnt[15]
.sym 53408 soc.simpleuart.send_divcnt[6]
.sym 53410 $PACKER_VCC_NET
.sym 53412 soc.simpleuart.send_divcnt[7]
.sym 53413 iomem_wdata[1]
.sym 53417 $PACKER_VCC_NET
.sym 53421 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 53424 UART_TX_SB_DFFESS_Q_S[2]
.sym 53429 UART_TX_SB_DFFESS_Q_S[2]
.sym 53431 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 53436 soc.simpleuart.recv_divcnt[24]
.sym 53442 soc.simpleuart.recv_divcnt[30]
.sym 53443 soc.simpleuart.recv_divcnt[31]
.sym 53444 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53445 soc.simpleuart.recv_divcnt[25]
.sym 53446 soc.simpleuart.recv_divcnt[26]
.sym 53447 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53448 soc.simpleuart.recv_divcnt[28]
.sym 53455 soc.simpleuart.recv_divcnt[27]
.sym 53457 soc.simpleuart.recv_divcnt[29]
.sym 53468 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 53469 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53471 soc.simpleuart.recv_divcnt[24]
.sym 53472 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 53474 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 53475 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53476 soc.simpleuart.recv_divcnt[25]
.sym 53478 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 53480 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 53481 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53482 soc.simpleuart.recv_divcnt[26]
.sym 53484 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 53486 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 53487 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53489 soc.simpleuart.recv_divcnt[27]
.sym 53490 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 53492 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 53493 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53494 soc.simpleuart.recv_divcnt[28]
.sym 53496 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 53498 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 53499 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53501 soc.simpleuart.recv_divcnt[29]
.sym 53502 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 53504 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 53505 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53507 soc.simpleuart.recv_divcnt[30]
.sym 53508 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 53511 soc.simpleuart.recv_divcnt[31]
.sym 53512 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53514 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 53516 clk$SB_IO_IN_$glb_clk
.sym 53517 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53518 soc.simpleuart.send_divcnt[16]
.sym 53519 soc.simpleuart.send_divcnt[17]
.sym 53520 soc.simpleuart.send_divcnt[18]
.sym 53521 soc.simpleuart.send_divcnt[19]
.sym 53522 soc.simpleuart.send_divcnt[20]
.sym 53523 soc.simpleuart.send_divcnt[21]
.sym 53524 soc.simpleuart.send_divcnt[22]
.sym 53525 soc.simpleuart.send_divcnt[23]
.sym 53526 iomem_wdata[31]
.sym 53528 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 53529 iomem_wdata[31]
.sym 53530 soc.simpleuart.recv_divcnt[24]
.sym 53531 soc.simpleuart.send_divcnt[14]
.sym 53532 soc.simpleuart.recv_divcnt[29]
.sym 53533 soc.simpleuart.send_divcnt[11]
.sym 53534 $PACKER_VCC_NET
.sym 53535 soc.simpleuart.send_divcnt[15]
.sym 53536 iomem_addr[11]
.sym 53538 iomem_addr[3]
.sym 53539 iomem_addr[5]
.sym 53540 soc.simpleuart.recv_divcnt[28]
.sym 53541 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 53542 iomem_wdata[0]
.sym 53543 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 53544 soc.cpu.pcpi_rs2[21]
.sym 53548 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 53549 iomem_wdata[0]
.sym 53550 soc.cpu.instr_lui
.sym 53552 flash_clk_SB_LUT4_I1_I2[3]
.sym 53553 iomem_wdata[20]
.sym 53561 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 53563 soc.simpleuart.send_bitcnt[3]
.sym 53564 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 53566 soc.simpleuart.send_bitcnt[1]
.sym 53567 $PACKER_VCC_NET
.sym 53569 soc.simpleuart.send_bitcnt[0]
.sym 53570 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 53572 $PACKER_VCC_NET
.sym 53574 soc.simpleuart.send_bitcnt[2]
.sym 53577 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 53584 UART_TX_SB_DFFESS_Q_S[2]
.sym 53587 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 53589 UART_TX_SB_DFFESS_Q_S[2]
.sym 53591 $nextpnr_ICESTORM_LC_44$O
.sym 53593 soc.simpleuart.send_bitcnt[0]
.sym 53597 $nextpnr_ICESTORM_LC_45$I3
.sym 53599 $PACKER_VCC_NET
.sym 53600 soc.simpleuart.send_bitcnt[1]
.sym 53603 $nextpnr_ICESTORM_LC_45$COUT
.sym 53606 $PACKER_VCC_NET
.sym 53607 $nextpnr_ICESTORM_LC_45$I3
.sym 53609 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 53611 soc.simpleuart.send_bitcnt[2]
.sym 53612 $PACKER_VCC_NET
.sym 53616 UART_TX_SB_DFFESS_Q_S[2]
.sym 53617 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 53618 soc.simpleuart.send_bitcnt[3]
.sym 53619 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 53623 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 53629 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 53634 UART_TX_SB_DFFESS_Q_S[2]
.sym 53635 soc.simpleuart.send_bitcnt[2]
.sym 53636 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 53637 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 53638 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 53639 clk$SB_IO_IN_$glb_clk
.sym 53640 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53641 soc.simpleuart.send_divcnt[24]
.sym 53642 soc.simpleuart.send_divcnt[25]
.sym 53643 soc.simpleuart.send_divcnt[26]
.sym 53644 soc.simpleuart.send_divcnt[27]
.sym 53645 soc.simpleuart.send_divcnt[28]
.sym 53646 soc.simpleuart.send_divcnt[29]
.sym 53647 soc.simpleuart.send_divcnt[30]
.sym 53648 soc.simpleuart.send_divcnt[31]
.sym 53652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 53654 soc.simpleuart.send_divcnt[22]
.sym 53655 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 53656 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 53658 soc.simpleuart.send_divcnt[23]
.sym 53659 iomem_wdata[2]
.sym 53660 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 53661 iomem_addr[6]
.sym 53662 soc.simpleuart.send_divcnt[17]
.sym 53664 iomem_addr[10]
.sym 53665 iomem_wdata[7]
.sym 53668 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 53669 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 53671 UART_RX_SB_LUT4_I2_O[3]
.sym 53673 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 53674 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53684 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 53686 soc.memory.rdata_0[9]
.sym 53688 UART_TX_SB_DFFESS_Q_S[2]
.sym 53692 soc.simpleuart.send_bitcnt[0]
.sym 53693 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 53694 soc.simpleuart.send_bitcnt[3]
.sym 53697 soc.simpleuart.send_bitcnt[2]
.sym 53699 soc.memory.rdata_1[9]
.sym 53700 iomem_addr[16]
.sym 53703 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 53704 soc.cpu.pcpi_rs2[21]
.sym 53708 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 53710 soc.cpu.pcpi_rs2[23]
.sym 53712 flash_clk_SB_LUT4_I1_I2[3]
.sym 53713 soc.simpleuart.send_bitcnt[1]
.sym 53715 soc.cpu.pcpi_rs2[21]
.sym 53721 soc.cpu.pcpi_rs2[23]
.sym 53727 UART_TX_SB_DFFESS_Q_S[2]
.sym 53728 soc.simpleuart.send_bitcnt[0]
.sym 53730 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 53734 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 53739 soc.memory.rdata_0[9]
.sym 53740 flash_clk_SB_LUT4_I1_I2[3]
.sym 53741 iomem_addr[16]
.sym 53742 soc.memory.rdata_1[9]
.sym 53747 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 53751 soc.simpleuart.send_bitcnt[1]
.sym 53752 soc.simpleuart.send_bitcnt[0]
.sym 53753 soc.simpleuart.send_bitcnt[2]
.sym 53754 soc.simpleuart.send_bitcnt[3]
.sym 53757 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 53758 soc.simpleuart.send_bitcnt[1]
.sym 53759 soc.simpleuart.send_bitcnt[0]
.sym 53760 UART_TX_SB_DFFESS_Q_S[2]
.sym 53761 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 53762 clk$SB_IO_IN_$glb_clk
.sym 53763 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53766 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 53767 UART_TX_SB_DFFESS_Q_S[3]
.sym 53768 soc.simpleuart.send_dummy
.sym 53769 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 53770 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 53774 soc.cpu.decoded_imm[2]
.sym 53777 soc.simpleuart.send_divcnt[30]
.sym 53778 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 53783 iomem_addr[7]
.sym 53786 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 53788 iomem_wdata[11]
.sym 53789 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 53790 soc.cpu.next_pc[3]
.sym 53791 iomem_wdata[10]
.sym 53792 soc.cpu.pcpi_rs2[25]
.sym 53793 soc.cpu.reg_out[7]
.sym 53794 iomem_wdata[9]
.sym 53797 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 53799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 53810 soc.cpu.pcpi_rs2[25]
.sym 53812 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 53816 soc.cpu.pcpi_rs2[16]
.sym 53820 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 53822 soc.cpu.pcpi_rs2[30]
.sym 53831 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 53832 soc.cpu.pcpi_rs2[20]
.sym 53834 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 53841 soc.cpu.pcpi_rs2[30]
.sym 53845 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 53852 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 53857 soc.cpu.pcpi_rs2[16]
.sym 53865 soc.cpu.pcpi_rs2[25]
.sym 53870 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 53874 soc.cpu.pcpi_rs2[20]
.sym 53880 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 53888 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 53890 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 53892 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 53894 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 53898 soc.cpu.trap_SB_LUT4_I2_O
.sym 53903 soc.cpu.pcpi_rs2[28]
.sym 53911 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 53912 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 53914 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53915 iomem_wdata[22]
.sym 53917 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53918 soc.cpu.mem_la_wdata[2]
.sym 53919 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 53920 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 53921 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53922 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 53929 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 53930 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53932 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 53934 soc.cpu.mem_la_wdata[2]
.sym 53936 soc.cpu.pcpi_rs2[23]
.sym 53939 soc.cpu.pcpi_rs2[26]
.sym 53942 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 53943 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53944 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53946 soc.cpu.trap_SB_LUT4_I2_O
.sym 53947 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53949 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 53955 soc.cpu.pcpi_rs2[24]
.sym 53956 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 53957 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 53964 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 53967 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 53968 soc.cpu.pcpi_rs2[26]
.sym 53969 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 53970 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53973 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 53974 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 53975 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53976 soc.cpu.pcpi_rs2[23]
.sym 53981 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 53985 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 53986 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 53987 soc.cpu.mem_la_wdata[2]
.sym 53988 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 53994 soc.cpu.pcpi_rs2[24]
.sym 53997 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 54003 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54004 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 54005 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 54007 soc.cpu.trap_SB_LUT4_I2_O
.sym 54008 clk$SB_IO_IN_$glb_clk
.sym 54011 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 54013 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 54015 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54017 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 54021 soc.cpu.pcpi_rs2[20]
.sym 54022 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 54024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[3]
.sym 54025 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 54026 iomem_wdata[26]
.sym 54027 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 54028 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 54030 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 54031 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 54032 soc.cpu.next_pc[11]
.sym 54033 iomem_addr[6]
.sym 54035 soc.cpu.decoded_imm[15]
.sym 54036 soc.cpu.pcpi_rs2[21]
.sym 54037 iomem_wdata[20]
.sym 54038 iomem_wdata[14]
.sym 54039 iomem_wdata[15]
.sym 54040 iomem_wdata[27]
.sym 54041 soc.cpu.pcpi_rs2[24]
.sym 54042 soc.cpu.irq_pending[8]
.sym 54044 iomem_wdata[13]
.sym 54045 iomem_wdata[0]
.sym 54052 soc.cpu.mem_la_wdata[1]
.sym 54053 soc.cpu.trap_SB_LUT4_I2_O
.sym 54058 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 54059 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 54060 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 54064 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 54066 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 54071 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 54073 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 54074 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54075 soc.cpu.pcpi_rs2[25]
.sym 54077 soc.cpu.mem_la_wdata[2]
.sym 54080 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 54081 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 54082 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54085 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 54086 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54087 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 54090 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54091 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 54092 soc.cpu.mem_la_wdata[1]
.sym 54093 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54096 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54097 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54098 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 54099 soc.cpu.mem_la_wdata[2]
.sym 54102 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 54103 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54105 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 54108 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54109 soc.cpu.pcpi_rs2[25]
.sym 54110 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 54111 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54114 soc.cpu.mem_la_wdata[1]
.sym 54115 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54116 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54117 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 54120 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54121 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54122 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 54123 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 54126 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54127 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54128 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 54129 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 54130 soc.cpu.trap_SB_LUT4_I2_O
.sym 54131 clk$SB_IO_IN_$glb_clk
.sym 54134 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 54136 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 54138 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54140 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 54141 iomem_wdata[25]
.sym 54145 iomem_wdata[11]
.sym 54148 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 54149 iomem_wdata[17]
.sym 54150 iomem_addr[10]
.sym 54151 iomem_wdata[18]
.sym 54153 iomem_wdata[9]
.sym 54154 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 54156 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 54157 iomem_wdata[7]
.sym 54158 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 54159 soc.cpu.next_pc[12]
.sym 54161 iomem_wdata[31]
.sym 54162 iomem_wdata[19]
.sym 54163 soc.cpu.next_pc[7]
.sym 54164 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 54165 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 54166 soc.cpu.decoded_imm[11]
.sym 54167 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54168 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 54174 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54177 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 54178 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 54179 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54180 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 54181 soc.cpu.mem_la_wdata[6]
.sym 54182 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 54184 soc.cpu.reg_out[8]
.sym 54185 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 54186 soc.cpu.pcpi_rs2[20]
.sym 54188 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 54189 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54192 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54193 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 54194 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 54195 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 54199 soc.cpu.reg_out[12]
.sym 54200 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 54201 soc.cpu.trap_SB_LUT4_I2_O
.sym 54207 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54208 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 54209 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 54214 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54215 soc.cpu.reg_out[8]
.sym 54216 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 54219 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54220 soc.cpu.mem_la_wdata[6]
.sym 54221 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54222 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 54228 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 54231 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54232 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54233 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 54234 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 54237 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 54238 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54240 soc.cpu.reg_out[12]
.sym 54243 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 54244 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 54245 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54246 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54249 soc.cpu.pcpi_rs2[20]
.sym 54250 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54251 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 54252 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54253 soc.cpu.trap_SB_LUT4_I2_O
.sym 54254 clk$SB_IO_IN_$glb_clk
.sym 54257 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 54259 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54261 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54263 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54266 soc.cpu.cpu_state[3]
.sym 54270 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 54271 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 54273 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 54274 iomem_wdata[22]
.sym 54276 iomem_wdata[0]
.sym 54277 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 54278 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 54280 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 54281 soc.cpu.next_pc[3]
.sym 54282 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54284 soc.cpu.pcpi_rs2[25]
.sym 54285 soc.cpu.reg_out[7]
.sym 54286 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54287 soc.cpu.next_pc[10]
.sym 54288 soc.cpu.reg_out[3]
.sym 54290 soc.cpu.decoded_imm[16]
.sym 54291 iomem_wdata[20]
.sym 54299 soc.cpu.mem_la_wdata[6]
.sym 54300 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 54302 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54304 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 54307 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 54308 soc.cpu.trap_SB_LUT4_I2_O
.sym 54310 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54311 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 54312 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 54313 soc.cpu.mem_la_wdata[5]
.sym 54315 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 54320 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 54321 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 54322 soc.cpu.pcpi_rs2[30]
.sym 54324 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54327 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 54328 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 54330 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54331 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 54332 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54333 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 54338 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 54342 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54343 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54344 soc.cpu.pcpi_rs2[30]
.sym 54345 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 54348 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 54349 soc.cpu.mem_la_wdata[6]
.sym 54350 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54351 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54354 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 54355 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54356 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54357 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 54360 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 54361 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 54363 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54366 soc.cpu.mem_la_wdata[5]
.sym 54367 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54368 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54369 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 54373 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54374 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 54375 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 54376 soc.cpu.trap_SB_LUT4_I2_O
.sym 54377 clk$SB_IO_IN_$glb_clk
.sym 54380 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54382 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54384 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54386 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54387 iomem_wdata[29]
.sym 54389 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 54390 soc.cpu.instr_sub
.sym 54391 iomem_addr[16]
.sym 54392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 54393 soc.cpu.mem_la_wdata[6]
.sym 54395 iomem_wdata[4]
.sym 54397 iomem_wdata[30]
.sym 54399 soc.cpu.cpu_state[2]
.sym 54400 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 54401 iomem_wdata[29]
.sym 54403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54404 soc.cpu.next_pc[25]
.sym 54405 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 54406 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54407 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 54408 soc.cpu.next_pc[24]
.sym 54409 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 54410 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54411 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 54412 soc.cpu.cpu_state[6]
.sym 54413 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54414 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 54420 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 54422 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54423 soc.cpu.cpu_state[6]
.sym 54424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54425 soc.cpu.reg_out[10]
.sym 54428 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 54429 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 54430 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 54433 soc.cpu.reg_out[15]
.sym 54436 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 54439 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54440 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 54443 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54444 soc.cpu.reg_out[7]
.sym 54447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 54448 soc.cpu.reg_out[3]
.sym 54451 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 54455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54456 soc.cpu.cpu_state[6]
.sym 54460 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 54461 soc.cpu.reg_out[10]
.sym 54462 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54471 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 54473 soc.cpu.reg_out[7]
.sym 54474 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54483 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54484 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54485 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 54486 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 54489 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 54490 soc.cpu.reg_out[3]
.sym 54492 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54496 soc.cpu.reg_out[15]
.sym 54497 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 54500 clk$SB_IO_IN_$glb_clk
.sym 54501 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54503 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 54505 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 54507 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 54509 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54510 iomem_wdata[24]
.sym 54511 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54515 iomem_addr[15]
.sym 54516 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 54517 iomem_addr[14]
.sym 54518 soc.cpu.next_pc[10]
.sym 54522 soc.cpu.next_pc[7]
.sym 54524 iomem_wdata[21]
.sym 54525 soc.cpu.cpu_state[4]
.sym 54526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 54527 soc.cpu.decoded_imm[15]
.sym 54528 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 54531 soc.cpu.next_pc[20]
.sym 54532 soc.cpu.pcpi_rs2[21]
.sym 54533 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 54535 soc.cpu.next_pc[22]
.sym 54536 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 54537 soc.cpu.next_pc[18]
.sym 54545 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 54546 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 54547 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 54548 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 54549 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54552 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[0]
.sym 54553 soc.cpu.reg_out[21]
.sym 54555 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54559 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 54561 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 54562 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 54563 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.sym 54565 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 54568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54569 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 54571 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 54572 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54573 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54576 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.sym 54577 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 54579 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54582 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 54583 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 54584 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54588 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54589 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 54590 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[0]
.sym 54591 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54595 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 54596 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 54597 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54601 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 54602 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54603 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 54606 soc.cpu.reg_out[21]
.sym 54607 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 54609 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54618 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 54621 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 54622 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 54623 clk$SB_IO_IN_$glb_clk
.sym 54624 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54626 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54628 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 54630 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54632 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 54638 soc.cpu.next_pc[19]
.sym 54640 iomem_addr[19]
.sym 54642 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 54645 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 54649 soc.cpu.next_pc[29]
.sym 54650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54651 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 54652 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 54653 soc.cpu.decoded_imm[11]
.sym 54654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54656 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54657 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54658 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54659 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54660 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 54666 soc.cpu.reg_out[23]
.sym 54667 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54668 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 54670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54671 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54673 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 54675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54677 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 54678 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 54681 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 54682 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[1]
.sym 54685 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 54686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 54687 soc.cpu.cpu_state[6]
.sym 54690 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 54691 soc.cpu.compressed_instr
.sym 54693 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 54696 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 54701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[1]
.sym 54702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 54705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 54707 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 54711 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54712 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 54713 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 54714 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54717 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 54718 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 54719 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54720 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54724 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54725 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 54726 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 54729 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 54730 soc.cpu.compressed_instr
.sym 54735 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54737 soc.cpu.reg_out[23]
.sym 54738 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 54742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54743 soc.cpu.cpu_state[6]
.sym 54744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 54746 clk$SB_IO_IN_$glb_clk
.sym 54747 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54749 iomem_addr[31]
.sym 54750 soc.cpu.next_pc[20]
.sym 54751 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 54752 soc.cpu.next_pc[17]
.sym 54753 soc.cpu.next_pc[18]
.sym 54754 soc.cpu.next_pc[16]
.sym 54755 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 54759 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 54760 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 54761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 54762 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 54763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 54764 soc.cpu.latched_is_lb
.sym 54765 soc.cpu.cpuregs_raddr2[0]
.sym 54768 soc.cpu.next_pc[26]
.sym 54769 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 54770 soc.cpu.reg_out[23]
.sym 54772 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 54773 soc.cpu.next_pc[27]
.sym 54775 soc.cpu.pcpi_rs2[25]
.sym 54776 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 54777 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 54779 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 54780 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 54781 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 54782 soc.cpu.decoded_imm[16]
.sym 54789 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 54790 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 54793 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54794 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 54795 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 54796 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 54799 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 54800 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 54802 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54803 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 54804 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 54810 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54811 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 54813 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1[0]
.sym 54814 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 54817 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54818 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54819 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 54822 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54823 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 54824 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 54828 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 54829 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54830 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54831 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54834 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 54835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54836 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 54837 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54841 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54842 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 54843 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 54847 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 54848 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 54849 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54852 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 54853 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54854 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 54858 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54859 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 54861 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1[0]
.sym 54864 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54865 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 54866 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54867 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 54868 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 54869 clk$SB_IO_IN_$glb_clk
.sym 54870 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54871 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 54872 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 54873 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 54874 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 54875 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 54876 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 54877 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 54878 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[2]
.sym 54883 soc.cpu.reg_out[17]
.sym 54884 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 54885 soc.cpu.next_pc[31]
.sym 54886 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 54887 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 54888 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 54889 soc.cpu.cpu_state[2]
.sym 54890 soc.cpu.next_pc[30]
.sym 54891 soc.cpu.next_pc[28]
.sym 54892 iomem_addr[31]
.sym 54895 soc.cpu.next_pc[24]
.sym 54896 soc.cpu.cpu_state[6]
.sym 54897 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 54898 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 54899 soc.cpu.next_pc[22]
.sym 54900 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 54901 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 54902 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 54903 soc.cpu.next_pc[25]
.sym 54905 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 54906 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 54913 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54915 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 54919 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[0]
.sym 54920 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 54922 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 54923 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 54924 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 54925 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54926 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 54927 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 54928 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 54930 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 54931 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54935 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54936 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54937 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54938 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[10]
.sym 54940 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54945 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54946 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 54947 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 54951 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 54953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54954 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 54957 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54958 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[10]
.sym 54959 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 54960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 54963 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54964 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 54965 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54966 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54970 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 54971 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54972 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 54975 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54977 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54978 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 54981 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 54982 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54983 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 54984 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 54987 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[0]
.sym 54988 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 54989 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 54991 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 54992 clk$SB_IO_IN_$glb_clk
.sym 54993 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54994 soc.cpu.cpuregs_raddr1[0]
.sym 54995 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 54996 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 54997 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 54998 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 54999 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_DFFSR_Q_R
.sym 55000 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 55001 soc.cpu.cpuregs_raddr1[2]
.sym 55006 soc.cpu.reg_out[30]
.sym 55007 soc.cpu.compressed_instr
.sym 55008 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 55009 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 55010 soc.cpu.cpuregs_raddr2[4]
.sym 55012 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 55013 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 55014 soc.cpu.cpuregs_waddr[0]
.sym 55015 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 55016 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 55017 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 55018 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 55019 soc.cpu.cpuregs_waddr[4]
.sym 55020 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 55022 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 55023 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 55024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 55025 soc.cpu.cpuregs_waddr[2]
.sym 55026 soc.cpu.decoded_imm[15]
.sym 55027 soc.cpu.next_pc[22]
.sym 55028 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 55029 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 55035 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 55036 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55037 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 55039 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 55040 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 55044 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55045 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55047 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55048 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55049 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55051 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55053 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55054 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 55056 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 55061 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 55062 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 55063 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 55064 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55065 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 55068 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55069 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 55071 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 55075 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 55076 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 55077 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55080 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55081 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55082 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55083 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 55087 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55088 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55089 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55092 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 55094 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55095 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 55098 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 55099 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55101 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 55104 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55105 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55106 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 55107 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55110 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55111 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55113 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55114 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55115 clk$SB_IO_IN_$glb_clk
.sym 55116 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 55117 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 55118 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 55119 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55120 soc.cpu.cpuregs_raddr1[1]
.sym 55121 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 55122 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 55123 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 55124 soc.cpu.decoded_imm_j[5]
.sym 55129 soc.cpu.reg_out[25]
.sym 55130 soc.cpu.next_pc[27]
.sym 55131 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 55132 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 55133 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 55134 soc.cpu.decoded_imm_j[4]
.sym 55135 soc.cpu.cpuregs_waddr[0]
.sym 55136 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 55137 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 55138 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 55140 soc.cpu.reg_out[30]
.sym 55141 soc.cpu.next_pc[29]
.sym 55142 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55143 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 55144 soc.cpu.decoded_imm[11]
.sym 55145 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55146 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 55147 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 55148 soc.cpu.cpuregs_waddr[2]
.sym 55149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 55150 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55152 soc.cpu.instr_auipc
.sym 55158 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55159 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55160 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55162 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 55165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55166 soc.cpu.reg_out[24]
.sym 55167 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 55168 soc.cpu.reg_out[25]
.sym 55169 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55170 soc.cpu.reg_out[22]
.sym 55171 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_DFFSR_Q_R
.sym 55174 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 55175 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55177 soc.cpu.cpuregs.wen
.sym 55179 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 55181 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 55183 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 55184 soc.cpu.reg_out[26]
.sym 55188 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55189 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 55191 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 55192 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55194 soc.cpu.reg_out[24]
.sym 55197 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55198 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 55200 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55204 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 55205 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55206 soc.cpu.reg_out[22]
.sym 55209 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55211 soc.cpu.reg_out[26]
.sym 55212 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 55215 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 55216 soc.cpu.reg_out[25]
.sym 55218 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55221 soc.cpu.cpuregs.wen
.sym 55227 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55233 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55234 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 55235 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 55238 clk$SB_IO_IN_$glb_clk
.sym 55239 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_DFFSR_Q_R
.sym 55240 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 55241 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55242 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55243 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55244 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 55245 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 55246 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 55247 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 55252 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55253 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55254 soc.cpu.reg_out[25]
.sym 55255 soc.cpu.decoded_imm_j[7]
.sym 55256 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 55257 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55259 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55262 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55263 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55264 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55265 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 55266 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 55267 soc.cpu.next_pc[26]
.sym 55268 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 55269 UART_RX_SB_LUT4_I2_O[3]
.sym 55270 soc.cpu.reg_out[26]
.sym 55271 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 55272 soc.cpu.next_pc[27]
.sym 55273 soc.cpu.mem_rdata_latched[2]
.sym 55274 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 55282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 55283 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55284 soc.cpu.reg_out[30]
.sym 55285 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55287 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 55289 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55290 soc.cpu.decoded_imm_j[11]
.sym 55292 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 55294 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55295 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 55297 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 55298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55301 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 55302 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55303 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 55305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55306 soc.cpu.decoded_imm_j[4]
.sym 55308 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 55309 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55310 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55311 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 55314 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 55315 soc.cpu.reg_out[30]
.sym 55316 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55320 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55321 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55322 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55323 soc.cpu.decoded_imm_j[4]
.sym 55326 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 55327 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 55328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55329 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55332 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55333 soc.cpu.decoded_imm_j[11]
.sym 55334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 55335 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 55339 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 55340 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55344 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55346 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 55347 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 55350 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55352 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55356 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55357 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 55358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55359 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55360 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55361 clk$SB_IO_IN_$glb_clk
.sym 55362 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 55363 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55364 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55365 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 55366 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 55367 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 55368 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 55369 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55370 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 55371 soc.cpu.trap_SB_LUT4_I2_O
.sym 55375 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55378 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55379 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 55380 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 55382 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 55387 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 55388 soc.cpu.cpu_state[6]
.sym 55389 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 55391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55392 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 55393 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 55394 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 55397 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 55398 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 55404 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 55405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[2]
.sym 55406 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55407 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55413 soc.cpu.mem_rdata_q[19]
.sym 55415 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 55417 soc.cpu.reg_out[29]
.sym 55418 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55421 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55422 soc.cpu.instr_auipc
.sym 55423 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 55424 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55426 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 55427 soc.cpu.instr_auipc
.sym 55428 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55429 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55430 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55431 soc.cpu.instr_lui
.sym 55432 soc.cpu.instr_lui
.sym 55433 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55434 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55435 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 55437 soc.cpu.reg_out[29]
.sym 55438 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55439 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 55444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55445 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55446 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55449 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55450 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 55451 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55452 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55455 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55456 soc.cpu.instr_auipc
.sym 55457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55458 soc.cpu.instr_lui
.sym 55461 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 55462 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55464 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 55468 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55469 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 55470 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55473 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55474 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[2]
.sym 55475 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 55479 soc.cpu.instr_auipc
.sym 55481 soc.cpu.instr_lui
.sym 55482 soc.cpu.mem_rdata_q[19]
.sym 55483 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55484 clk$SB_IO_IN_$glb_clk
.sym 55486 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55487 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 55488 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55489 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 55490 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 55491 soc.cpu.decoded_imm_j[9]
.sym 55492 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 55493 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 55498 soc.cpu.next_pc[29]
.sym 55499 soc.cpu.mem_rdata_q[19]
.sym 55500 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55501 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55503 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55504 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 55505 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55506 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55508 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 55509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 55510 soc.cpu.cpuregs_waddr[0]
.sym 55511 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55512 soc.cpu.cpuregs_waddr[2]
.sym 55514 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 55515 soc.cpu.mem_rdata_q[17]
.sym 55516 soc.cpu.is_alu_reg_imm
.sym 55517 soc.cpu.instr_lui
.sym 55518 soc.cpu.cpuregs_waddr[4]
.sym 55519 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55520 soc.cpu.decoded_imm[17]
.sym 55527 soc.cpu.reg_out[27]
.sym 55530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 55531 soc.cpu.mem_rdata_q[17]
.sym 55533 soc.cpu.instr_lui
.sym 55535 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55536 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55537 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 55539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55540 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 55542 soc.cpu.mem_rdata_q[18]
.sym 55543 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55545 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55547 soc.cpu.mem_rdata_q[16]
.sym 55548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55549 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55550 soc.cpu.instr_auipc
.sym 55553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 55555 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 55556 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55557 soc.cpu.instr_lui
.sym 55558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55560 soc.cpu.instr_lui
.sym 55561 soc.cpu.instr_auipc
.sym 55562 soc.cpu.mem_rdata_q[18]
.sym 55563 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55567 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55572 soc.cpu.mem_rdata_q[16]
.sym 55573 soc.cpu.instr_auipc
.sym 55574 soc.cpu.instr_lui
.sym 55575 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55580 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 55581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 55584 soc.cpu.reg_out[27]
.sym 55585 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 55586 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 55591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 55597 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55598 soc.cpu.instr_lui
.sym 55599 soc.cpu.instr_auipc
.sym 55602 soc.cpu.instr_auipc
.sym 55603 soc.cpu.mem_rdata_q[17]
.sym 55604 soc.cpu.instr_lui
.sym 55606 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55608 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O_$glb_sr
.sym 55609 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55610 soc.cpu.is_alu_reg_imm
.sym 55611 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 55612 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 55613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 55614 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 55615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55616 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 55621 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 55622 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 55624 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 55625 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 55627 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 55628 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 55631 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 55633 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55634 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55635 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 55636 soc.cpu.instr_auipc
.sym 55637 soc.cpu.decoded_rd[3]
.sym 55638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55640 soc.cpu.cpuregs_waddr[2]
.sym 55641 soc.cpu.instr_jalr
.sym 55642 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55643 soc.cpu.instr_lui
.sym 55644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 55650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55651 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55653 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55655 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 55658 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 55660 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 55661 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 55664 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 55666 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55669 soc.cpu.decoded_imm_j[20]
.sym 55674 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 55675 soc.cpu.is_alu_reg_imm
.sym 55676 soc.cpu.instr_jalr
.sym 55680 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55685 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55686 soc.cpu.decoded_imm_j[20]
.sym 55689 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 55691 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55695 soc.cpu.is_alu_reg_imm
.sym 55696 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 55698 soc.cpu.instr_jalr
.sym 55708 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55710 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 55714 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55716 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55725 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 55726 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 55727 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 55729 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]_$glb_ce
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55732 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 55733 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 55734 soc.cpu.instr_jalr
.sym 55735 soc.cpu.instr_lui
.sym 55736 soc.cpu.decoded_rd[2]
.sym 55737 soc.cpu.decoded_rd[1]
.sym 55738 soc.cpu.decoded_rd[0]
.sym 55739 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 55742 soc.cpu.cpu_state[3]
.sym 55744 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55745 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 55746 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 55748 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55753 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 55754 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55762 soc.cpu.instr_auipc
.sym 55763 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 55765 soc.cpu.mem_rdata_latched[2]
.sym 55785 UART_RX_SB_LUT4_I2_O[3]
.sym 55788 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 55792 soc.cpu.decoded_rd[4]
.sym 55794 soc.cpu.decoded_rd[1]
.sym 55795 soc.cpu.cpu_state[3]
.sym 55797 soc.cpu.decoded_rd[3]
.sym 55799 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 55800 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55801 soc.cpu.decoded_rd[2]
.sym 55802 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55803 soc.cpu.decoded_rd[0]
.sym 55806 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 55807 soc.cpu.decoded_rd[0]
.sym 55808 soc.cpu.cpu_state[3]
.sym 55809 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 55812 soc.cpu.decoded_rd[2]
.sym 55813 soc.cpu.cpu_state[3]
.sym 55814 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 55815 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 55818 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55819 UART_RX_SB_LUT4_I2_O[3]
.sym 55824 soc.cpu.decoded_rd[1]
.sym 55825 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 55826 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 55827 soc.cpu.cpu_state[3]
.sym 55830 soc.cpu.cpu_state[3]
.sym 55831 soc.cpu.decoded_rd[4]
.sym 55832 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 55842 soc.cpu.cpu_state[3]
.sym 55844 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 55845 soc.cpu.decoded_rd[3]
.sym 55852 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55854 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55856 soc.cpu.instr_auipc
.sym 55857 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55858 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55860 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55862 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 55864 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55867 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 55868 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55870 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 55871 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 55872 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 55874 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55875 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55876 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55877 soc.cpu.cpuregs_waddr[4]
.sym 55881 soc.cpu.instr_lui
.sym 55883 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55898 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 55906 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55914 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55917 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 55930 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 55931 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55932 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55975 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55990 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55991 soc.cpu.mem_rdata_q[16]
.sym 55993 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 55995 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 55997 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55998 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55999 soc.cpu.instr_auipc
.sym 56122 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 56514 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56532 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56569 soc.simpleuart.send_pattern[2]
.sym 56570 soc.simpleuart.send_pattern[3]
.sym 56571 soc.simpleuart.send_pattern[4]
.sym 56572 soc.simpleuart.send_pattern[1]
.sym 56573 soc.simpleuart.send_pattern[7]
.sym 56574 soc.simpleuart.send_pattern[5]
.sym 56575 soc.simpleuart.send_pattern[6]
.sym 56576 UART_TX$SB_IO_OUT
.sym 56613 iomem_wdata[7]
.sym 56629 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 56631 UART_TX_SB_DFFESS_Q_S[3]
.sym 56638 UART_TX_SB_DFFESS_Q_S[2]
.sym 56687 UART_TX_SB_DFFESS_Q_S[2]
.sym 56689 iomem_wdata[7]
.sym 56690 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 56691 clk$SB_IO_IN_$glb_clk
.sym 56692 UART_TX_SB_DFFESS_Q_S[3]
.sym 56714 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 56715 iomem_wdata[0]
.sym 56717 iomem_wdata[20]
.sym 56718 iomem_wdata[6]
.sym 56725 UART_TX_SB_DFFESS_Q_S[3]
.sym 56729 iomem_wdata[1]
.sym 56734 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 56745 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 56746 $PACKER_VCC_NET
.sym 56750 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 56752 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 56759 UART_TX_SB_DFFESS_Q_S[2]
.sym 56760 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 56762 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 56763 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 56766 iomem_wdata[2]
.sym 56775 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 56776 soc.simpleuart.send_divcnt[1]
.sym 56778 soc.simpleuart.recv_divcnt[1]
.sym 56782 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 56785 soc.simpleuart.send_divcnt[0]
.sym 56792 soc.simpleuart.recv_divcnt[2]
.sym 56794 soc.simpleuart.recv_divcnt[4]
.sym 56801 soc.simpleuart.recv_divcnt[3]
.sym 56809 soc.simpleuart.send_divcnt[0]
.sym 56816 soc.simpleuart.recv_divcnt[2]
.sym 56819 soc.simpleuart.send_divcnt[0]
.sym 56821 soc.simpleuart.send_divcnt[1]
.sym 56827 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 56833 soc.simpleuart.recv_divcnt[3]
.sym 56840 soc.simpleuart.recv_divcnt[1]
.sym 56843 soc.simpleuart.recv_divcnt[4]
.sym 56851 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 56854 clk$SB_IO_IN_$glb_clk
.sym 56855 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 56866 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 56867 soc.simpleuart_reg_div_do[16]
.sym 56868 soc.simpleuart_reg_div_do[1]
.sym 56869 soc.simpleuart_reg_div_do[0]
.sym 56870 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 56872 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 56873 soc.simpleuart_reg_div_do[7]
.sym 56878 soc.simpleuart_reg_div_do[8]
.sym 56879 iomem_wdata[7]
.sym 56880 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 56882 soc.memory.rdata_0[2]
.sym 56883 iomem_addr[16]
.sym 56886 soc.simpleuart_reg_div_do[6]
.sym 56890 soc.simpleuart_reg_div_do[15]
.sym 56899 soc.simpleuart.send_divcnt[1]
.sym 56915 soc.simpleuart.recv_divcnt[10]
.sym 56920 soc.simpleuart.recv_divcnt[19]
.sym 56921 soc.simpleuart.recv_divcnt[8]
.sym 56922 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56924 soc.simpleuart.recv_divcnt[11]
.sym 56925 soc.simpleuart.recv_divcnt[12]
.sym 56926 soc.simpleuart.recv_divcnt[13]
.sym 56933 soc.simpleuart.recv_divcnt[8]
.sym 56938 soc.simpleuart.recv_divcnt[12]
.sym 56942 soc.simpleuart.recv_divcnt[11]
.sym 56948 soc.simpleuart.recv_divcnt[19]
.sym 56954 soc.simpleuart.recv_divcnt[13]
.sym 56963 soc.simpleuart.recv_divcnt[10]
.sym 56968 soc.simpleuart.send_divcnt[1]
.sym 56973 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 56989 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 56990 $PACKER_VCC_NET
.sym 56991 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 56992 soc.simpleuart_reg_div_do[11]
.sym 56994 soc.simpleuart_reg_div_do[10]
.sym 56995 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 56996 iomem_wdata[10]
.sym 56997 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[11]
.sym 56998 soc.simpleuart_reg_div_do[13]
.sym 56999 iomem_wdata[11]
.sym 57001 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[13]
.sym 57006 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57008 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 57010 iomem_addr[2]
.sym 57013 soc.simpleuart.send_divcnt[13]
.sym 57014 UART_TX_SB_DFFESS_Q_S[3]
.sym 57024 soc.simpleuart.send_divcnt[4]
.sym 57025 soc.simpleuart.send_divcnt[5]
.sym 57030 soc.simpleuart.send_divcnt[2]
.sym 57041 soc.simpleuart.recv_divcnt[21]
.sym 57044 soc.simpleuart.recv_divcnt[16]
.sym 57045 soc.simpleuart.recv_divcnt[17]
.sym 57048 soc.simpleuart.recv_divcnt[20]
.sym 57051 soc.simpleuart.recv_divcnt[23]
.sym 57054 soc.simpleuart.recv_divcnt[21]
.sym 57061 soc.simpleuart.recv_divcnt[20]
.sym 57068 soc.simpleuart.send_divcnt[2]
.sym 57071 soc.simpleuart.recv_divcnt[16]
.sym 57080 soc.simpleuart.send_divcnt[5]
.sym 57084 soc.simpleuart.recv_divcnt[17]
.sym 57091 soc.simpleuart.recv_divcnt[23]
.sym 57098 soc.simpleuart.send_divcnt[4]
.sym 57112 soc.cpu.instr_lui
.sym 57114 soc.simpleuart_reg_div_do[22]
.sym 57116 soc.simpleuart_reg_div_do[16]
.sym 57118 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[20]
.sym 57119 soc.simpleuart_reg_div_do[22]
.sym 57120 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 57122 soc.simpleuart_reg_div_do[17]
.sym 57124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 57125 soc.simpleuart_reg_div_do[17]
.sym 57126 soc.simpleuart.send_divcnt[16]
.sym 57127 soc.memory.wen[1]
.sym 57128 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57130 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 57131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 57133 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 57134 $PACKER_VCC_NET
.sym 57137 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[31]
.sym 57145 soc.simpleuart.send_divcnt[2]
.sym 57149 soc.simpleuart.send_divcnt[6]
.sym 57152 soc.simpleuart.send_divcnt[1]
.sym 57154 soc.simpleuart.send_divcnt[0]
.sym 57156 soc.simpleuart.send_divcnt[5]
.sym 57162 soc.simpleuart.send_divcnt[3]
.sym 57166 soc.simpleuart.send_divcnt[7]
.sym 57171 soc.simpleuart.send_divcnt[4]
.sym 57175 $nextpnr_ICESTORM_LC_46$O
.sym 57178 soc.simpleuart.send_divcnt[0]
.sym 57181 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 57183 soc.simpleuart.send_divcnt[1]
.sym 57187 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 57190 soc.simpleuart.send_divcnt[2]
.sym 57191 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 57193 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 57196 soc.simpleuart.send_divcnt[3]
.sym 57197 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 57199 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 57201 soc.simpleuart.send_divcnt[4]
.sym 57203 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 57205 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 57207 soc.simpleuart.send_divcnt[5]
.sym 57209 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 57211 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 57214 soc.simpleuart.send_divcnt[6]
.sym 57215 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 57217 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 57220 soc.simpleuart.send_divcnt[7]
.sym 57221 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 57223 clk$SB_IO_IN_$glb_clk
.sym 57224 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 57225 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 57226 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[28]
.sym 57227 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 57228 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[25]
.sym 57229 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[29]
.sym 57230 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[24]
.sym 57231 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[30]
.sym 57232 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[26]
.sym 57240 iomem_wdata[0]
.sym 57241 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 57243 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 57244 soc.simpleuart_reg_div_do[30]
.sym 57245 soc.simpleuart.send_divcnt[3]
.sym 57246 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 57249 soc.cpu.reg_out[6]
.sym 57253 soc.simpleuart_reg_div_do[28]
.sym 57254 soc.simpleuart_reg_div_do[23]
.sym 57256 UART_TX_SB_DFFESS_Q_S[2]
.sym 57257 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57261 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 57266 soc.simpleuart.send_divcnt[8]
.sym 57270 soc.simpleuart.send_divcnt[12]
.sym 57271 soc.simpleuart.send_divcnt[13]
.sym 57281 soc.simpleuart.send_divcnt[15]
.sym 57283 soc.simpleuart.send_divcnt[9]
.sym 57285 soc.simpleuart.send_divcnt[11]
.sym 57292 soc.simpleuart.send_divcnt[10]
.sym 57296 soc.simpleuart.send_divcnt[14]
.sym 57298 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 57301 soc.simpleuart.send_divcnt[8]
.sym 57302 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 57304 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 57307 soc.simpleuart.send_divcnt[9]
.sym 57308 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 57310 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 57312 soc.simpleuart.send_divcnt[10]
.sym 57314 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 57316 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 57319 soc.simpleuart.send_divcnt[11]
.sym 57320 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 57322 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 57325 soc.simpleuart.send_divcnt[12]
.sym 57326 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 57328 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 57331 soc.simpleuart.send_divcnt[13]
.sym 57332 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 57334 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 57336 soc.simpleuart.send_divcnt[14]
.sym 57338 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 57340 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 57342 soc.simpleuart.send_divcnt[15]
.sym 57344 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 57346 clk$SB_IO_IN_$glb_clk
.sym 57347 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 57348 soc.memory.wen[1]
.sym 57349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57350 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57351 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[18]
.sym 57352 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 57353 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[31]
.sym 57354 cmd_addr[3]
.sym 57355 soc.memory.wen[0]
.sym 57360 soc.simpleuart.send_divcnt[8]
.sym 57362 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57363 soc.simpleuart.recv_divcnt[26]
.sym 57364 soc.simpleuart.send_divcnt[9]
.sym 57365 iomem_wdata[6]
.sym 57366 soc.simpleuart.send_divcnt[10]
.sym 57368 soc.simpleuart.recv_divcnt[22]
.sym 57369 soc.simpleuart.recv_state[0]
.sym 57370 soc.simpleuart.send_divcnt[12]
.sym 57372 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 57373 iomem_wdata[5]
.sym 57374 soc.cpu.reg_out[12]
.sym 57375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 57377 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 57378 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 57379 soc.memory.rdata_0[2]
.sym 57380 soc.simpleuart_reg_div_do[23]
.sym 57381 soc.simpleuart_reg_div_do[15]
.sym 57382 iomem_addr[16]
.sym 57383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57384 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 57391 soc.simpleuart.send_divcnt[18]
.sym 57392 soc.simpleuart.send_divcnt[19]
.sym 57393 soc.simpleuart.send_divcnt[20]
.sym 57413 soc.simpleuart.send_divcnt[16]
.sym 57414 soc.simpleuart.send_divcnt[17]
.sym 57418 soc.simpleuart.send_divcnt[21]
.sym 57419 soc.simpleuart.send_divcnt[22]
.sym 57420 soc.simpleuart.send_divcnt[23]
.sym 57421 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 57423 soc.simpleuart.send_divcnt[16]
.sym 57425 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 57427 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 57429 soc.simpleuart.send_divcnt[17]
.sym 57431 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 57433 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 57436 soc.simpleuart.send_divcnt[18]
.sym 57437 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 57439 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 57442 soc.simpleuart.send_divcnt[19]
.sym 57443 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 57445 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 57448 soc.simpleuart.send_divcnt[20]
.sym 57449 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 57451 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 57453 soc.simpleuart.send_divcnt[21]
.sym 57455 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 57457 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 57459 soc.simpleuart.send_divcnt[22]
.sym 57461 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 57463 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 57465 soc.simpleuart.send_divcnt[23]
.sym 57467 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 57469 clk$SB_IO_IN_$glb_clk
.sym 57470 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 57472 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 57473 soc.simpleuart_reg_div_do[23]
.sym 57474 UART_TX_SB_DFFESS_Q_S[2]
.sym 57478 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 57484 cmd_addr[3]
.sym 57485 soc.simpleuart.send_divcnt[21]
.sym 57486 $PACKER_VCC_NET
.sym 57487 soc.simpleuart.recv_divcnt[31]
.sym 57489 soc.simpleuart.send_divcnt[18]
.sym 57491 soc.simpleuart.send_divcnt[19]
.sym 57492 iomem_wdata[9]
.sym 57493 soc.simpleuart.send_divcnt[20]
.sym 57496 soc.cpu.instr_lui
.sym 57499 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57500 soc.cpu.next_pc[5]
.sym 57501 soc.cpu.mem_la_firstword_xfer
.sym 57503 iomem_wstrb[0]
.sym 57506 UART_TX_SB_DFFESS_Q_S[3]
.sym 57507 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 57517 soc.simpleuart.send_divcnt[29]
.sym 57520 soc.simpleuart.send_divcnt[24]
.sym 57522 soc.simpleuart.send_divcnt[26]
.sym 57523 soc.simpleuart.send_divcnt[27]
.sym 57532 soc.simpleuart.send_divcnt[28]
.sym 57535 soc.simpleuart.send_divcnt[31]
.sym 57537 soc.simpleuart.send_divcnt[25]
.sym 57542 soc.simpleuart.send_divcnt[30]
.sym 57544 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 57546 soc.simpleuart.send_divcnt[24]
.sym 57548 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 57550 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 57552 soc.simpleuart.send_divcnt[25]
.sym 57554 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 57556 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 57558 soc.simpleuart.send_divcnt[26]
.sym 57560 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 57562 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 57564 soc.simpleuart.send_divcnt[27]
.sym 57566 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 57568 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 57571 soc.simpleuart.send_divcnt[28]
.sym 57572 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 57574 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 57577 soc.simpleuart.send_divcnt[29]
.sym 57578 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 57580 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 57582 soc.simpleuart.send_divcnt[30]
.sym 57584 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 57587 soc.simpleuart.send_divcnt[31]
.sym 57590 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 57592 clk$SB_IO_IN_$glb_clk
.sym 57593 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 57596 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 57598 soc.simpleuart_reg_div_do[15]
.sym 57599 soc.simpleuart_reg_div_do[14]
.sym 57606 soc.simpleuart.send_divcnt[24]
.sym 57607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 57609 UART_TX_SB_DFFESS_Q_S[2]
.sym 57610 soc.simpleuart.send_divcnt[25]
.sym 57612 soc.simpleuart.send_divcnt[26]
.sym 57614 soc.simpleuart.send_divcnt[27]
.sym 57616 soc.simpleuart.send_divcnt[28]
.sym 57617 soc.simpleuart_reg_div_do[23]
.sym 57619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 57620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 57622 $PACKER_VCC_NET
.sym 57623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 57624 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57626 $PACKER_VCC_NET
.sym 57627 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 57629 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 57637 UART_RX_SB_LUT4_I2_O[3]
.sym 57647 soc.simpleuart.send_dummy
.sym 57650 soc.cpu.pcpi_rs2[28]
.sym 57653 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 57657 UART_TX_SB_DFFESS_Q_S[1]
.sym 57661 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 57663 iomem_wstrb[0]
.sym 57680 UART_TX_SB_DFFESS_Q_S[1]
.sym 57681 soc.simpleuart.send_dummy
.sym 57688 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 57689 UART_RX_SB_LUT4_I2_O[3]
.sym 57693 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 57701 soc.cpu.pcpi_rs2[28]
.sym 57705 iomem_wstrb[0]
.sym 57706 UART_TX_SB_DFFESS_Q_S[1]
.sym 57707 soc.simpleuart.send_dummy
.sym 57714 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 57715 clk$SB_IO_IN_$glb_clk
.sym 57716 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57717 soc.cpu.next_pc[4]
.sym 57718 soc.spimem_rdata[2]
.sym 57721 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 57724 soc.spimem_rdata[0]
.sym 57727 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 57729 iomem_wdata[27]
.sym 57731 iomem_wdata[14]
.sym 57732 flash_clk_SB_LUT4_I1_I2[3]
.sym 57735 iomem_wdata[13]
.sym 57738 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 57739 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 57740 iomem_wdata[15]
.sym 57741 soc.cpu.reg_out[6]
.sym 57742 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57745 soc.spimemio.buffer[2]
.sym 57748 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 57749 iomem_wdata[8]
.sym 57750 iomem_addr[16]
.sym 57751 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 57770 soc.cpu.next_pc[5]
.sym 57772 soc.cpu.next_pc[3]
.sym 57773 soc.cpu.mem_la_firstword_xfer
.sym 57777 soc.cpu.next_pc[2]
.sym 57782 soc.cpu.next_pc[4]
.sym 57786 $PACKER_VCC_NET
.sym 57790 $nextpnr_ICESTORM_LC_7$I3
.sym 57792 soc.cpu.next_pc[2]
.sym 57793 soc.cpu.mem_la_firstword_xfer
.sym 57796 $nextpnr_ICESTORM_LC_7$COUT
.sym 57799 $PACKER_VCC_NET
.sym 57800 $nextpnr_ICESTORM_LC_7$I3
.sym 57802 $nextpnr_ICESTORM_LC_8$I3
.sym 57804 soc.cpu.next_pc[3]
.sym 57808 $nextpnr_ICESTORM_LC_8$COUT
.sym 57811 $PACKER_VCC_NET
.sym 57812 $nextpnr_ICESTORM_LC_8$I3
.sym 57814 $nextpnr_ICESTORM_LC_9$I3
.sym 57816 soc.cpu.next_pc[4]
.sym 57820 $nextpnr_ICESTORM_LC_9$COUT
.sym 57823 $PACKER_VCC_NET
.sym 57824 $nextpnr_ICESTORM_LC_9$I3
.sym 57826 $nextpnr_ICESTORM_LC_10$I3
.sym 57828 soc.cpu.next_pc[5]
.sym 57832 $nextpnr_ICESTORM_LC_10$COUT
.sym 57835 $PACKER_VCC_NET
.sym 57836 $nextpnr_ICESTORM_LC_10$I3
.sym 57840 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 57841 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 57843 soc.cpu.next_pc[2]
.sym 57844 soc.cpu.next_pc[6]
.sym 57845 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 57846 soc.cpu.reg_out[6]
.sym 57852 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 57856 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 57857 UART_RX_SB_LUT4_I2_O[3]
.sym 57858 iomem_addr[6]
.sym 57859 iomem_wdata[31]
.sym 57860 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 57863 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 57864 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 57865 soc.cpu.next_pc[17]
.sym 57866 soc.cpu.next_pc[11]
.sym 57867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 57868 soc.cpu.next_pc[13]
.sym 57869 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 57870 soc.cpu.reg_out[12]
.sym 57871 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57873 iomem_addr[16]
.sym 57874 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 57875 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 57876 $nextpnr_ICESTORM_LC_10$COUT
.sym 57894 $PACKER_VCC_NET
.sym 57898 soc.cpu.next_pc[8]
.sym 57899 soc.cpu.next_pc[7]
.sym 57901 soc.cpu.next_pc[6]
.sym 57903 soc.cpu.next_pc[9]
.sym 57913 $nextpnr_ICESTORM_LC_11$I3
.sym 57916 soc.cpu.next_pc[6]
.sym 57919 $nextpnr_ICESTORM_LC_11$COUT
.sym 57921 $PACKER_VCC_NET
.sym 57923 $nextpnr_ICESTORM_LC_11$I3
.sym 57925 $nextpnr_ICESTORM_LC_12$I3
.sym 57928 soc.cpu.next_pc[7]
.sym 57931 $nextpnr_ICESTORM_LC_12$COUT
.sym 57933 $PACKER_VCC_NET
.sym 57935 $nextpnr_ICESTORM_LC_12$I3
.sym 57937 $nextpnr_ICESTORM_LC_13$I3
.sym 57939 soc.cpu.next_pc[8]
.sym 57943 $nextpnr_ICESTORM_LC_13$COUT
.sym 57945 $PACKER_VCC_NET
.sym 57947 $nextpnr_ICESTORM_LC_13$I3
.sym 57949 $nextpnr_ICESTORM_LC_14$I3
.sym 57952 soc.cpu.next_pc[9]
.sym 57955 $nextpnr_ICESTORM_LC_14$COUT
.sym 57957 $PACKER_VCC_NET
.sym 57959 $nextpnr_ICESTORM_LC_14$I3
.sym 57967 cmd_addr[0]
.sym 57969 soc.cpu.next_pc[9]
.sym 57974 $PACKER_GND_NET
.sym 57976 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 57977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 57979 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 57980 iomem_rdata_SB_DFFESR_Q_E
.sym 57983 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 57984 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 57987 iomem_wstrb[0]
.sym 57988 soc.cpu.next_pc[16]
.sym 57989 soc.cpu.next_pc[2]
.sym 57990 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 57991 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 57992 soc.cpu.trap_SB_LUT4_I2_O
.sym 57993 soc.cpu.trap_SB_LUT4_I2_O
.sym 57994 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 57995 soc.cpu.instr_lui
.sym 57996 soc.cpu.next_pc[5]
.sym 57997 soc.cpu.decoded_imm[0]
.sym 57998 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 57999 $nextpnr_ICESTORM_LC_14$COUT
.sym 58017 soc.cpu.next_pc[12]
.sym 58023 soc.cpu.next_pc[10]
.sym 58026 soc.cpu.next_pc[11]
.sym 58027 $PACKER_VCC_NET
.sym 58028 soc.cpu.next_pc[13]
.sym 58036 $nextpnr_ICESTORM_LC_15$I3
.sym 58038 soc.cpu.next_pc[10]
.sym 58042 $nextpnr_ICESTORM_LC_15$COUT
.sym 58045 $PACKER_VCC_NET
.sym 58046 $nextpnr_ICESTORM_LC_15$I3
.sym 58048 $nextpnr_ICESTORM_LC_16$I3
.sym 58051 soc.cpu.next_pc[11]
.sym 58054 $nextpnr_ICESTORM_LC_16$COUT
.sym 58057 $PACKER_VCC_NET
.sym 58058 $nextpnr_ICESTORM_LC_16$I3
.sym 58060 $nextpnr_ICESTORM_LC_17$I3
.sym 58063 soc.cpu.next_pc[12]
.sym 58066 $nextpnr_ICESTORM_LC_17$COUT
.sym 58069 $PACKER_VCC_NET
.sym 58070 $nextpnr_ICESTORM_LC_17$I3
.sym 58072 $nextpnr_ICESTORM_LC_18$I3
.sym 58074 soc.cpu.next_pc[13]
.sym 58078 $nextpnr_ICESTORM_LC_18$COUT
.sym 58081 $PACKER_VCC_NET
.sym 58082 $nextpnr_ICESTORM_LC_18$I3
.sym 58086 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 58088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 58090 iomem_addr[16]
.sym 58091 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58099 flash_clk_SB_LUT4_I1_I2[0]
.sym 58103 iomem_rdata_SB_DFFESR_Q_E
.sym 58105 iomem_wdata[22]
.sym 58108 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 58109 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 58110 $PACKER_VCC_NET
.sym 58111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 58112 soc.cpu.pcpi_rs2[28]
.sym 58113 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58114 iomem_wdata[21]
.sym 58115 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 58116 soc.cpu.cpu_state[4]
.sym 58117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 58118 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 58119 soc.cpu.decoded_imm[3]
.sym 58120 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 58121 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 58122 $nextpnr_ICESTORM_LC_18$COUT
.sym 58128 $PACKER_VCC_NET
.sym 58134 soc.cpu.next_pc[14]
.sym 58135 soc.cpu.next_pc[17]
.sym 58148 soc.cpu.next_pc[16]
.sym 58158 soc.cpu.next_pc[15]
.sym 58159 $nextpnr_ICESTORM_LC_19$I3
.sym 58161 soc.cpu.next_pc[14]
.sym 58165 $nextpnr_ICESTORM_LC_19$COUT
.sym 58168 $PACKER_VCC_NET
.sym 58169 $nextpnr_ICESTORM_LC_19$I3
.sym 58171 $nextpnr_ICESTORM_LC_20$I3
.sym 58174 soc.cpu.next_pc[15]
.sym 58177 $nextpnr_ICESTORM_LC_20$COUT
.sym 58180 $PACKER_VCC_NET
.sym 58181 $nextpnr_ICESTORM_LC_20$I3
.sym 58183 $nextpnr_ICESTORM_LC_21$I3
.sym 58185 soc.cpu.next_pc[16]
.sym 58189 $nextpnr_ICESTORM_LC_21$COUT
.sym 58192 $PACKER_VCC_NET
.sym 58193 $nextpnr_ICESTORM_LC_21$I3
.sym 58195 $nextpnr_ICESTORM_LC_22$I3
.sym 58197 soc.cpu.next_pc[17]
.sym 58201 $nextpnr_ICESTORM_LC_22$COUT
.sym 58204 $PACKER_VCC_NET
.sym 58205 $nextpnr_ICESTORM_LC_22$I3
.sym 58209 iomem_wdata[21]
.sym 58210 iomem_wdata[12]
.sym 58211 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 58213 iomem_wdata[28]
.sym 58214 iomem_wdata[16]
.sym 58215 iomem_wdata[24]
.sym 58216 iomem_wdata[8]
.sym 58221 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 58223 iomem_wdata[15]
.sym 58225 iomem_wdata[14]
.sym 58226 soc.cpu.irq_pending[8]
.sym 58227 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 58228 iomem_wdata[13]
.sym 58229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 58232 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 58233 soc.cpu.reg_out[12]
.sym 58235 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 58236 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 58237 iomem_addr[16]
.sym 58238 iomem_wdata[24]
.sym 58239 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58240 iomem_wdata[8]
.sym 58241 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 58243 soc.cpu.next_pc[19]
.sym 58245 $nextpnr_ICESTORM_LC_22$COUT
.sym 58250 soc.cpu.next_pc[19]
.sym 58270 $PACKER_VCC_NET
.sym 58273 soc.cpu.next_pc[18]
.sym 58275 soc.cpu.next_pc[20]
.sym 58279 soc.cpu.next_pc[21]
.sym 58282 $nextpnr_ICESTORM_LC_23$I3
.sym 58284 soc.cpu.next_pc[18]
.sym 58288 $nextpnr_ICESTORM_LC_23$COUT
.sym 58290 $PACKER_VCC_NET
.sym 58292 $nextpnr_ICESTORM_LC_23$I3
.sym 58294 $nextpnr_ICESTORM_LC_24$I3
.sym 58297 soc.cpu.next_pc[19]
.sym 58300 $nextpnr_ICESTORM_LC_24$COUT
.sym 58302 $PACKER_VCC_NET
.sym 58304 $nextpnr_ICESTORM_LC_24$I3
.sym 58306 $nextpnr_ICESTORM_LC_25$I3
.sym 58309 soc.cpu.next_pc[20]
.sym 58312 $nextpnr_ICESTORM_LC_25$COUT
.sym 58314 $PACKER_VCC_NET
.sym 58316 $nextpnr_ICESTORM_LC_25$I3
.sym 58318 $nextpnr_ICESTORM_LC_26$I3
.sym 58321 soc.cpu.next_pc[21]
.sym 58324 $nextpnr_ICESTORM_LC_26$COUT
.sym 58326 $PACKER_VCC_NET
.sym 58328 $nextpnr_ICESTORM_LC_26$I3
.sym 58334 soc.cpu.reg_out[3]
.sym 58338 soc.cpu.reg_out[12]
.sym 58340 soc.simpleuart_reg_div_do[16]
.sym 58341 iomem_wdata[16]
.sym 58342 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 58344 iomem_addr[17]
.sym 58346 iomem_wdata[19]
.sym 58348 iomem_addr[5]
.sym 58349 soc.cpu.next_pc[12]
.sym 58350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 58352 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58353 soc.cpu.next_pc[15]
.sym 58355 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 58356 soc.cpu.reg_out[16]
.sym 58358 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 58359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 58360 iomem_wdata[28]
.sym 58361 soc.cpu.reg_out[12]
.sym 58362 iomem_wdata[16]
.sym 58363 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 58364 soc.cpu.next_pc[17]
.sym 58365 soc.cpu.pcpi_rs2[24]
.sym 58366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 58367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 58368 $nextpnr_ICESTORM_LC_26$COUT
.sym 58374 soc.cpu.next_pc[24]
.sym 58382 $PACKER_VCC_NET
.sym 58386 soc.cpu.next_pc[25]
.sym 58389 $PACKER_VCC_NET
.sym 58395 soc.cpu.next_pc[23]
.sym 58397 soc.cpu.next_pc[22]
.sym 58405 $nextpnr_ICESTORM_LC_27$I3
.sym 58407 soc.cpu.next_pc[22]
.sym 58411 $nextpnr_ICESTORM_LC_27$COUT
.sym 58413 $PACKER_VCC_NET
.sym 58415 $nextpnr_ICESTORM_LC_27$I3
.sym 58417 $nextpnr_ICESTORM_LC_28$I3
.sym 58420 soc.cpu.next_pc[23]
.sym 58423 $nextpnr_ICESTORM_LC_28$COUT
.sym 58425 $PACKER_VCC_NET
.sym 58427 $nextpnr_ICESTORM_LC_28$I3
.sym 58429 $nextpnr_ICESTORM_LC_29$I3
.sym 58431 soc.cpu.next_pc[24]
.sym 58435 $nextpnr_ICESTORM_LC_29$COUT
.sym 58437 $PACKER_VCC_NET
.sym 58439 $nextpnr_ICESTORM_LC_29$I3
.sym 58441 $nextpnr_ICESTORM_LC_30$I3
.sym 58444 soc.cpu.next_pc[25]
.sym 58447 $nextpnr_ICESTORM_LC_30$COUT
.sym 58449 $PACKER_VCC_NET
.sym 58451 $nextpnr_ICESTORM_LC_30$I3
.sym 58455 soc.cpu.reg_out[23]
.sym 58456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 58457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 58458 soc.cpu.reg_out[27]
.sym 58459 soc.cpu.reg_out[18]
.sym 58460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 58461 soc.cpu.reg_out[16]
.sym 58462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 58466 $PACKER_VCC_NET
.sym 58467 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 58468 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 58469 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 58472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 58473 iomem_wdata[20]
.sym 58474 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 58475 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 58476 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 58477 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 58478 soc.cpu.reg_out[3]
.sym 58479 soc.cpu.instr_lui
.sym 58480 soc.cpu.next_pc[16]
.sym 58481 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 58482 soc.cpu.cpuregs_raddr2[2]
.sym 58483 iomem_wstrb[0]
.sym 58484 soc.cpu.trap_SB_LUT4_I2_O
.sym 58485 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 58488 soc.cpu.decoded_imm[0]
.sym 58489 soc.mem_rdata[19]
.sym 58490 soc.cpu.cpuregs_raddr2[0]
.sym 58491 $nextpnr_ICESTORM_LC_30$COUT
.sym 58507 soc.cpu.next_pc[26]
.sym 58517 soc.cpu.next_pc[27]
.sym 58519 soc.cpu.next_pc[28]
.sym 58521 soc.cpu.next_pc[29]
.sym 58527 $PACKER_VCC_NET
.sym 58528 $nextpnr_ICESTORM_LC_31$I3
.sym 58531 soc.cpu.next_pc[26]
.sym 58534 $nextpnr_ICESTORM_LC_31$COUT
.sym 58536 $PACKER_VCC_NET
.sym 58538 $nextpnr_ICESTORM_LC_31$I3
.sym 58540 $nextpnr_ICESTORM_LC_32$I3
.sym 58542 soc.cpu.next_pc[27]
.sym 58546 $nextpnr_ICESTORM_LC_32$COUT
.sym 58548 $PACKER_VCC_NET
.sym 58550 $nextpnr_ICESTORM_LC_32$I3
.sym 58552 $nextpnr_ICESTORM_LC_33$I3
.sym 58554 soc.cpu.next_pc[28]
.sym 58558 $nextpnr_ICESTORM_LC_33$COUT
.sym 58560 $PACKER_VCC_NET
.sym 58562 $nextpnr_ICESTORM_LC_33$I3
.sym 58564 $nextpnr_ICESTORM_LC_34$I3
.sym 58567 soc.cpu.next_pc[29]
.sym 58570 $nextpnr_ICESTORM_LC_34$COUT
.sym 58572 $PACKER_VCC_NET
.sym 58574 $nextpnr_ICESTORM_LC_34$I3
.sym 58578 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[2]
.sym 58579 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 58580 soc.cpu.reg_out[20]
.sym 58581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 58582 soc.cpu.reg_out[17]
.sym 58583 soc.cpu.reg_out[31]
.sym 58584 soc.cpu.reg_out[29]
.sym 58585 soc.cpu.next_pc[28]
.sym 58588 soc.cpu.instr_lui
.sym 58590 soc.cpu.cpu_state[6]
.sym 58591 soc.cpu.next_pc[24]
.sym 58592 soc.cpu.next_pc[22]
.sym 58594 soc.cpu.next_pc[25]
.sym 58595 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 58597 soc.cpu.cpu_state[6]
.sym 58598 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 58602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 58603 soc.cpu.decoded_imm[3]
.sym 58604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 58605 soc.cpu.reg_out[31]
.sym 58607 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 58608 soc.cpu.pcpi_rs2[28]
.sym 58609 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 58610 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 58611 soc.cpu.mem_do_rinst
.sym 58612 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 58613 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 58614 $nextpnr_ICESTORM_LC_34$COUT
.sym 58619 soc.cpu.next_pc[30]
.sym 58621 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 58622 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 58624 soc.cpu.reg_out[17]
.sym 58626 soc.cpu.next_pc[31]
.sym 58630 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58631 soc.cpu.reg_out[18]
.sym 58632 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58633 soc.cpu.reg_out[16]
.sym 58634 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 58635 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58636 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 58637 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 58640 soc.cpu.cpuregs_raddr2[4]
.sym 58642 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 58643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 58644 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 58645 soc.cpu.reg_out[20]
.sym 58647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 58651 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 58654 soc.cpu.next_pc[30]
.sym 58658 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 58659 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 58660 soc.cpu.next_pc[31]
.sym 58661 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 58664 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58666 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 58667 soc.cpu.reg_out[20]
.sym 58670 soc.cpu.cpuregs_raddr2[4]
.sym 58671 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58673 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 58676 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58677 soc.cpu.reg_out[17]
.sym 58679 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 58683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 58684 soc.cpu.reg_out[18]
.sym 58685 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58689 soc.cpu.reg_out[16]
.sym 58690 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58691 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 58694 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 58696 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 58697 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58698 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58699 clk$SB_IO_IN_$glb_clk
.sym 58701 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58702 soc.cpu.cpuregs_raddr2[2]
.sym 58703 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 58704 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 58705 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[3]
.sym 58706 soc.cpu.cpuregs_raddr2[4]
.sym 58707 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[0]
.sym 58708 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[3]
.sym 58712 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 58714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 58715 soc.cpu.next_pc[18]
.sym 58718 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 58719 soc.cpu.next_pc[20]
.sym 58720 soc.cpu.cpuregs_waddr[4]
.sym 58723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 58724 soc.cpu.reg_out[20]
.sym 58725 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 58726 soc.cpu.cpu_state[4]
.sym 58727 soc.cpu.next_pc[19]
.sym 58728 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 58729 soc.cpu.reg_out[17]
.sym 58731 soc.cpu.cpuregs_raddr1[1]
.sym 58732 soc.cpu.reg_out[27]
.sym 58733 soc.cpu.reg_out[29]
.sym 58735 soc.cpu.decoded_imm_j[5]
.sym 58742 soc.cpu.cpuregs_raddr1[0]
.sym 58744 soc.cpu.cpuregs_raddr2[1]
.sym 58746 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 58749 soc.cpu.cpuregs_raddr1[1]
.sym 58750 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[2]
.sym 58752 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 58753 soc.cpu.cpuregs_waddr[0]
.sym 58754 soc.cpu.cpuregs_raddr2[0]
.sym 58755 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 58756 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 58757 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[2]
.sym 58758 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 58759 soc.cpu.cpuregs_raddr2[2]
.sym 58760 soc.cpu.cpuregs_raddr2[0]
.sym 58761 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_LUT4_O_I3[2]
.sym 58762 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 58765 soc.cpu.cpuregs.wen
.sym 58766 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58767 soc.cpu.cpuregs_waddr[3]
.sym 58769 soc.cpu.cpuregs_waddr[2]
.sym 58770 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[3]
.sym 58771 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 58775 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 58776 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58777 soc.cpu.cpuregs_raddr2[0]
.sym 58781 soc.cpu.cpuregs.wen
.sym 58788 soc.cpu.cpuregs_raddr2[2]
.sym 58789 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 58790 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58793 soc.cpu.cpuregs_raddr1[1]
.sym 58794 soc.cpu.cpuregs_raddr1[0]
.sym 58795 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_LUT4_O_I3[2]
.sym 58799 soc.cpu.cpuregs_raddr2[1]
.sym 58801 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 58802 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58805 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58806 soc.cpu.cpuregs_waddr[0]
.sym 58807 soc.cpu.cpuregs_raddr2[0]
.sym 58808 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 58811 soc.cpu.cpuregs_waddr[2]
.sym 58812 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[3]
.sym 58813 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[2]
.sym 58814 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 58817 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 58818 soc.cpu.cpuregs_waddr[3]
.sym 58819 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[2]
.sym 58820 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 58822 clk$SB_IO_IN_$glb_clk
.sym 58823 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 58824 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 58825 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 58826 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 58827 soc.cpu.cpuregs_raddr2[3]
.sym 58828 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 58829 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 58830 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 58831 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 58836 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 58838 soc.cpu.cpuregs_raddr2[1]
.sym 58843 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58846 soc.cpu.cpuregs_raddr2[0]
.sym 58850 soc.cpu.instr_lui
.sym 58851 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 58852 soc.cpu.pcpi_rs2[24]
.sym 58853 soc.cpu.cpuregs_waddr[3]
.sym 58854 soc.cpu.cpuregs_waddr[3]
.sym 58855 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 58857 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 58858 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 58859 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 58865 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58866 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 58868 soc.cpu.cpuregs_raddr1[1]
.sym 58873 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 58874 soc.cpu.cpuregs_waddr[0]
.sym 58875 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 58876 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 58880 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[3]
.sym 58881 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 58884 soc.cpu.cpuregs_raddr2[3]
.sym 58887 soc.cpu.cpuregs_waddr[2]
.sym 58888 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 58889 soc.cpu.cpuregs_raddr1[0]
.sym 58890 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 58896 soc.cpu.cpuregs_raddr1[2]
.sym 58899 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 58904 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 58905 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58907 soc.cpu.cpuregs_raddr1[2]
.sym 58910 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58911 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 58912 soc.cpu.cpuregs_waddr[0]
.sym 58913 soc.cpu.cpuregs_raddr1[0]
.sym 58916 soc.cpu.cpuregs_raddr1[0]
.sym 58917 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58918 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 58922 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 58924 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58925 soc.cpu.cpuregs_raddr1[1]
.sym 58928 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 58929 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[3]
.sym 58930 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 58931 soc.cpu.cpuregs_waddr[2]
.sym 58934 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58936 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 58937 soc.cpu.cpuregs_raddr2[3]
.sym 58942 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 58944 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 58945 clk$SB_IO_IN_$glb_clk
.sym 58947 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 58948 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 58949 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 58950 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 58951 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 58952 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 58953 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 58954 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 58955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 58959 soc.cpu.decoded_imm_j[20]
.sym 58960 soc.cpu.reg_out[26]
.sym 58963 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 58964 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 58965 UART_RX_SB_LUT4_I2_O[3]
.sym 58967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 58968 soc.cpu.next_pc[26]
.sym 58971 soc.cpu.instr_lui
.sym 58972 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 58973 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 58975 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 58976 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 58978 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 58979 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 58980 soc.cpu.decoded_imm[0]
.sym 58981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 58982 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 58988 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 58990 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 58992 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 58993 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 58994 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 58996 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59002 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 59003 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 59007 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 59009 soc.cpu.mem_rdata_latched[2]
.sym 59013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59014 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59015 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59016 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 59017 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 59021 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 59022 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 59023 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 59024 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 59028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59029 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59030 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59035 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59036 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59039 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 59045 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 59047 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59048 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59051 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59053 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 59058 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59060 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 59064 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59065 soc.cpu.mem_rdata_latched[2]
.sym 59066 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 59067 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59068 clk$SB_IO_IN_$glb_clk
.sym 59070 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 59071 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 59072 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59073 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 59074 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59075 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59076 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 59077 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 59082 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 59083 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59084 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 59086 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 59088 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59089 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 59090 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59091 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 59092 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 59093 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59094 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 59095 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59096 soc.cpu.mem_rdata_latched[1]
.sym 59097 soc.cpu.mem_do_rinst
.sym 59098 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59099 soc.cpu.pcpi_rs2[28]
.sym 59103 soc.cpu.mem_do_rinst
.sym 59104 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59105 soc.cpu.reg_out[31]
.sym 59112 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59113 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 59123 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 59124 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59125 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 59126 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59127 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59128 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59129 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 59130 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59132 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59133 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59137 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59138 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59139 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59140 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59141 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59142 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 59145 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 59147 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59150 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 59151 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 59153 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 59156 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59159 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59162 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59163 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59164 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59165 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 59168 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59169 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59174 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59175 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59176 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59177 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59180 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59181 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59182 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 59183 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 59186 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59188 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59193 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59194 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59195 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 59196 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59197 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 59198 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59199 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59200 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 59202 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 59205 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59206 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59207 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 59208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 59209 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 59212 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59214 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59216 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59217 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59218 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 59220 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 59221 soc.cpu.instr_lui
.sym 59224 soc.cpu.reg_out[27]
.sym 59226 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59227 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59228 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59235 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59236 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59237 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 59238 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 59239 soc.cpu.mem_rdata_latched[2]
.sym 59240 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 59241 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 59243 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59245 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 59246 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 59248 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59249 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 59251 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59252 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59253 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59254 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 59255 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 59256 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59260 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 59261 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 59267 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59268 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 59269 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 59270 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 59274 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59276 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59279 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 59280 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 59281 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 59282 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 59285 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59286 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 59287 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 59288 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 59291 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59294 soc.cpu.mem_rdata_latched[2]
.sym 59297 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59298 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59299 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59300 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59303 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 59304 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 59305 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 59306 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59309 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59310 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 59311 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 59312 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 59316 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 59317 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59318 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59319 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59320 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 59321 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 59322 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59323 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59328 soc.cpu.reg_out[26]
.sym 59329 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59330 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59331 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59332 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 59333 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 59334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59335 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 59336 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59337 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59340 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 59341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59343 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 59345 soc.cpu.cpuregs_waddr[3]
.sym 59346 soc.cpu.instr_lui
.sym 59347 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59348 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 59349 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59350 UART_RX_SB_LUT4_I2_O[3]
.sym 59351 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 59357 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59358 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59360 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59361 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 59362 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59363 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59364 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59365 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59366 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59368 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59371 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 59373 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59376 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59380 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59381 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 59385 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59386 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59390 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 59391 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59392 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59397 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59399 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59404 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59405 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59408 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59409 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59411 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59415 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59417 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 59420 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59421 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59422 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 59427 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59429 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59432 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 59433 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 59434 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59436 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59439 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 59440 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 59441 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59442 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59443 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59444 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59445 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 59446 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 59447 $PACKER_GND_NET
.sym 59448 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 59451 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 59453 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 59455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 59457 UART_RX_SB_LUT4_I2_O[3]
.sym 59458 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 59459 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 59460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59461 soc.cpu.mem_rdata_latched[2]
.sym 59463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59465 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59466 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59467 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59468 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59469 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59470 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59471 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59473 soc.cpu.is_alu_reg_imm
.sym 59474 soc.cpu.instr_lui
.sym 59480 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59481 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59483 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 59484 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 59487 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 59488 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59489 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59491 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59492 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59494 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59495 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59496 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59497 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59498 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 59499 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59500 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59501 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59502 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59504 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 59507 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59510 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 59511 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 59513 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 59514 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 59515 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59516 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 59519 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59522 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59525 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 59526 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59528 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59531 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 59532 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 59533 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59534 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 59537 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59543 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59544 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59549 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59550 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 59551 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59552 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59555 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59556 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 59557 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59558 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59559 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59562 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 59563 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59564 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59565 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 59566 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 59567 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59568 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 59569 soc.cpu.decoded_rd[4]
.sym 59574 soc.cpu.cpu_state[6]
.sym 59578 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59579 soc.cpu.cpu_state[6]
.sym 59581 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59582 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59583 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 59584 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 59585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 59588 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59590 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 59595 soc.cpu.mem_rdata_latched[1]
.sym 59596 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 59603 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59606 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 59607 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59610 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59611 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59612 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59613 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59614 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59615 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59616 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59617 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59619 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 59620 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59621 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59623 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 59624 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59625 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59626 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59627 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59628 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59629 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59630 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59631 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59632 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59636 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59637 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59638 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59643 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59644 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59645 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59648 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59649 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59650 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59651 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59654 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59655 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59656 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59657 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59660 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 59661 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59662 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 59663 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59666 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59667 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 59668 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59669 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 59672 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 59673 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59674 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59675 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 59678 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 59680 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59681 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59682 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59683 clk$SB_IO_IN_$glb_clk
.sym 59685 soc.cpu.decoded_rd[3]
.sym 59686 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 59687 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59689 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 59690 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59692 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59701 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59702 soc.cpu.decoded_rd[4]
.sym 59703 soc.cpu.mem_rdata_q[17]
.sym 59705 soc.cpu.cpu_state[0]
.sym 59706 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59708 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59712 soc.cpu.instr_lui
.sym 59715 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59719 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 59728 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59735 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59737 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59738 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59739 soc.cpu.mem_rdata_latched[2]
.sym 59740 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59741 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59745 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 59747 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59751 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 59752 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59753 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59756 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 59757 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59759 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59760 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 59761 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59762 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59765 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59767 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59768 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59771 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59774 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 59777 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59780 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59790 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59792 soc.cpu.mem_rdata_latched[2]
.sym 59801 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 59802 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59804 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 59805 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 59806 clk$SB_IO_IN_$glb_clk
.sym 59821 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59823 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 59825 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59827 soc.cpu.decoded_rd[3]
.sym 59829 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59841 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60374 UART_TX$SB_IO_OUT
.sym 60398 UART_TX$SB_IO_OUT
.sym 60432 $PACKER_VCC_NET
.sym 60441 iomem_wdata[3]
.sym 60442 iomem_wdata[0]
.sym 60443 iomem_wdata[6]
.sym 60444 iomem_wdata[5]
.sym 60445 UART_TX_SB_DFFESS_Q_S[3]
.sym 60448 soc.simpleuart.send_pattern[8]
.sym 60449 iomem_wdata[1]
.sym 60451 soc.simpleuart.send_pattern[4]
.sym 60452 soc.simpleuart.send_pattern[1]
.sym 60453 soc.simpleuart.send_pattern[7]
.sym 60455 soc.simpleuart.send_pattern[6]
.sym 60456 iomem_wdata[2]
.sym 60458 soc.simpleuart.send_pattern[3]
.sym 60459 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 60462 soc.simpleuart.send_pattern[5]
.sym 60465 soc.simpleuart.send_pattern[2]
.sym 60468 UART_TX_SB_DFFESS_Q_S[2]
.sym 60469 iomem_wdata[4]
.sym 60474 UART_TX_SB_DFFESS_Q_S[2]
.sym 60475 iomem_wdata[1]
.sym 60477 soc.simpleuart.send_pattern[3]
.sym 60481 UART_TX_SB_DFFESS_Q_S[2]
.sym 60482 soc.simpleuart.send_pattern[4]
.sym 60483 iomem_wdata[2]
.sym 60486 iomem_wdata[3]
.sym 60487 soc.simpleuart.send_pattern[5]
.sym 60488 UART_TX_SB_DFFESS_Q_S[2]
.sym 60492 soc.simpleuart.send_pattern[2]
.sym 60493 UART_TX_SB_DFFESS_Q_S[2]
.sym 60494 iomem_wdata[0]
.sym 60498 UART_TX_SB_DFFESS_Q_S[2]
.sym 60500 iomem_wdata[6]
.sym 60501 soc.simpleuart.send_pattern[8]
.sym 60504 soc.simpleuart.send_pattern[6]
.sym 60505 UART_TX_SB_DFFESS_Q_S[2]
.sym 60506 iomem_wdata[4]
.sym 60510 UART_TX_SB_DFFESS_Q_S[2]
.sym 60511 iomem_wdata[5]
.sym 60513 soc.simpleuart.send_pattern[7]
.sym 60517 UART_TX_SB_DFFESS_Q_S[2]
.sym 60519 soc.simpleuart.send_pattern[1]
.sym 60520 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 60521 clk$SB_IO_IN_$glb_clk
.sym 60522 UART_TX_SB_DFFESS_Q_S[3]
.sym 60543 iomem_addr[16]
.sym 60544 iomem_wdata[5]
.sym 60553 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 60568 iomem_wdata[3]
.sym 60584 soc.simpleuart_reg_div_do[3]
.sym 60588 soc.simpleuart_reg_div_do[3]
.sym 60589 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 60605 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 60608 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 60609 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 60610 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 60611 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60614 soc.simpleuart_reg_div_do[3]
.sym 60615 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60616 soc.simpleuart_reg_div_do[0]
.sym 60617 soc.simpleuart_reg_div_do[1]
.sym 60618 soc.simpleuart_reg_div_do[7]
.sym 60619 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[0]
.sym 60622 soc.simpleuart_reg_div_do[6]
.sym 60624 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 60628 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 60634 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 60635 soc.simpleuart_reg_div_do[2]
.sym 60636 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[0]
.sym 60638 soc.simpleuart_reg_div_do[0]
.sym 60639 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[0]
.sym 60642 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 60644 soc.simpleuart_reg_div_do[1]
.sym 60645 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 60648 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 60650 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 60651 soc.simpleuart_reg_div_do[2]
.sym 60654 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 60656 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 60657 soc.simpleuart_reg_div_do[3]
.sym 60660 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[4]
.sym 60662 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60663 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 60666 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[5]
.sym 60668 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60669 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 60672 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[6]
.sym 60674 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 60675 soc.simpleuart_reg_div_do[6]
.sym 60678 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[7]
.sym 60680 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 60681 soc.simpleuart_reg_div_do[7]
.sym 60696 soc.simpleuart_reg_div_do[18]
.sym 60699 iomem_wdata[5]
.sym 60705 iomem_wdata[1]
.sym 60709 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 60713 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 60714 soc.simpleuart_reg_div_do[15]
.sym 60716 soc.simpleuart_reg_div_do[6]
.sym 60718 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 60720 soc.simpleuart_reg_div_do[14]
.sym 60721 soc.simpleuart_reg_div_do[2]
.sym 60722 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[7]
.sym 60727 soc.simpleuart_reg_div_do[12]
.sym 60728 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 60729 soc.simpleuart_reg_div_do[13]
.sym 60730 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 60731 soc.simpleuart_reg_div_do[11]
.sym 60734 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 60735 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 60737 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[11]
.sym 60739 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[13]
.sym 60740 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 60741 soc.simpleuart_reg_div_do[10]
.sym 60746 soc.simpleuart_reg_div_do[14]
.sym 60752 soc.simpleuart_reg_div_do[9]
.sym 60754 soc.simpleuart_reg_div_do[15]
.sym 60756 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 60758 soc.simpleuart_reg_div_do[8]
.sym 60759 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[8]
.sym 60761 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 60762 soc.simpleuart_reg_div_do[8]
.sym 60765 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[9]
.sym 60767 soc.simpleuart_reg_div_do[9]
.sym 60768 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 60771 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[10]
.sym 60773 soc.simpleuart_reg_div_do[10]
.sym 60774 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 60777 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[11]
.sym 60779 soc.simpleuart_reg_div_do[11]
.sym 60780 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[11]
.sym 60783 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[12]
.sym 60785 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 60786 soc.simpleuart_reg_div_do[12]
.sym 60789 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[13]
.sym 60791 soc.simpleuart_reg_div_do[13]
.sym 60792 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[13]
.sym 60795 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[14]
.sym 60797 soc.simpleuart_reg_div_do[14]
.sym 60798 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 60801 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[15]
.sym 60803 soc.simpleuart_reg_div_do[15]
.sym 60804 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 60818 iomem_wdata[12]
.sym 60819 iomem_wdata[12]
.sym 60821 $PACKER_VCC_NET
.sym 60822 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 60823 soc.simpleuart_reg_div_do[13]
.sym 60826 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 60827 $PACKER_VCC_NET
.sym 60828 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 60829 soc.simpleuart.send_divcnt[16]
.sym 60831 soc.simpleuart_reg_div_do[12]
.sym 60834 iomem_addr[4]
.sym 60835 soc.simpleuart_reg_div_do[21]
.sym 60836 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 60837 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 60838 soc.simpleuart_reg_div_do[9]
.sym 60841 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 60842 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 60843 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 60844 soc.simpleuart_reg_div_do[8]
.sym 60845 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[15]
.sym 60850 soc.simpleuart_reg_div_do[20]
.sym 60851 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[20]
.sym 60853 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[16]
.sym 60854 soc.simpleuart_reg_div_do[17]
.sym 60855 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 60856 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[23]
.sym 60858 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[21]
.sym 60861 soc.simpleuart_reg_div_do[21]
.sym 60862 soc.simpleuart_reg_div_do[23]
.sym 60864 soc.simpleuart_reg_div_do[22]
.sym 60865 soc.simpleuart_reg_div_do[16]
.sym 60869 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 60870 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 60872 soc.simpleuart_reg_div_do[19]
.sym 60876 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[18]
.sym 60879 soc.simpleuart_reg_div_do[18]
.sym 60882 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[16]
.sym 60884 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[16]
.sym 60885 soc.simpleuart_reg_div_do[16]
.sym 60888 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[17]
.sym 60890 soc.simpleuart_reg_div_do[17]
.sym 60891 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 60894 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[18]
.sym 60896 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[18]
.sym 60897 soc.simpleuart_reg_div_do[18]
.sym 60900 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[19]
.sym 60902 soc.simpleuart_reg_div_do[19]
.sym 60903 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 60906 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[20]
.sym 60908 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[20]
.sym 60909 soc.simpleuart_reg_div_do[20]
.sym 60912 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[21]
.sym 60914 soc.simpleuart_reg_div_do[21]
.sym 60915 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[21]
.sym 60918 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[22]
.sym 60920 soc.simpleuart_reg_div_do[22]
.sym 60921 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 60924 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[23]
.sym 60926 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[23]
.sym 60927 soc.simpleuart_reg_div_do[23]
.sym 60939 UART_RX_SB_LUT4_I2_I1[30]
.sym 60943 soc.simpleuart_reg_div_do[31]
.sym 60944 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 60946 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 60947 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 60949 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 60950 soc.simpleuart_reg_div_do[23]
.sym 60951 soc.spimemio.dout_data[7]
.sym 60953 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 60956 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 60957 iomem_addr[4]
.sym 60958 soc.simpleuart_reg_div_do[19]
.sym 60959 iomem_wdata[5]
.sym 60960 soc.memory.rdata_1[2]
.sym 60961 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 60962 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[18]
.sym 60963 iomem_wdata[3]
.sym 60964 iomem_addr[4]
.sym 60965 soc.spimemio.dout_data[2]
.sym 60966 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 60968 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[23]
.sym 60974 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[28]
.sym 60976 soc.simpleuart_reg_div_do[25]
.sym 60979 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[30]
.sym 60980 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[26]
.sym 60981 soc.simpleuart_reg_div_do[30]
.sym 60984 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[25]
.sym 60985 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[29]
.sym 60986 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[24]
.sym 60987 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 60989 soc.simpleuart_reg_div_do[28]
.sym 60991 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[31]
.sym 60993 soc.simpleuart_reg_div_do[26]
.sym 60994 soc.simpleuart_reg_div_do[27]
.sym 60996 soc.simpleuart_reg_div_do[31]
.sym 61002 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 61004 soc.simpleuart_reg_div_do[29]
.sym 61005 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[24]
.sym 61007 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 61008 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[24]
.sym 61011 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[25]
.sym 61013 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[25]
.sym 61014 soc.simpleuart_reg_div_do[25]
.sym 61017 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[26]
.sym 61019 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[26]
.sym 61020 soc.simpleuart_reg_div_do[26]
.sym 61023 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[27]
.sym 61025 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 61026 soc.simpleuart_reg_div_do[27]
.sym 61029 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[28]
.sym 61031 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[28]
.sym 61032 soc.simpleuart_reg_div_do[28]
.sym 61035 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[29]
.sym 61037 soc.simpleuart_reg_div_do[29]
.sym 61038 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[29]
.sym 61041 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_I0[30]
.sym 61043 soc.simpleuart_reg_div_do[30]
.sym 61044 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[30]
.sym 61047 $nextpnr_ICESTORM_LC_52$I3
.sym 61049 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[31]
.sym 61050 soc.simpleuart_reg_div_do[31]
.sym 61055 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 61056 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 61057 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 61058 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 61059 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 61060 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 61061 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 61062 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 61067 soc.simpleuart_reg_div_do[28]
.sym 61068 soc.simpleuart_reg_div_do[15]
.sym 61070 soc.simpleuart_reg_div_do[25]
.sym 61076 soc.simpleuart_reg_div_do[6]
.sym 61078 soc.simpleuart_reg_div_do[0]
.sym 61079 soc.simpleuart_reg_div_do[26]
.sym 61080 soc.simpleuart_reg_div_do[27]
.sym 61081 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 61083 soc.memory.rdata_0[13]
.sym 61084 iomem_wstrb[1]
.sym 61085 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61086 soc.cpu.reg_out[8]
.sym 61087 soc.memory.rdata_1[13]
.sym 61089 soc.simpleuart_reg_div_do[3]
.sym 61090 soc.simpleuart_reg_div_do[29]
.sym 61091 $nextpnr_ICESTORM_LC_52$I3
.sym 61099 soc.simpleuart.recv_divcnt[22]
.sym 61100 soc.simpleuart.recv_divcnt[30]
.sym 61110 soc.simpleuart.recv_divcnt[26]
.sym 61112 soc.simpleuart.recv_divcnt[28]
.sym 61114 soc.simpleuart.recv_divcnt[29]
.sym 61120 soc.simpleuart.recv_divcnt[24]
.sym 61122 soc.simpleuart.recv_divcnt[25]
.sym 61132 $nextpnr_ICESTORM_LC_52$I3
.sym 61138 soc.simpleuart.recv_divcnt[28]
.sym 61142 soc.simpleuart.recv_divcnt[22]
.sym 61147 soc.simpleuart.recv_divcnt[25]
.sym 61155 soc.simpleuart.recv_divcnt[29]
.sym 61159 soc.simpleuart.recv_divcnt[24]
.sym 61165 soc.simpleuart.recv_divcnt[30]
.sym 61171 soc.simpleuart.recv_divcnt[26]
.sym 61178 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 61179 soc.simpleuart_reg_div_do[2]
.sym 61180 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 61181 soc.simpleuart_reg_div_do[3]
.sym 61182 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 61183 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 61184 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 61185 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 61190 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 61191 soc.simpleuart_reg_div_do[20]
.sym 61193 soc.simpleuart.send_divcnt[13]
.sym 61196 soc.simpleuart.recv_divcnt[30]
.sym 61198 iomem_addr[2]
.sym 61203 iomem_addr[16]
.sym 61204 flash_clk_SB_LUT4_I1_I2[3]
.sym 61205 soc.simpleuart.recv_divcnt[18]
.sym 61206 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61207 UART_RX_SB_LUT4_I2_O[3]
.sym 61208 flash_clk_SB_LUT4_I1_I2[3]
.sym 61209 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 61210 soc.simpleuart_reg_div_do[15]
.sym 61211 soc.cpu.reg_out[2]
.sym 61212 soc.simpleuart_reg_div_do[14]
.sym 61213 soc.simpleuart_reg_div_do[2]
.sym 61219 iomem_addr[16]
.sym 61221 soc.simpleuart.recv_divcnt[18]
.sym 61226 flash_clk_SB_LUT4_I1_I2[3]
.sym 61230 flash_clk_SB_LUT4_I1_I2[3]
.sym 61232 soc.memory.rdata_1[2]
.sym 61233 iomem_wdata[3]
.sym 61234 soc.simpleuart.recv_divcnt[31]
.sym 61238 iomem_addr[16]
.sym 61240 soc.simpleuart.send_divcnt[29]
.sym 61241 soc.memory.rdata_0[2]
.sym 61242 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61243 soc.memory.rdata_0[13]
.sym 61244 iomem_wstrb[1]
.sym 61246 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 61247 soc.memory.rdata_1[13]
.sym 61248 iomem_wstrb[0]
.sym 61252 iomem_wstrb[1]
.sym 61255 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61258 soc.memory.rdata_0[13]
.sym 61259 iomem_addr[16]
.sym 61260 soc.memory.rdata_1[13]
.sym 61261 flash_clk_SB_LUT4_I1_I2[3]
.sym 61264 soc.memory.rdata_0[2]
.sym 61265 iomem_addr[16]
.sym 61266 soc.memory.rdata_1[2]
.sym 61267 flash_clk_SB_LUT4_I1_I2[3]
.sym 61273 soc.simpleuart.recv_divcnt[18]
.sym 61277 soc.simpleuart.send_divcnt[29]
.sym 61285 soc.simpleuart.recv_divcnt[31]
.sym 61291 iomem_wdata[3]
.sym 61294 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61295 iomem_wstrb[0]
.sym 61298 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 61299 clk$SB_IO_IN_$glb_clk
.sym 61300 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61301 soc.spimemio.buffer[2]
.sym 61302 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 61303 soc.spimemio.buffer[0]
.sym 61304 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61305 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 61306 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 61307 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 61308 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 61314 soc.simpleuart_reg_div_do[25]
.sym 61317 soc.simpleuart_reg_div_do[28]
.sym 61318 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 61323 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 61325 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 61326 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 61327 iomem_wdata[23]
.sym 61330 iomem_addr[4]
.sym 61332 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 61333 soc.cpu.reg_out[9]
.sym 61334 iomem_wstrb[0]
.sym 61335 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 61336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 61342 UART_TX_SB_DFFESS_Q_S[0]
.sym 61345 UART_TX_SB_DFFESS_Q_S[2]
.sym 61349 soc.simpleuart.send_divcnt[31]
.sym 61353 iomem_wdata[23]
.sym 61358 iomem_wstrb[0]
.sym 61360 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 61361 UART_TX_SB_DFFESS_Q_S[3]
.sym 61362 UART_TX_SB_DFFESS_Q_S[1]
.sym 61364 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61370 UART_TX_SB_DFFESS_Q_S[1]
.sym 61381 UART_TX_SB_DFFESS_Q_S[2]
.sym 61382 UART_TX_SB_DFFESS_Q_S[0]
.sym 61383 UART_TX_SB_DFFESS_Q_S[3]
.sym 61384 UART_TX_SB_DFFESS_Q_S[1]
.sym 61387 iomem_wdata[23]
.sym 61393 UART_TX_SB_DFFESS_Q_S[1]
.sym 61394 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61396 iomem_wstrb[0]
.sym 61417 soc.simpleuart.send_divcnt[31]
.sym 61421 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 61422 clk$SB_IO_IN_$glb_clk
.sym 61423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61424 flash_csb_SB_LUT4_I1_O[1]
.sym 61425 flash_csb_SB_LUT4_I1_O[2]
.sym 61426 cmd_addr[5]
.sym 61427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 61428 cmd_addr[2]
.sym 61429 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 61430 flash_csb_SB_LUT4_I1_O[3]
.sym 61431 cmd_addr[1]
.sym 61436 soc.simpleuart_reg_div_do[28]
.sym 61437 flash_clk_SB_LUT4_I1_I2[3]
.sym 61438 soc.simpleuart.recv_pattern[5]
.sym 61439 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61440 iomem_wdata[8]
.sym 61442 soc.spimemio.dout_data[0]
.sym 61443 soc.spimemio.buffer[2]
.sym 61444 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 61446 UART_TX_SB_DFFESS_Q_S[0]
.sym 61447 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 61448 soc.spimemio.buffer[0]
.sym 61449 soc.simpleuart_reg_div_do[19]
.sym 61450 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61452 soc.cpu.reg_out[3]
.sym 61453 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 61454 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 61455 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 61456 iomem_addr[4]
.sym 61458 soc.spimemio.dout_data[2]
.sym 61459 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 61468 UART_TX_SB_DFFESS_Q_S[3]
.sym 61469 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 61476 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61477 iomem_wdata[15]
.sym 61480 iomem_wdata[14]
.sym 61492 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 61510 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 61511 UART_TX_SB_DFFESS_Q_S[3]
.sym 61512 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 61525 iomem_wdata[15]
.sym 61529 iomem_wdata[14]
.sym 61544 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 61545 clk$SB_IO_IN_$glb_clk
.sym 61546 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 61548 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 61549 iomem_addr[4]
.sym 61550 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 61551 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 61552 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 61553 iomem_addr[6]
.sym 61554 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 61558 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 61559 iomem_wdata[5]
.sym 61564 soc.simpleuart_reg_div_do[23]
.sym 61565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 61568 flash_io1_di
.sym 61569 soc.simpleuart_reg_div_do[15]
.sym 61572 soc.simpleuart_reg_div_do[27]
.sym 61573 soc.spimem_rdata[3]
.sym 61574 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 61575 cmd_addr[2]
.sym 61576 iomem_wstrb[1]
.sym 61577 iomem_wdata[12]
.sym 61578 soc.simpleuart_reg_div_do[14]
.sym 61580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 61581 soc.cpu.reg_out[13]
.sym 61582 soc.cpu.reg_out[8]
.sym 61593 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61598 soc.cpu.reg_out[4]
.sym 61601 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 61608 soc.spimemio.buffer[0]
.sym 61609 soc.spimemio.buffer[2]
.sym 61615 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61616 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61619 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 61621 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 61622 soc.cpu.reg_out[4]
.sym 61623 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 61629 soc.spimemio.buffer[2]
.sym 61646 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61647 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61648 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61664 soc.spimemio.buffer[0]
.sym 61667 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 61668 clk$SB_IO_IN_$glb_clk
.sym 61670 soc.simpleuart_reg_div_do[19]
.sym 61671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 61672 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 61673 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 61674 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 61675 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 61676 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 61677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 61683 iomem_addr[6]
.sym 61686 soc.cpu.mem_la_firstword_xfer
.sym 61688 flash_io3_di
.sym 61689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 61695 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61697 iomem_addr[14]
.sym 61698 iomem_wdata[19]
.sym 61699 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61700 flash_clk_SB_LUT4_I1_I2[3]
.sym 61702 iomem_addr[16]
.sym 61703 soc.cpu.reg_out[2]
.sym 61704 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 61705 soc.spimem_rdata[0]
.sym 61711 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 61719 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61720 soc.spimem_rdata[2]
.sym 61721 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 61722 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 61723 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61724 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 61727 soc.cpu.reg_out[2]
.sym 61731 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 61733 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61734 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 61741 soc.cpu.reg_out[6]
.sym 61744 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61745 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61746 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61750 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61752 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61753 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61763 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 61764 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 61765 soc.cpu.reg_out[2]
.sym 61768 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 61770 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 61771 soc.cpu.reg_out[6]
.sym 61774 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61775 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61776 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 61777 soc.spimem_rdata[2]
.sym 61781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 61782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 61791 clk$SB_IO_IN_$glb_clk
.sym 61792 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61793 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 61794 iomem_rdata[2]
.sym 61795 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 61796 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 61797 iomem_rdata[0]
.sym 61798 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 61799 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 61800 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 61805 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 61806 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 61807 iomem_wdata[17]
.sym 61808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 61809 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 61813 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 61814 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 61815 iomem_wdata[25]
.sym 61817 soc.cpu.reg_out[9]
.sym 61818 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 61819 soc.cpu.reg_out[10]
.sym 61820 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 61821 soc.cpu.next_pc[9]
.sym 61822 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 61823 soc.cpu.reg_out[15]
.sym 61824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 61825 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 61826 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 61827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 61828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 61841 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 61853 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 61856 soc.cpu.reg_out[9]
.sym 61861 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 61864 iomem_wdata[0]
.sym 61894 iomem_wdata[0]
.sym 61903 soc.cpu.reg_out[9]
.sym 61904 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 61906 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 61913 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 61914 clk$SB_IO_IN_$glb_clk
.sym 61915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61916 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 61917 soc.cpu.reg_out[15]
.sym 61918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 61919 soc.cpu.reg_out[13]
.sym 61920 soc.cpu.reg_out[2]
.sym 61921 soc.cpu.reg_out[8]
.sym 61922 soc.cpu.reg_out[9]
.sym 61923 soc.cpu.reg_out[10]
.sym 61928 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 61929 soc.cpu.next_pc[8]
.sym 61931 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 61934 iomem_wdata[31]
.sym 61935 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 61936 iomem_wdata[20]
.sym 61940 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 61942 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 61943 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61944 soc.cpu.reg_out[3]
.sym 61945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 61946 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 61947 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 61948 iomem_addr[15]
.sym 61949 iomem_wdata[27]
.sym 61950 soc.cpu.mem_la_wdata[5]
.sym 61951 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 61958 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 61959 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61960 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 61962 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61963 soc.cpu.irq_pending[8]
.sym 61966 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61968 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 61969 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 61970 soc.cpu.next_pc[16]
.sym 61972 soc.cpu.next_pc[13]
.sym 61974 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 61975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 61976 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 61980 soc.cpu.cpu_state[4]
.sym 61986 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 61991 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 61992 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 61993 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 62002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 62003 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 62004 soc.cpu.irq_pending[8]
.sym 62005 soc.cpu.cpu_state[4]
.sym 62014 soc.cpu.next_pc[16]
.sym 62015 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 62016 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 62017 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 62020 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 62021 soc.cpu.next_pc[13]
.sym 62022 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 62023 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 62036 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 62037 clk$SB_IO_IN_$glb_clk
.sym 62040 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 62041 iomem_addr[15]
.sym 62042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 62043 iomem_addr[17]
.sym 62044 iomem_addr[5]
.sym 62045 iomem_addr[7]
.sym 62046 iomem_addr[14]
.sym 62047 iomem_addr[16]
.sym 62049 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 62051 iomem_wdata[16]
.sym 62052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 62053 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 62054 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 62056 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 62057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 62058 iomem_wdata[28]
.sym 62059 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 62060 soc.cpu.next_pc[13]
.sym 62061 iomem_addr[16]
.sym 62062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 62063 soc.cpu.next_pc[23]
.sym 62065 soc.cpu.reg_out[13]
.sym 62066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 62067 soc.cpu.cpu_state[6]
.sym 62068 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 62069 soc.cpu.reg_out[8]
.sym 62070 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 62071 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[3]
.sym 62073 iomem_wdata[12]
.sym 62074 soc.cpu.pcpi_rs2[16]
.sym 62081 soc.cpu.pcpi_rs2[16]
.sym 62082 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62091 soc.cpu.trap_SB_LUT4_I2_O
.sym 62092 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 62094 soc.cpu.pcpi_rs2[28]
.sym 62097 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62098 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 62099 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 62100 soc.cpu.pcpi_rs2[21]
.sym 62101 soc.cpu.pcpi_rs2[24]
.sym 62105 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62106 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 62108 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 62110 soc.cpu.mem_la_wdata[5]
.sym 62113 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62114 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62115 soc.cpu.pcpi_rs2[21]
.sym 62116 soc.cpu.mem_la_wdata[5]
.sym 62119 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 62120 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 62122 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62125 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62126 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 62127 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62128 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 62137 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 62138 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62139 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62140 soc.cpu.pcpi_rs2[28]
.sym 62143 soc.cpu.pcpi_rs2[16]
.sym 62144 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62145 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 62146 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62149 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62150 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 62151 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62152 soc.cpu.pcpi_rs2[24]
.sym 62155 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 62156 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62157 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 62159 soc.cpu.trap_SB_LUT4_I2_O
.sym 62160 clk$SB_IO_IN_$glb_clk
.sym 62162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 62163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 62164 iomem_addr[23]
.sym 62166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 62169 iomem_addr[19]
.sym 62171 soc.simpleuart_reg_div_do[18]
.sym 62174 iomem_addr[11]
.sym 62175 iomem_addr[7]
.sym 62176 soc.cpu.next_pc[5]
.sym 62177 soc.mem_rdata[19]
.sym 62178 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 62179 soc.cpu.trap_SB_LUT4_I2_O
.sym 62180 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 62181 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 62182 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 62183 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 62184 iomem_wdata[28]
.sym 62185 soc.cpu.next_pc[2]
.sym 62186 soc.cpu.pcpi_rs2[21]
.sym 62187 soc.cpu.next_pc[17]
.sym 62189 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 62190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 62191 soc.cpu.next_pc[14]
.sym 62192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]
.sym 62193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[3]
.sym 62194 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 62195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 62196 iomem_addr[14]
.sym 62197 iomem_wdata[8]
.sym 62215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 62217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 62218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 62228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 62233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 62249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 62250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 62272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 62273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 62275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 62283 clk$SB_IO_IN_$glb_clk
.sym 62284 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62285 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 62286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 62287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 62288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 62289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 62290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 62291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 62292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 62297 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 62299 soc.cpu.next_pc[21]
.sym 62300 iomem_wdata[21]
.sym 62301 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 62302 iomem_addr[19]
.sym 62303 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 62304 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 62305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 62307 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 62308 iomem_addr[23]
.sym 62309 soc.mem_rdata[21]
.sym 62310 soc.cpu.reg_out[29]
.sym 62311 soc.cpu.cpuregs_raddr2[2]
.sym 62312 soc.cpu.cpuregs_raddr2[1]
.sym 62314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 62315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 62316 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 62317 soc.cpu.reg_out[23]
.sym 62318 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62319 soc.mem_rdata[18]
.sym 62320 soc.mem_rdata[29]
.sym 62326 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 62331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 62332 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 62333 soc.cpu.irq_pending[23]
.sym 62334 soc.cpu.cpu_state[4]
.sym 62335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 62336 soc.cpu.cpu_state[2]
.sym 62337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 62339 soc.cpu.cpu_state[6]
.sym 62341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 62342 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 62343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[2]
.sym 62344 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 62345 soc.mem_rdata[19]
.sym 62346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 62347 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 62350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 62352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 62353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[3]
.sym 62354 soc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
.sym 62355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 62356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 62360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 62361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 62362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 62365 soc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
.sym 62366 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 62367 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62368 soc.cpu.cpu_state[6]
.sym 62371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 62372 soc.cpu.cpu_state[4]
.sym 62373 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 62374 soc.cpu.irq_pending[23]
.sym 62379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 62380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 62384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 62385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 62386 soc.cpu.cpu_state[2]
.sym 62389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[2]
.sym 62390 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 62391 soc.cpu.cpu_state[4]
.sym 62392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[3]
.sym 62396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 62397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 62398 soc.cpu.cpu_state[2]
.sym 62401 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62402 soc.cpu.cpu_state[6]
.sym 62403 soc.mem_rdata[19]
.sym 62404 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 62406 clk$SB_IO_IN_$glb_clk
.sym 62407 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 62409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[2]
.sym 62410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 62411 soc.cpu.reg_out[28]
.sym 62412 soc.cpu.reg_out[24]
.sym 62413 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 62415 soc.cpu.reg_out[25]
.sym 62416 soc.simpleuart_reg_div_do[31]
.sym 62420 soc.cpu.cpu_state[4]
.sym 62421 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62422 soc.cpu.cpu_state[2]
.sym 62423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 62424 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 62425 soc.mem_rdata[16]
.sym 62426 iomem_wdata[24]
.sym 62428 soc.cpu.reg_out[27]
.sym 62430 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 62431 soc.mem_rdata[25]
.sym 62432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 62433 soc.cpu.cpuregs_raddr1[2]
.sym 62434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 62435 soc.cpu.reg_out[27]
.sym 62436 soc.mem_rdata[22]
.sym 62437 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 62438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[0]
.sym 62439 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 62440 soc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
.sym 62441 soc.cpu.latched_is_lh
.sym 62442 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 62443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 62449 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 62451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 62452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 62453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 62455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 62457 soc.cpu.cpuregs_waddr[4]
.sym 62459 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 62460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 62461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 62462 soc.cpu.cpuregs_raddr2[4]
.sym 62463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 62466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 62467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 62468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 62469 soc.cpu.cpu_state[2]
.sym 62471 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 62472 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 62473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 62474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 62476 soc.cpu.reg_out[28]
.sym 62477 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 62478 soc.cpu.cpu_state[4]
.sym 62479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 62482 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 62483 soc.cpu.cpuregs_waddr[4]
.sym 62484 soc.cpu.cpuregs_raddr2[4]
.sym 62485 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 62489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 62491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 62494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 62495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 62500 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 62501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 62502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 62503 soc.cpu.cpu_state[4]
.sym 62507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 62509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 62513 soc.cpu.cpu_state[2]
.sym 62514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 62515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 62518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 62519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 62521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 62524 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 62525 soc.cpu.reg_out[28]
.sym 62527 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 62529 clk$SB_IO_IN_$glb_clk
.sym 62530 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62531 soc.cpu.cpuregs_raddr2[0]
.sym 62532 soc.cpu.cpuregs_raddr2[1]
.sym 62533 soc.cpu.compressed_instr
.sym 62534 soc.cpu.cpuregs_raddr1[4]
.sym 62535 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_LUT4_O_I3[2]
.sym 62536 soc.cpu.cpuregs_raddr1[3]
.sym 62537 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 62538 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 62541 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 62543 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 62546 soc.cpu.reg_out[28]
.sym 62547 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 62549 soc.mem_rdata[20]
.sym 62551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 62552 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 62554 soc.mem_rdata[25]
.sym 62555 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62557 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 62558 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 62559 soc.cpu.reg_out[24]
.sym 62560 soc.cpu.cpu_state[6]
.sym 62561 soc.cpu.decoded_imm_j[7]
.sym 62562 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 62563 soc.cpu.cpu_state[6]
.sym 62564 soc.cpu.decoded_imm_j[6]
.sym 62565 soc.cpu.decoded_imm_j[4]
.sym 62566 soc.cpu.decoded_imm_j[8]
.sym 62572 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 62574 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 62577 soc.cpu.mem_do_rinst
.sym 62578 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[0]
.sym 62580 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 62584 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 62588 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 62589 soc.cpu.cpuregs_raddr2[1]
.sym 62590 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 62592 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 62593 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62594 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 62595 soc.cpu.cpuregs_waddr[1]
.sym 62597 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 62598 soc.cpu.cpuregs_waddr[3]
.sym 62599 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 62600 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 62601 soc.cpu.cpuregs_raddr1[3]
.sym 62602 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 62603 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 62605 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 62608 soc.cpu.mem_do_rinst
.sym 62613 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 62617 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 62618 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 62619 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 62620 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62623 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 62624 soc.cpu.cpuregs_raddr1[3]
.sym 62626 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 62629 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 62630 soc.cpu.cpuregs_waddr[1]
.sym 62631 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 62632 soc.cpu.cpuregs_raddr2[1]
.sym 62638 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 62641 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 62642 soc.cpu.cpuregs_waddr[3]
.sym 62643 soc.cpu.cpuregs_raddr1[3]
.sym 62644 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 62647 soc.cpu.cpuregs_waddr[1]
.sym 62648 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[0]
.sym 62649 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 62650 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 62651 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 62652 clk$SB_IO_IN_$glb_clk
.sym 62654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 62655 soc.cpu.decoded_imm_j[7]
.sym 62656 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 62657 soc.cpu.decoded_imm_j[4]
.sym 62658 soc.cpu.mem_do_rinst_SB_LUT4_I3_O[0]
.sym 62659 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 62660 soc.cpu.decoded_imm_j[11]
.sym 62661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 62666 iomem_wstrb[0]
.sym 62670 soc.cpu.decoded_imm_j[20]
.sym 62672 soc.cpu.trap_SB_LUT4_I2_O
.sym 62673 soc.cpu.cpuregs_raddr2[0]
.sym 62674 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 62676 soc.cpu.decoded_imm_j[20]
.sym 62677 soc.cpu.compressed_instr
.sym 62678 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 62680 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 62681 soc.cpu.cpuregs_waddr[1]
.sym 62682 soc.cpu.pcpi_rs2[21]
.sym 62683 soc.cpu.decoded_imm_j[11]
.sym 62684 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 62686 soc.cpu.decoded_imm_j[10]
.sym 62687 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 62688 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 62695 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 62697 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 62701 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 62702 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 62703 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 62705 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 62707 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 62710 soc.cpu.mem_do_rinst
.sym 62713 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 62714 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62715 soc.cpu.mem_rdata_latched[2]
.sym 62718 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 62721 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 62722 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 62723 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62724 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 62728 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 62729 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 62730 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 62731 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62734 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62736 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62737 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 62740 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 62741 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 62746 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 62752 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 62753 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62754 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 62755 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62758 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 62759 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 62760 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 62761 soc.cpu.mem_rdata_latched[2]
.sym 62765 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 62767 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 62772 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 62773 soc.cpu.mem_do_rinst
.sym 62774 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 62775 clk$SB_IO_IN_$glb_clk
.sym 62777 soc.cpu.instr_waitirq
.sym 62778 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62779 soc.cpu.decoded_imm_j[10]
.sym 62780 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62781 soc.cpu.decoded_imm_j[6]
.sym 62782 soc.cpu.decoded_imm_j[8]
.sym 62783 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 62784 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 62787 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 62789 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 62793 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 62795 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 62797 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 62798 soc.cpu.mem_do_rinst
.sym 62799 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 62801 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 62802 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62803 soc.cpu.reg_out[29]
.sym 62804 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62806 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 62807 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 62808 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 62810 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 62811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62812 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 62820 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 62827 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 62828 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62829 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 62830 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62831 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 62832 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 62834 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 62835 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62837 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62838 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62839 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 62840 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 62842 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 62843 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 62844 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 62846 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62847 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 62848 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 62851 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 62852 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 62853 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 62854 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 62858 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 62860 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 62863 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 62864 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62869 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 62871 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62875 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 62876 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 62877 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 62878 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62881 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62882 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62883 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62884 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 62887 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 62888 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 62890 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62893 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62894 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 62895 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 62900 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 62901 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 62902 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 62903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62904 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62905 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 62906 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 62907 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 62915 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62917 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62919 soc.cpu.instr_waitirq
.sym 62920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 62921 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 62924 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 62926 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 62928 soc.cpu.reg_out[27]
.sym 62929 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 62930 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62931 soc.cpu.mem_16bit_buffer[12]
.sym 62932 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62933 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 62934 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 62935 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 62941 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 62942 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 62943 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 62944 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62945 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62947 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 62949 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 62950 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 62951 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 62952 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 62955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62956 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 62960 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 62962 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 62963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 62964 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 62965 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 62968 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62969 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 62970 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 62971 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 62972 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62974 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62975 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 62976 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 62977 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 62980 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 62981 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62982 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 62986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 62987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62988 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 62992 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 62993 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 62998 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 62999 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63000 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 63001 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63004 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 63005 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63010 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63011 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63012 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 63013 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63016 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63017 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63019 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63023 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[0]
.sym 63024 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63025 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 63026 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63027 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 63028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 63029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63030 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63035 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63036 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 63038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63039 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63040 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 63043 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63047 soc.cpu.cpu_state[6]
.sym 63048 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63051 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 63052 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 63053 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63054 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63055 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 63057 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63058 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63068 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63069 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63071 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 63073 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 63074 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63076 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 63078 soc.cpu.mem_rdata_latched[1]
.sym 63079 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63084 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 63086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63089 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63090 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63091 soc.cpu.mem_16bit_buffer[12]
.sym 63092 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 63093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 63094 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 63095 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63097 soc.cpu.mem_16bit_buffer[12]
.sym 63098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63100 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 63105 soc.cpu.mem_rdata_latched[1]
.sym 63106 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63109 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 63110 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 63111 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63112 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63117 soc.cpu.mem_rdata_latched[1]
.sym 63118 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63121 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 63122 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 63123 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63124 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63128 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63129 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63130 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 63133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63136 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 63139 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 63140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63146 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63147 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 63148 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63149 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 63150 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 63151 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63152 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 63153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63158 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63159 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63161 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 63162 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63163 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63164 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63165 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63168 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63169 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63170 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63171 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 63172 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63173 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63175 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63177 soc.cpu.mem_rdata_latched[2]
.sym 63178 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63179 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 63180 soc.cpu.cpuregs_waddr[1]
.sym 63181 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63187 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[0]
.sym 63189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63194 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63195 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63196 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63198 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63199 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 63200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 63201 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63202 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63204 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 63206 UART_RX_SB_LUT4_I2_O[3]
.sym 63208 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63212 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 63216 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 63223 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63226 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 63232 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63233 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 63234 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63235 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63238 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 63241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63244 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63245 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63246 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63247 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63251 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[0]
.sym 63252 UART_RX_SB_LUT4_I2_O[3]
.sym 63253 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 63256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63259 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 63262 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 63264 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 63265 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63269 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 63270 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[2]
.sym 63271 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 63272 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 63273 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 63274 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 63275 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63276 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 63281 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 63283 soc.cpu.mem_rdata_latched[1]
.sym 63285 soc.cpu.mem_rdata_latched[1]
.sym 63287 soc.cpu.mem_do_rinst
.sym 63288 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 63289 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63291 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 63292 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 63295 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63300 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 63301 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63302 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63304 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 63311 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63315 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 63316 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63317 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 63319 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63321 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 63323 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63324 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 63325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63327 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 63330 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63332 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63333 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63334 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63335 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63336 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63337 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 63338 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 63339 soc.cpu.mem_rdata_latched[1]
.sym 63341 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63343 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63344 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63345 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63346 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 63349 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 63350 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63351 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 63352 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63355 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63356 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 63357 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 63358 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 63361 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63367 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 63368 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 63369 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63370 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 63374 soc.cpu.mem_rdata_latched[1]
.sym 63376 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63379 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63380 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 63381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63382 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63386 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63387 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63392 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 63393 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 63394 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 63395 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 63396 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63397 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 63398 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63399 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63406 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63407 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 63408 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 63409 soc.cpu.decoded_imm_j[20]
.sym 63410 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 63411 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 63421 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63423 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63425 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 63426 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63427 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63433 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63434 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63435 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63436 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63437 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 63438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63443 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63444 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 63446 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63447 soc.cpu.mem_rdata_latched[2]
.sym 63450 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63451 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63452 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63453 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 63458 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63459 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63460 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 63461 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63462 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63466 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63467 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63468 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63472 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63473 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63474 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63475 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 63478 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63479 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63480 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63481 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63484 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63486 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63490 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63493 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63497 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63499 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63502 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 63503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63504 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 63505 soc.cpu.mem_rdata_latched[2]
.sym 63508 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63509 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63510 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63512 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 63513 clk$SB_IO_IN_$glb_clk
.sym 63517 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63518 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63528 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63529 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 63532 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63536 UART_RX_SB_LUT4_I2_O[3]
.sym 63537 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 63556 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 63557 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63560 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 63562 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63570 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 63573 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 63574 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 63576 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 63581 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63582 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63585 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63586 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63587 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63589 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 63591 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63592 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 63595 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 63596 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 63598 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 63602 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 63603 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63613 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63614 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 63615 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 63619 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 63621 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63622 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63632 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63633 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63635 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 63636 clk$SB_IO_IN_$glb_clk
.sym 63651 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63653 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63654 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 64244 soc.simpleuart_reg_div_do[2]
.sym 64251 soc.simpleuart_reg_div_do[19]
.sym 64263 flash_io3_oe
.sym 64264 clk$SB_IO_IN
.sym 64361 soc.simpleuart_reg_div_do[7]
.sym 64375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 64400 flash_io2_di
.sym 64412 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 64417 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64419 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 64437 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64441 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 64443 soc.simpleuart_reg_div_do[1]
.sym 64444 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 64446 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 64447 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 64448 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64453 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 64454 soc.simpleuart_reg_div_do[7]
.sym 64456 soc.simpleuart_reg_div_do[2]
.sym 64457 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[0]
.sym 64458 soc.simpleuart_reg_div_do[3]
.sym 64459 soc.simpleuart_reg_div_do[8]
.sym 64461 soc.simpleuart_reg_div_do[6]
.sym 64463 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 64464 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 64467 UART_RX_SB_LUT4_I2_I1[0]
.sym 64469 soc.simpleuart_reg_div_do[1]
.sym 64470 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[0]
.sym 64473 UART_RX_SB_LUT4_I2_I1[1]
.sym 64475 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 64476 soc.simpleuart_reg_div_do[2]
.sym 64479 UART_RX_SB_LUT4_I2_I1[2]
.sym 64481 soc.simpleuart_reg_div_do[3]
.sym 64482 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 64485 UART_RX_SB_LUT4_I2_I1[3]
.sym 64487 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64488 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 64491 UART_RX_SB_LUT4_I2_I1[4]
.sym 64493 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 64494 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64497 UART_RX_SB_LUT4_I2_I1[5]
.sym 64499 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 64500 soc.simpleuart_reg_div_do[6]
.sym 64503 UART_RX_SB_LUT4_I2_I1[6]
.sym 64505 soc.simpleuart_reg_div_do[7]
.sym 64506 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 64509 UART_RX_SB_LUT4_I2_I1[7]
.sym 64511 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 64512 soc.simpleuart_reg_div_do[8]
.sym 64517 soc.simpleuart_reg_div_do[12]
.sym 64519 soc.simpleuart_reg_div_do[11]
.sym 64520 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 64522 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 64523 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 64524 soc.simpleuart_reg_div_do[10]
.sym 64529 iomem_addr[4]
.sym 64530 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 64531 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64532 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 64537 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 64539 soc.simpleuart_reg_div_do[1]
.sym 64543 soc.simpleuart_reg_div_do[7]
.sym 64544 soc.simpleuart_reg_div_do[2]
.sym 64550 soc.simpleuart_reg_div_do[12]
.sym 64553 UART_RX_SB_LUT4_I2_I1[7]
.sym 64563 soc.simpleuart_reg_div_do[12]
.sym 64566 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 64567 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 64570 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 64572 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 64574 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[13]
.sym 64576 soc.simpleuart_reg_div_do[11]
.sym 64577 soc.simpleuart_reg_div_do[14]
.sym 64578 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[11]
.sym 64579 soc.simpleuart_reg_div_do[13]
.sym 64580 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 64581 soc.simpleuart_reg_div_do[10]
.sym 64582 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 64583 soc.simpleuart_reg_div_do[9]
.sym 64585 soc.simpleuart_reg_div_do[16]
.sym 64587 soc.simpleuart_reg_div_do[15]
.sym 64590 UART_RX_SB_LUT4_I2_I1[8]
.sym 64592 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 64593 soc.simpleuart_reg_div_do[9]
.sym 64596 UART_RX_SB_LUT4_I2_I1[9]
.sym 64598 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 64599 soc.simpleuart_reg_div_do[10]
.sym 64602 UART_RX_SB_LUT4_I2_I1[10]
.sym 64604 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 64605 soc.simpleuart_reg_div_do[11]
.sym 64608 UART_RX_SB_LUT4_I2_I1[11]
.sym 64610 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[11]
.sym 64611 soc.simpleuart_reg_div_do[12]
.sym 64614 UART_RX_SB_LUT4_I2_I1[12]
.sym 64616 soc.simpleuart_reg_div_do[13]
.sym 64617 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 64620 UART_RX_SB_LUT4_I2_I1[13]
.sym 64622 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[13]
.sym 64623 soc.simpleuart_reg_div_do[14]
.sym 64626 UART_RX_SB_LUT4_I2_I1[14]
.sym 64628 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 64629 soc.simpleuart_reg_div_do[15]
.sym 64632 UART_RX_SB_LUT4_I2_I1[15]
.sym 64634 soc.simpleuart_reg_div_do[16]
.sym 64635 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 64649 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 64650 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 64653 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 64654 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64656 soc.spimemio.dout_data[2]
.sym 64658 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 64659 iomem_addr[4]
.sym 64660 iomem_wdata[3]
.sym 64662 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 64664 soc.simpleuart_reg_div_do[11]
.sym 64666 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 64667 UART_RX_SB_LUT4_I2_I1[30]
.sym 64669 soc.simpleuart_reg_div_do[16]
.sym 64671 soc.simpleuart_reg_div_do[16]
.sym 64672 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 64674 soc.simpleuart_reg_div_do[10]
.sym 64675 iomem_addr[5]
.sym 64676 UART_RX_SB_LUT4_I2_I1[15]
.sym 64682 soc.simpleuart_reg_div_do[23]
.sym 64684 soc.simpleuart_reg_div_do[20]
.sym 64687 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 64690 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 64693 soc.simpleuart_reg_div_do[18]
.sym 64696 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 64697 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[21]
.sym 64699 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[20]
.sym 64700 soc.simpleuart_reg_div_do[21]
.sym 64703 soc.simpleuart_reg_div_do[17]
.sym 64705 soc.simpleuart_reg_div_do[22]
.sym 64707 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[18]
.sym 64709 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[23]
.sym 64710 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 64711 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[16]
.sym 64712 soc.simpleuart_reg_div_do[19]
.sym 64713 UART_RX_SB_LUT4_I2_I1[16]
.sym 64715 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[16]
.sym 64716 soc.simpleuart_reg_div_do[17]
.sym 64719 UART_RX_SB_LUT4_I2_I1[17]
.sym 64721 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 64722 soc.simpleuart_reg_div_do[18]
.sym 64725 UART_RX_SB_LUT4_I2_I1[18]
.sym 64727 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[18]
.sym 64728 soc.simpleuart_reg_div_do[19]
.sym 64731 UART_RX_SB_LUT4_I2_I1[19]
.sym 64733 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 64734 soc.simpleuart_reg_div_do[20]
.sym 64737 UART_RX_SB_LUT4_I2_I1[20]
.sym 64739 soc.simpleuart_reg_div_do[21]
.sym 64740 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[20]
.sym 64743 UART_RX_SB_LUT4_I2_I1[21]
.sym 64745 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[21]
.sym 64746 soc.simpleuart_reg_div_do[22]
.sym 64749 UART_RX_SB_LUT4_I2_I1[22]
.sym 64751 soc.simpleuart_reg_div_do[23]
.sym 64752 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 64755 UART_RX_SB_LUT4_I2_I1[23]
.sym 64757 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 64758 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[23]
.sym 64777 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 64779 soc.spimemio.dout_data[4]
.sym 64781 soc.simpleuart_reg_div_do[18]
.sym 64784 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64787 soc.simpleuart.send_divcnt[22]
.sym 64788 soc.simpleuart_reg_div_do[30]
.sym 64789 iomem_addr[6]
.sym 64790 iomem_wdata[17]
.sym 64791 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 64792 soc.simpleuart_reg_div_do[19]
.sym 64793 soc.simpleuart_reg_div_do[3]
.sym 64794 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 64795 flash_io2_di
.sym 64796 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 64797 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 64798 iomem_addr[14]
.sym 64799 UART_RX_SB_LUT4_I2_I1[23]
.sym 64804 soc.simpleuart_reg_div_do[30]
.sym 64807 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 64810 soc.simpleuart_reg_div_do[25]
.sym 64817 soc.simpleuart_reg_div_do[28]
.sym 64821 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[28]
.sym 64823 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[25]
.sym 64824 soc.simpleuart_reg_div_do[26]
.sym 64825 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[24]
.sym 64826 $PACKER_VCC_NET
.sym 64827 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[26]
.sym 64829 soc.simpleuart_reg_div_do[31]
.sym 64832 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[29]
.sym 64833 soc.simpleuart_reg_div_do[27]
.sym 64834 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[30]
.sym 64835 soc.simpleuart_reg_div_do[29]
.sym 64836 UART_RX_SB_LUT4_I2_I1[24]
.sym 64838 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[24]
.sym 64839 soc.simpleuart_reg_div_do[25]
.sym 64842 UART_RX_SB_LUT4_I2_I1[25]
.sym 64844 soc.simpleuart_reg_div_do[26]
.sym 64845 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[25]
.sym 64848 UART_RX_SB_LUT4_I2_I1[26]
.sym 64850 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[26]
.sym 64851 soc.simpleuart_reg_div_do[27]
.sym 64854 UART_RX_SB_LUT4_I2_I1[27]
.sym 64856 soc.simpleuart_reg_div_do[28]
.sym 64857 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 64860 UART_RX_SB_LUT4_I2_I1[28]
.sym 64862 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[28]
.sym 64863 soc.simpleuart_reg_div_do[29]
.sym 64866 UART_RX_SB_LUT4_I2_I1[29]
.sym 64868 soc.simpleuart_reg_div_do[30]
.sym 64869 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[29]
.sym 64872 $nextpnr_ICESTORM_LC_0$I3
.sym 64874 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[30]
.sym 64875 soc.simpleuart_reg_div_do[31]
.sym 64878 $nextpnr_ICESTORM_LC_0$COUT
.sym 64880 $PACKER_VCC_NET
.sym 64882 $nextpnr_ICESTORM_LC_0$I3
.sym 64901 soc.simpleuart_reg_div_do[14]
.sym 64902 soc.simpleuart_reg_div_do[6]
.sym 64903 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 64910 iomem_wdata[22]
.sym 64913 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64914 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 64915 soc.simpleuart_reg_div_do[31]
.sym 64916 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 64919 iomem_wdata[0]
.sym 64920 soc.simpleuart_reg_div_do[29]
.sym 64921 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 64922 $nextpnr_ICESTORM_LC_0$COUT
.sym 64927 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 64933 soc.simpleuart.send_divcnt[13]
.sym 64935 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 64939 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 64943 soc.simpleuart.send_divcnt[12]
.sym 64945 soc.simpleuart.send_divcnt[9]
.sym 64947 soc.simpleuart.send_divcnt[10]
.sym 64949 soc.simpleuart.send_divcnt[15]
.sym 64956 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 64957 soc.simpleuart.send_divcnt[11]
.sym 64958 soc.simpleuart.recv_state[0]
.sym 64961 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 64962 soc.simpleuart.recv_state[0]
.sym 64963 $nextpnr_ICESTORM_LC_0$COUT
.sym 64966 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 64967 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 64968 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 64969 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 64974 soc.simpleuart.send_divcnt[13]
.sym 64979 soc.simpleuart.send_divcnt[9]
.sym 64986 soc.simpleuart.send_divcnt[10]
.sym 64990 soc.simpleuart.send_divcnt[11]
.sym 64996 soc.simpleuart.send_divcnt[12]
.sym 65003 soc.simpleuart.send_divcnt[15]
.sym 65021 soc.simpleuart_reg_div_do[17]
.sym 65023 soc.simpleuart_reg_div_do[8]
.sym 65025 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 65026 soc.simpleuart_reg_div_do[21]
.sym 65027 soc.simpleuart_reg_div_do[9]
.sym 65032 soc.simpleuart_reg_div_do[21]
.sym 65033 $PACKER_VCC_NET
.sym 65041 iomem_wdata[1]
.sym 65042 $PACKER_VCC_NET
.sym 65043 soc.simpleuart_reg_div_do[2]
.sym 65052 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65060 iomem_wdata[5]
.sym 65064 iomem_wdata[3]
.sym 65067 iomem_wdata[2]
.sym 65068 soc.simpleuart.send_divcnt[21]
.sym 65070 soc.simpleuart.send_divcnt[18]
.sym 65072 soc.simpleuart.send_divcnt[23]
.sym 65076 soc.simpleuart.send_divcnt[17]
.sym 65080 soc.simpleuart.send_divcnt[19]
.sym 65083 soc.simpleuart.send_divcnt[18]
.sym 65091 iomem_wdata[2]
.sym 65098 soc.simpleuart.send_divcnt[17]
.sym 65103 iomem_wdata[3]
.sym 65109 soc.simpleuart.send_divcnt[23]
.sym 65115 soc.simpleuart.send_divcnt[19]
.sym 65119 soc.simpleuart.send_divcnt[21]
.sym 65127 iomem_wdata[5]
.sym 65129 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65130 clk$SB_IO_IN_$glb_clk
.sym 65131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65132 UART_TX_SB_DFFESS_Q_S[0]
.sym 65133 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65134 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 65135 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65136 soc.spimem_rdata[5]
.sym 65137 flash_csb_SB_LUT4_I1_I2[2]
.sym 65138 flash_csb_SB_LUT4_I1_O[0]
.sym 65139 soc.spimem_rdata[3]
.sym 65145 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 65146 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 65149 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 65153 soc.simpleuart_reg_div_do[27]
.sym 65157 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65158 soc.simpleuart_reg_div_do[16]
.sym 65159 soc.simpleuart_reg_div_do[3]
.sym 65160 iomem_wdata[21]
.sym 65161 iomem_addr[11]
.sym 65162 iomem_addr[5]
.sym 65163 iomem_addr[3]
.sym 65164 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65165 soc.simpleuart_reg_div_do[16]
.sym 65166 soc.simpleuart_reg_div_do[26]
.sym 65167 soc.simpleuart.recv_buf_valid
.sym 65174 UART_RX_SB_LUT4_I2_O[3]
.sym 65177 iomem_wstrb[1]
.sym 65182 soc.spimemio.dout_data[0]
.sym 65184 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 65189 soc.simpleuart.send_divcnt[24]
.sym 65190 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65193 soc.simpleuart.send_divcnt[26]
.sym 65195 soc.simpleuart.send_divcnt[27]
.sym 65197 soc.simpleuart.send_divcnt[28]
.sym 65199 soc.simpleuart.send_divcnt[25]
.sym 65203 soc.spimemio.dout_data[2]
.sym 65209 soc.spimemio.dout_data[2]
.sym 65213 soc.simpleuart.send_divcnt[24]
.sym 65220 soc.spimemio.dout_data[0]
.sym 65224 UART_RX_SB_LUT4_I2_O[3]
.sym 65225 iomem_wstrb[1]
.sym 65226 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65233 soc.simpleuart.send_divcnt[25]
.sym 65237 soc.simpleuart.send_divcnt[26]
.sym 65242 soc.simpleuart.send_divcnt[27]
.sym 65248 soc.simpleuart.send_divcnt[28]
.sym 65252 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 65253 clk$SB_IO_IN_$glb_clk
.sym 65255 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 65256 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 65257 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 65258 iomem_rdata[5]
.sym 65259 iomem_rdata[1]
.sym 65260 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 65261 iomem_rdata[3]
.sym 65262 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 65269 soc.simpleuart_reg_div_do[29]
.sym 65270 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 65272 soc.spimem_rdata[3]
.sym 65273 iomem_wstrb[1]
.sym 65275 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 65276 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65277 soc.simpleuart_reg_div_do[26]
.sym 65278 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65279 soc.simpleuart_reg_div_do[19]
.sym 65280 iomem_addr[6]
.sym 65281 iomem_addr[10]
.sym 65282 iomem_wdata[17]
.sym 65283 flash_io2_di
.sym 65285 flash_clk_SB_LUT4_I1_I2[0]
.sym 65286 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65287 iomem_wdata[2]
.sym 65288 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 65289 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 65290 iomem_addr[14]
.sym 65298 iomem_wdata[2]
.sym 65299 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65301 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65302 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65304 flash_csb_SB_LUT4_I1_O[1]
.sym 65305 flash_csb_SB_LUT4_I1_O[2]
.sym 65306 soc.simpleuart_reg_div_do[2]
.sym 65308 soc.spimem_rdata[5]
.sym 65309 iomem_wdata[5]
.sym 65310 flash_csb_SB_LUT4_I1_O[0]
.sym 65312 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65313 iomem_wdata[1]
.sym 65315 iomem_rdata[5]
.sym 65316 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65317 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65318 flash_csb_SB_LUT4_I1_O[3]
.sym 65323 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 65327 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65329 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65331 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65332 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65335 soc.spimem_rdata[5]
.sym 65336 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65337 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65338 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65343 iomem_wdata[5]
.sym 65347 flash_csb_SB_LUT4_I1_O[0]
.sym 65348 flash_csb_SB_LUT4_I1_O[2]
.sym 65349 flash_csb_SB_LUT4_I1_O[1]
.sym 65350 flash_csb_SB_LUT4_I1_O[3]
.sym 65355 iomem_wdata[2]
.sym 65359 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65360 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65361 soc.simpleuart_reg_div_do[2]
.sym 65362 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65366 iomem_rdata[5]
.sym 65368 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65371 iomem_wdata[1]
.sym 65375 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 65376 clk$SB_IO_IN_$glb_clk
.sym 65377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65390 flash_clk_SB_LUT4_I1_I2[3]
.sym 65393 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 65394 iomem_addr[16]
.sym 65396 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 65398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 65399 iomem_addr[14]
.sym 65403 iomem_wdata[0]
.sym 65405 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 65406 iomem_addr[7]
.sym 65407 flash_io0_di
.sym 65408 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 65409 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 65410 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65411 soc.simpleuart_reg_div_do[29]
.sym 65412 iomem_addr[23]
.sym 65413 iomem_wdata[22]
.sym 65419 soc.cpu.next_pc[4]
.sym 65420 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65421 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65422 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 65423 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 65424 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 65425 iomem_rdata[3]
.sym 65426 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 65428 flash_io3_di
.sym 65429 soc.simpleuart_reg_div_do[3]
.sym 65431 iomem_rdata[1]
.sym 65432 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 65435 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 65436 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65437 flash_clk_SB_LUT4_I1_I2[3]
.sym 65438 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65439 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65440 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 65441 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 65443 flash_io2_di
.sym 65444 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65445 flash_clk_SB_LUT4_I1_I2[0]
.sym 65446 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65447 soc.cpu.next_pc[6]
.sym 65449 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 65452 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 65453 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 65454 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 65455 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 65458 flash_clk_SB_LUT4_I1_I2[0]
.sym 65459 flash_io3_di
.sym 65460 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 65461 flash_clk_SB_LUT4_I1_I2[3]
.sym 65464 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65465 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 65466 soc.cpu.next_pc[4]
.sym 65467 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 65470 flash_io2_di
.sym 65471 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 65472 flash_clk_SB_LUT4_I1_I2[0]
.sym 65473 flash_clk_SB_LUT4_I1_I2[3]
.sym 65477 iomem_rdata[1]
.sym 65479 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65482 soc.simpleuart_reg_div_do[3]
.sym 65483 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65484 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65485 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65488 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65489 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65490 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 65491 soc.cpu.next_pc[6]
.sym 65494 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65497 iomem_rdata[3]
.sym 65498 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65499 clk$SB_IO_IN_$glb_clk
.sym 65513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 65515 iomem_wdata[26]
.sym 65516 iomem_wdata[10]
.sym 65518 iomem_wstrb[0]
.sym 65519 iomem_addr[4]
.sym 65521 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 65522 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 65525 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65526 iomem_addr[4]
.sym 65527 iomem_addr[15]
.sym 65530 $PACKER_VCC_NET
.sym 65531 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 65533 $PACKER_VCC_NET
.sym 65534 iomem_addr[6]
.sym 65535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 65542 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 65543 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 65544 iomem_addr[15]
.sym 65545 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 65547 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 65551 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 65552 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 65553 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65555 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 65557 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 65560 iomem_addr[14]
.sym 65563 iomem_wdata[19]
.sym 65570 iomem_addr[17]
.sym 65571 iomem_addr[11]
.sym 65572 iomem_addr[10]
.sym 65578 iomem_wdata[19]
.sym 65581 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 65582 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 65583 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 65584 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 65590 iomem_addr[10]
.sym 65594 iomem_addr[11]
.sym 65599 iomem_addr[15]
.sym 65605 iomem_addr[17]
.sym 65611 iomem_addr[14]
.sym 65617 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 65618 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 65619 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 65620 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 65621 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65622 clk$SB_IO_IN_$glb_clk
.sym 65623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65632 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 65635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 65636 soc.simpleuart_reg_div_do[19]
.sym 65638 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65639 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65640 iomem_addr[15]
.sym 65641 iomem_addr[4]
.sym 65642 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 65643 iomem_wdata[11]
.sym 65644 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 65647 iomem_wdata[18]
.sym 65648 soc.cpu.next_pc[11]
.sym 65649 soc.simpleuart_reg_div_do[16]
.sym 65650 soc.cpu.cpu_state[4]
.sym 65651 iomem_wdata[21]
.sym 65652 iomem_addr[14]
.sym 65654 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 65655 iomem_addr[3]
.sym 65656 iomem_addr[17]
.sym 65657 iomem_addr[11]
.sym 65658 iomem_addr[5]
.sym 65659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[3]
.sym 65667 flash_clk_SB_LUT4_I1_I2[3]
.sym 65668 soc.spimem_rdata[3]
.sym 65669 cmd_addr[0]
.sym 65670 cmd_addr[2]
.sym 65674 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65677 flash_io0_di
.sym 65678 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65682 iomem_rdata[2]
.sym 65685 iomem_rdata[0]
.sym 65686 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 65689 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65690 flash_clk_SB_LUT4_I1_I2[0]
.sym 65691 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 65692 iomem_rdata_SB_DFFESR_Q_E
.sym 65693 iomem_addr[16]
.sym 65698 flash_clk_SB_LUT4_I1_I2[0]
.sym 65699 flash_io0_di
.sym 65700 flash_clk_SB_LUT4_I1_I2[3]
.sym 65701 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 65704 cmd_addr[2]
.sym 65711 iomem_rdata[2]
.sym 65713 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65718 iomem_addr[16]
.sym 65722 cmd_addr[0]
.sym 65728 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65729 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65730 soc.spimem_rdata[3]
.sym 65731 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65734 iomem_rdata[0]
.sym 65737 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65740 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 65744 iomem_rdata_SB_DFFESR_Q_E
.sym 65745 clk$SB_IO_IN_$glb_clk
.sym 65746 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 65753 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 65754 soc.simpleuart.recv_buf_data[7]
.sym 65759 soc.simpleuart_reg_div_do[27]
.sym 65765 iomem_wstrb[1]
.sym 65766 iomem_wdata[22]
.sym 65767 soc.simpleuart_reg_div_do[14]
.sym 65769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 65770 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 65771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[2]
.sym 65772 iomem_addr[7]
.sym 65773 iomem_addr[10]
.sym 65774 iomem_addr[14]
.sym 65776 flash_clk_SB_LUT4_I1_I2[0]
.sym 65778 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 65780 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 65781 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 65782 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 65788 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 65789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[2]
.sym 65790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 65791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 65792 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65793 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65794 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 65796 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 65797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 65798 soc.spimem_rdata[0]
.sym 65799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 65800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 65801 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 65804 soc.cpu.cpu_state[6]
.sym 65805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 65807 soc.cpu.cpu_state[2]
.sym 65808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 65809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[3]
.sym 65810 soc.cpu.cpu_state[4]
.sym 65811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 65812 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 65814 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 65815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 65818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 65819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[3]
.sym 65821 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65822 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65823 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65824 soc.spimem_rdata[0]
.sym 65827 soc.cpu.cpu_state[2]
.sym 65828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 65829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 65833 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 65834 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 65835 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 65836 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 65839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 65840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 65841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 65842 soc.cpu.cpu_state[6]
.sym 65845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 65848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 65852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 65853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 65854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 65857 soc.cpu.cpu_state[6]
.sym 65858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[3]
.sym 65859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 65860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 65863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[2]
.sym 65864 soc.cpu.cpu_state[4]
.sym 65865 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 65866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[3]
.sym 65868 clk$SB_IO_IN_$glb_clk
.sym 65869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65870 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 65871 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 65872 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 65873 iomem_addr[3]
.sym 65874 iomem_addr[11]
.sym 65875 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 65876 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 65877 iomem_addr[10]
.sym 65882 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]
.sym 65884 iomem_wdata[8]
.sym 65886 flash_clk_SB_LUT4_I1_I2[3]
.sym 65887 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 65888 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65889 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 65890 soc.cpu.trap_SB_LUT4_I2_O
.sym 65894 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 65895 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 65896 soc.mem_valid
.sym 65897 iomem_addr[19]
.sym 65898 iomem_addr[7]
.sym 65899 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 65900 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 65901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 65902 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65903 iomem_addr[23]
.sym 65905 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 65911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 65912 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 65913 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 65914 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 65915 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 65918 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 65919 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 65920 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 65921 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 65922 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 65923 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 65924 soc.cpu.next_pc[9]
.sym 65925 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 65926 soc.cpu.next_pc[5]
.sym 65929 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65931 soc.cpu.cpu_state[4]
.sym 65932 soc.cpu.next_pc[17]
.sym 65933 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 65934 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 65935 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65936 soc.cpu.next_pc[14]
.sym 65937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]
.sym 65938 soc.cpu.next_pc[7]
.sym 65940 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65942 soc.cpu.next_pc[15]
.sym 65950 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 65951 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 65952 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65953 soc.cpu.next_pc[9]
.sym 65956 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 65957 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 65958 soc.cpu.next_pc[15]
.sym 65959 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]
.sym 65963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 65964 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 65965 soc.cpu.cpu_state[4]
.sym 65968 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 65969 soc.cpu.next_pc[17]
.sym 65970 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65971 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 65974 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 65975 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65976 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 65977 soc.cpu.next_pc[5]
.sym 65980 soc.cpu.next_pc[7]
.sym 65981 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65982 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 65983 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 65986 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 65987 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 65988 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 65989 soc.cpu.next_pc[14]
.sym 65990 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65991 clk$SB_IO_IN_$glb_clk
.sym 65993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 65994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 65995 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65996 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 65997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[2]
.sym 65998 iomem_addr[24]
.sym 65999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 66000 iomem_addr[25]
.sym 66006 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 66007 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 66008 iomem_addr[3]
.sym 66009 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66010 iomem_addr[10]
.sym 66011 iomem_addr[15]
.sym 66012 iomem_wdata[7]
.sym 66013 iomem_addr[21]
.sym 66014 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 66015 iomem_addr[17]
.sym 66016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 66017 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 66018 iomem_addr[15]
.sym 66020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66021 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 66023 iomem_addr[31]
.sym 66024 soc.cpu.next_pc[28]
.sym 66025 soc.simpleuart.recv_buf_valid
.sym 66026 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 66027 soc.mem_rdata[23]
.sym 66028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66034 soc.cpu.cpu_state[6]
.sym 66038 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 66042 soc.cpu.cpu_state[6]
.sym 66043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 66045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[0]
.sym 66046 soc.cpu.next_pc[23]
.sym 66047 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 66048 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 66052 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66054 soc.cpu.next_pc[19]
.sym 66055 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 66057 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 66058 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 66060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 66063 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 66065 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 66067 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 66068 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 66069 soc.cpu.cpu_state[6]
.sym 66070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 66073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 66074 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 66076 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 66079 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 66080 soc.cpu.next_pc[23]
.sym 66081 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 66082 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 66091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 66092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 66093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[0]
.sym 66094 soc.cpu.cpu_state[6]
.sym 66109 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 66110 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 66111 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 66112 soc.cpu.next_pc[19]
.sym 66113 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66114 clk$SB_IO_IN_$glb_clk
.sym 66116 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 66118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 66119 iomem_addr[26]
.sym 66121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 66122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 66123 iomem_addr[28]
.sym 66128 iomem_ready_SB_LUT4_I3_I1[0]
.sym 66129 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 66131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[0]
.sym 66132 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 66133 flash_clk_SB_LUT4_I1_I2[3]
.sym 66135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 66136 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 66137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 66138 iomem_wdata[27]
.sym 66139 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66140 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66142 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 66145 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 66147 soc.mem_rdata[27]
.sym 66148 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66149 soc.mem_rdata[31]
.sym 66150 iomem_addr[25]
.sym 66151 iomem_addr[19]
.sym 66157 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66158 soc.cpu.cpu_state[6]
.sym 66162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 66163 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66165 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 66167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 66169 soc.cpu.cpu_state[6]
.sym 66170 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66171 soc.mem_rdata[27]
.sym 66173 soc.mem_rdata[22]
.sym 66174 soc.mem_rdata[21]
.sym 66175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[0]
.sym 66178 soc.cpu.cpu_state[6]
.sym 66180 soc.cpu.latched_is_lb
.sym 66181 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 66186 soc.cpu.latched_is_lh
.sym 66187 soc.mem_rdata[23]
.sym 66190 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66191 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 66192 soc.cpu.latched_is_lh
.sym 66193 soc.cpu.latched_is_lb
.sym 66196 soc.cpu.latched_is_lb
.sym 66198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 66202 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66203 soc.cpu.cpu_state[6]
.sym 66204 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66205 soc.mem_rdata[21]
.sym 66208 soc.mem_rdata[23]
.sym 66209 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66210 soc.cpu.cpu_state[6]
.sym 66211 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66214 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66215 soc.mem_rdata[27]
.sym 66216 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66217 soc.cpu.cpu_state[6]
.sym 66220 soc.cpu.latched_is_lb
.sym 66223 soc.cpu.latched_is_lh
.sym 66226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 66227 soc.cpu.cpu_state[6]
.sym 66228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[0]
.sym 66229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 66232 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66233 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66234 soc.cpu.cpu_state[6]
.sym 66235 soc.mem_rdata[22]
.sym 66239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 66242 data[7]
.sym 66243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 66244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 66245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 66252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 66253 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 66254 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 66255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 66256 iomem_addr[28]
.sym 66257 soc.cpu.cpu_state[6]
.sym 66258 iomem_wdata[12]
.sym 66259 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66262 soc.cpu.cpu_state[6]
.sym 66264 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 66265 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 66266 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 66267 soc.mem_rdata[17]
.sym 66268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 66269 soc.cpu.reg_out[25]
.sym 66271 soc.cpu.reg_out[30]
.sym 66280 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 66287 soc.mem_rdata[29]
.sym 66288 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 66289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 66292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 66293 soc.mem_rdata[17]
.sym 66294 soc.mem_rdata[18]
.sym 66295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 66296 soc.cpu.latched_is_lh
.sym 66297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 66300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 66301 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 66305 soc.cpu.cpu_state[6]
.sym 66308 soc.cpu.cpu_state[6]
.sym 66309 soc.mem_rdata[31]
.sym 66313 soc.cpu.cpu_state[6]
.sym 66314 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66315 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66316 soc.mem_rdata[29]
.sym 66319 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66320 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66321 soc.mem_rdata[18]
.sym 66322 soc.cpu.cpu_state[6]
.sym 66325 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66326 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66327 soc.mem_rdata[31]
.sym 66328 soc.cpu.cpu_state[6]
.sym 66331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 66333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 66338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 66340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 66343 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 66344 soc.cpu.latched_is_lh
.sym 66346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 66349 soc.mem_rdata[17]
.sym 66350 soc.cpu.cpu_state[6]
.sym 66351 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 66352 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 66356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 66358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 66360 clk$SB_IO_IN_$glb_clk
.sym 66361 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 66363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 66364 soc.cpu.reg_out[30]
.sym 66365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 66366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[0]
.sym 66377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 66380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 66383 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 66384 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 66386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 66387 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66390 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 66392 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 66393 soc.cpu.decoded_imm_j[7]
.sym 66394 soc.cpu.cpuregs_raddr2[0]
.sym 66395 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 66397 soc.cpu.reg_out[25]
.sym 66407 soc.cpu.mem_do_rinst_SB_LUT4_I3_O[0]
.sym 66408 soc.cpu.cpuregs_raddr1[3]
.sym 66411 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 66414 soc.cpu.cpuregs_raddr1[4]
.sym 66416 soc.cpu.cpuregs_raddr1[2]
.sym 66421 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 66423 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 66426 soc.cpu.cpuregs_waddr[4]
.sym 66427 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 66432 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 66434 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66436 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 66444 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 66448 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66457 soc.cpu.mem_do_rinst_SB_LUT4_I3_O[0]
.sym 66460 soc.cpu.cpuregs_raddr1[2]
.sym 66462 soc.cpu.cpuregs_raddr1[4]
.sym 66463 soc.cpu.cpuregs_raddr1[3]
.sym 66467 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 66472 soc.cpu.cpuregs_raddr1[4]
.sym 66474 soc.cpu.mem_do_rinst_SB_LUT4_I3_O[0]
.sym 66475 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 66478 soc.cpu.cpuregs_waddr[4]
.sym 66479 soc.cpu.cpuregs_raddr1[4]
.sym 66480 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 66481 soc.cpu.mem_do_rinst_SB_LUT4_I3_O[0]
.sym 66482 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 66483 clk$SB_IO_IN_$glb_clk
.sym 66485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66487 soc.cpu.reg_out[26]
.sym 66488 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66490 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 66492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 66497 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 66498 soc.mem_rdata[21]
.sym 66503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 66504 soc.mem_rdata[29]
.sym 66505 soc.mem_rdata[18]
.sym 66506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66507 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_LUT4_O_I3[2]
.sym 66509 soc.cpu.mem_rdata_latched[1]
.sym 66510 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 66512 soc.cpu.cpuregs_waddr[4]
.sym 66513 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 66514 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66518 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 66519 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 66520 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66526 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 66529 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66530 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66535 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 66536 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 66537 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66539 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 66540 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 66542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66544 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66545 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66547 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 66550 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 66552 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 66553 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 66555 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 66559 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 66560 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66562 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 66565 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 66566 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 66568 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66571 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66579 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66580 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66583 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66584 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 66585 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 66586 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66590 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66591 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66597 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66598 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 66601 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66603 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 66604 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 66605 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 66606 clk$SB_IO_IN_$glb_clk
.sym 66608 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66609 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 66610 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 66612 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 66613 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 66614 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 66615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 66620 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 66623 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 66627 soc.mem_rdata[22]
.sym 66628 soc.cpu.mem_rdata_latched[2]
.sym 66629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[0]
.sym 66633 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 66634 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66640 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 66642 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 66649 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 66650 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66651 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 66652 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 66653 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66654 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 66655 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 66657 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66660 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66662 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 66663 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 66667 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 66669 soc.cpu.mem_rdata_latched[1]
.sym 66670 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 66671 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 66675 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66679 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 66682 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 66683 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 66684 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 66690 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 66691 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66694 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66695 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 66697 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 66701 soc.cpu.mem_rdata_latched[1]
.sym 66702 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66706 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66708 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 66709 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66712 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66713 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66719 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66720 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 66724 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 66725 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66727 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 66728 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 66729 clk$SB_IO_IN_$glb_clk
.sym 66731 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 66732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 66733 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 66735 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 66736 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66737 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 66738 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 66741 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 66744 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66746 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 66747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66748 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66749 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66750 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66751 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 66752 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 66753 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66754 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 66756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 66758 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66759 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 66762 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 66763 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 66764 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66774 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 66775 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66778 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 66780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66781 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66782 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 66785 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 66786 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 66787 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 66788 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 66789 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66790 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 66791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66795 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 66797 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 66798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 66801 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66802 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 66805 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66806 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 66808 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 66811 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 66812 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 66813 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 66814 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66817 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66819 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 66820 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66823 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 66825 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66826 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 66829 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 66830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 66831 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 66832 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 66837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66838 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 66842 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 66843 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 66848 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 66850 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 66852 clk$SB_IO_IN_$glb_clk
.sym 66854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 66855 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 66857 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66858 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 66859 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 66860 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66861 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 66868 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66869 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66870 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 66871 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 66874 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 66876 soc.cpu.next_pc[30]
.sym 66877 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66881 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66882 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66884 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66887 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 66888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 66895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 66896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 66897 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66898 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66899 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66900 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66901 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 66904 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 66905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 66906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 66908 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 66909 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 66912 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 66913 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 66915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 66917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66920 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66921 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 66923 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 66924 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66928 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66930 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66931 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66935 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66936 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66940 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66941 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 66942 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 66943 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 66946 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66947 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 66948 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 66949 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 66952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66958 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66959 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66960 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66961 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 66965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 66966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 66967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 66970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 66971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 66972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 66973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 66977 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 66978 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 66979 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 66980 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 66981 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 66982 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66983 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 66984 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 66986 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 66989 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 66991 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 66992 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 66994 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 66997 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66999 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67001 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67002 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 67003 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 67004 soc.cpu.cpuregs_waddr[4]
.sym 67006 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67007 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 67008 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67012 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67018 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[0]
.sym 67019 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 67023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 67024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67025 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67027 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67029 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67031 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67034 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 67035 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 67036 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 67039 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67040 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 67041 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 67042 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67043 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67044 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67045 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67046 UART_RX_SB_LUT4_I2_O[3]
.sym 67047 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 67048 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 67049 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67051 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67052 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67053 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 67054 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 67057 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 67058 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67059 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67063 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 67064 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67065 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 67066 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67069 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 67070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67071 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67075 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 67077 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[0]
.sym 67078 UART_RX_SB_LUT4_I2_O[3]
.sym 67081 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 67082 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67083 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 67084 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67087 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67088 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 67094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67096 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67098 clk$SB_IO_IN_$glb_clk
.sym 67100 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67101 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67102 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 67103 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67104 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67105 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 67106 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 67107 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 67114 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 67115 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 67117 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 67118 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67120 soc.cpu.mem_16bit_buffer[12]
.sym 67121 soc.cpu.mem_rdata_q[18]
.sym 67122 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 67126 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67127 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 67128 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 67130 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67131 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67132 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67133 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67134 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 67141 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67142 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 67143 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67147 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 67148 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67149 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67151 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 67152 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67155 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 67156 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 67157 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 67158 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[2]
.sym 67161 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 67162 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 67163 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 67165 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 67167 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 67168 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67170 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 67172 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67174 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 67175 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 67177 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[2]
.sym 67180 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67181 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67183 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 67186 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 67189 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 67194 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 67195 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67198 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 67199 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 67200 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67201 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 67205 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67207 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 67210 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67211 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 67212 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 67213 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67218 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67219 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 67223 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 67224 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 67225 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67226 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 67227 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 67228 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67229 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 67230 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67235 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67236 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67237 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67238 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67240 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67241 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 67242 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 67243 soc.cpu.cpu_state[6]
.sym 67244 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 67245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 67246 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67249 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 67251 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67253 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 67256 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 67257 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67258 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67264 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 67265 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67267 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67268 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 67271 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67272 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 67273 soc.cpu.mem_rdata_latched[2]
.sym 67275 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 67276 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 67277 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67279 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67280 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67282 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67284 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67285 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67286 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67287 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67288 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67289 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 67290 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 67291 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67292 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67294 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 67295 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67297 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 67298 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67299 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67300 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67303 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 67304 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67305 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67306 soc.cpu.mem_rdata_latched[2]
.sym 67309 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67311 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 67312 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67315 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 67316 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67317 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67318 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67321 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67322 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67323 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 67324 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 67329 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67330 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 67335 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 67336 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67339 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 67340 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67341 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 67344 clk$SB_IO_IN_$glb_clk
.sym 67346 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67347 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 67348 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 67349 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 67350 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 67351 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67352 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 67353 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 67354 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67355 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67358 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 67359 soc.cpu.mem_rdata_latched[2]
.sym 67360 soc.cpu.mem_do_rinst
.sym 67363 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67365 UART_RX_SB_LUT4_I2_O[3]
.sym 67368 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 67375 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 67379 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 67381 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67388 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67389 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 67417 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67418 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 67432 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67433 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67434 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 67435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 67440 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67482 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67488 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 67489 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 67491 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 67492 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 67499 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 68079 iomem_wstrb[0]
.sym 68093 flash_io2_di
.sym 68185 flash_io2_di
.sym 68189 soc.simpleuart_reg_div_do[1]
.sym 68190 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 68204 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 68224 flash_io2_oe
.sym 68236 flash_io2_do
.sym 68239 flash_io2_di
.sym 68241 soc.simpleuart_reg_div_do[7]
.sym 68243 soc.spimemio.dout_data[1]
.sym 68249 soc.simpleuart_reg_div_do[12]
.sym 68253 soc.simpleuart_reg_div_do[1]
.sym 68255 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 68286 iomem_wdata[7]
.sym 68293 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68318 iomem_wdata[7]
.sym 68345 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68346 clk$SB_IO_IN_$glb_clk
.sym 68347 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68349 soc.spimemio.dout_data[3]
.sym 68350 soc.spimemio.dout_data[0]
.sym 68352 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 68353 soc.spimemio.dout_data[2]
.sym 68354 soc.spimemio.dout_data[1]
.sym 68355 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 68365 $PACKER_VCC_NET
.sym 68369 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 68371 iomem_wdata[23]
.sym 68373 soc.simpleuart.send_divcnt[3]
.sym 68375 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68378 soc.simpleuart_reg_div_do[10]
.sym 68379 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68381 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 68389 soc.simpleuart.send_divcnt[3]
.sym 68391 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 68394 iomem_wdata[12]
.sym 68403 soc.simpleuart.send_divcnt[22]
.sym 68411 soc.simpleuart.send_divcnt[16]
.sym 68416 iomem_wdata[11]
.sym 68419 iomem_wdata[10]
.sym 68425 iomem_wdata[12]
.sym 68436 iomem_wdata[11]
.sym 68441 soc.simpleuart.send_divcnt[16]
.sym 68453 soc.simpleuart.send_divcnt[3]
.sym 68459 soc.simpleuart.send_divcnt[22]
.sym 68464 iomem_wdata[10]
.sym 68468 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 68469 clk$SB_IO_IN_$glb_clk
.sym 68470 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68472 soc.spimemio.dout_data[5]
.sym 68473 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68474 soc.spimemio.dout_data[6]
.sym 68475 soc.spimemio.dout_data[7]
.sym 68476 soc.spimemio.dout_data[4]
.sym 68477 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 68478 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 68484 UART_RX$SB_IO_IN
.sym 68485 iomem_addr[14]
.sym 68488 iomem_addr[6]
.sym 68490 iomem_wdata[2]
.sym 68491 soc.simpleuart.send_divcnt[22]
.sym 68492 iomem_wdata[17]
.sym 68495 soc.simpleuart_reg_div_do[0]
.sym 68496 soc.simpleuart_reg_div_do[13]
.sym 68497 iomem_wdata[6]
.sym 68498 soc.simpleuart_reg_div_do[8]
.sym 68501 soc.spimemio.dout_data[2]
.sym 68504 iomem_wdata[31]
.sym 68514 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 68515 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 68525 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 68526 soc.simpleuart_reg_div_do[7]
.sym 68527 soc.simpleuart_reg_div_do[2]
.sym 68528 soc.simpleuart_reg_div_do[1]
.sym 68529 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 68530 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 68532 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 68533 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 68535 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 68536 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 68538 soc.simpleuart_reg_div_do[3]
.sym 68539 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 68541 soc.simpleuart_reg_div_do[6]
.sym 68542 soc.simpleuart_reg_div_do[0]
.sym 68544 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[0]
.sym 68546 soc.simpleuart_reg_div_do[0]
.sym 68547 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 68550 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[1]
.sym 68552 soc.simpleuart_reg_div_do[1]
.sym 68553 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 68556 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[2]
.sym 68558 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 68559 soc.simpleuart_reg_div_do[2]
.sym 68562 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[3]
.sym 68564 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 68565 soc.simpleuart_reg_div_do[3]
.sym 68568 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[4]
.sym 68570 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 68571 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 68574 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[5]
.sym 68576 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 68577 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 68580 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[6]
.sym 68582 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 68583 soc.simpleuart_reg_div_do[6]
.sym 68586 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[7]
.sym 68588 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 68589 soc.simpleuart_reg_div_do[7]
.sym 68598 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 68599 soc.simpleuart_reg_div_do[6]
.sym 68600 soc.simpleuart_reg_div_do[0]
.sym 68601 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 68607 iomem_wdata[0]
.sym 68608 $PACKER_VCC_NET
.sym 68609 soc.spimemio.dout_data[6]
.sym 68610 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 68611 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 68614 iomem_wdata[22]
.sym 68615 soc.spimemio.dout_data[5]
.sym 68618 soc.simpleuart_reg_div_do[7]
.sym 68619 soc.simpleuart_reg_div_do[22]
.sym 68622 soc.simpleuart_reg_div_do[13]
.sym 68624 iomem_wdata[9]
.sym 68627 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 68630 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[7]
.sym 68639 soc.simpleuart_reg_div_do[11]
.sym 68643 soc.simpleuart_reg_div_do[12]
.sym 68649 soc.simpleuart_reg_div_do[14]
.sym 68650 soc.simpleuart_reg_div_do[10]
.sym 68651 soc.simpleuart_reg_div_do[13]
.sym 68652 soc.simpleuart_reg_div_do[8]
.sym 68656 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 68657 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 68658 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 68660 soc.simpleuart_reg_div_do[15]
.sym 68661 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 68662 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 68663 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 68664 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 68665 soc.simpleuart_reg_div_do[9]
.sym 68666 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 68667 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[8]
.sym 68669 soc.simpleuart_reg_div_do[8]
.sym 68670 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 68673 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[9]
.sym 68675 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 68676 soc.simpleuart_reg_div_do[9]
.sym 68679 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[10]
.sym 68681 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 68682 soc.simpleuart_reg_div_do[10]
.sym 68685 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[11]
.sym 68687 soc.simpleuart_reg_div_do[11]
.sym 68688 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 68691 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[12]
.sym 68693 soc.simpleuart_reg_div_do[12]
.sym 68694 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 68697 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[13]
.sym 68699 soc.simpleuart_reg_div_do[13]
.sym 68700 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 68703 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[14]
.sym 68705 soc.simpleuart_reg_div_do[14]
.sym 68706 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 68709 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[15]
.sym 68711 soc.simpleuart_reg_div_do[15]
.sym 68712 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 68717 soc.simpleuart_reg_div_do[13]
.sym 68718 soc.simpleuart_reg_div_do[8]
.sym 68722 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 68723 soc.simpleuart_reg_div_do[9]
.sym 68724 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 68730 soc.simpleuart.send_divcnt[6]
.sym 68732 $PACKER_VCC_NET
.sym 68734 soc.simpleuart.send_divcnt[7]
.sym 68740 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 68743 soc.spimemio.buffer[5]
.sym 68745 flash_csb$SB_IO_OUT
.sym 68746 soc.simpleuart_reg_div_do[12]
.sym 68749 soc.simpleuart_reg_div_do[23]
.sym 68753 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[15]
.sym 68759 soc.simpleuart_reg_div_do[19]
.sym 68762 soc.simpleuart_reg_div_do[21]
.sym 68765 soc.simpleuart_reg_div_do[18]
.sym 68767 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 68769 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 68770 soc.simpleuart_reg_div_do[16]
.sym 68771 soc.simpleuart_reg_div_do[17]
.sym 68774 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 68775 soc.simpleuart_reg_div_do[23]
.sym 68778 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 68779 soc.simpleuart_reg_div_do[22]
.sym 68782 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 68783 soc.simpleuart_reg_div_do[20]
.sym 68784 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 68787 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 68788 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 68790 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[16]
.sym 68792 soc.simpleuart_reg_div_do[16]
.sym 68793 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 68796 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[17]
.sym 68798 soc.simpleuart_reg_div_do[17]
.sym 68799 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 68802 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[18]
.sym 68804 soc.simpleuart_reg_div_do[18]
.sym 68805 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 68808 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[19]
.sym 68810 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 68811 soc.simpleuart_reg_div_do[19]
.sym 68814 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[20]
.sym 68816 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 68817 soc.simpleuart_reg_div_do[20]
.sym 68820 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[21]
.sym 68822 soc.simpleuart_reg_div_do[21]
.sym 68823 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 68826 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[22]
.sym 68828 soc.simpleuart_reg_div_do[22]
.sym 68829 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 68832 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[23]
.sym 68834 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 68835 soc.simpleuart_reg_div_do[23]
.sym 68840 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 68845 soc.spimemio.rd_wait
.sym 68853 soc.simpleuart_reg_div_do[11]
.sym 68854 iomem_wdata[21]
.sym 68855 soc.simpleuart_reg_div_do[10]
.sym 68856 $PACKER_VCC_NET
.sym 68858 soc.simpleuart.send_divcnt[14]
.sym 68859 iomem_wdata[21]
.sym 68860 iomem_addr[3]
.sym 68861 soc.simpleuart_reg_div_do[18]
.sym 68862 UART_RX_SB_LUT4_I2_I1[30]
.sym 68863 iomem_addr[11]
.sym 68866 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 68869 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 68870 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 68871 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68873 soc.spimemio.rd_inc
.sym 68874 soc.simpleuart_reg_div_do[30]
.sym 68875 iomem_wdata[13]
.sym 68876 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[23]
.sym 68881 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 68882 soc.simpleuart_reg_div_do[31]
.sym 68883 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 68887 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 68891 soc.simpleuart_reg_div_do[27]
.sym 68893 soc.simpleuart_reg_div_do[30]
.sym 68895 soc.simpleuart_reg_div_do[29]
.sym 68897 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 68898 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 68903 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 68906 soc.simpleuart_reg_div_do[25]
.sym 68907 soc.simpleuart_reg_div_do[28]
.sym 68909 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 68910 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 68911 soc.simpleuart_reg_div_do[26]
.sym 68912 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 68913 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[24]
.sym 68915 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 68916 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 68919 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[25]
.sym 68921 soc.simpleuart_reg_div_do[25]
.sym 68922 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 68925 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[26]
.sym 68927 soc.simpleuart_reg_div_do[26]
.sym 68928 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 68931 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[27]
.sym 68933 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 68934 soc.simpleuart_reg_div_do[27]
.sym 68937 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[28]
.sym 68939 soc.simpleuart_reg_div_do[28]
.sym 68940 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 68943 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[29]
.sym 68945 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 68946 soc.simpleuart_reg_div_do[29]
.sym 68949 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[30]
.sym 68951 soc.simpleuart_reg_div_do[30]
.sym 68952 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 68955 $nextpnr_ICESTORM_LC_55$I3
.sym 68957 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 68958 soc.simpleuart_reg_div_do[31]
.sym 68965 soc.simpleuart.recv_buf_data[5]
.sym 68966 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 68967 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 68968 soc.simpleuart.recv_buf_data[0]
.sym 68970 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 68975 soc.simpleuart_reg_div_do[30]
.sym 68978 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 68980 iomem_addr[10]
.sym 68981 soc.simpleuart_reg_div_do[30]
.sym 68982 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 68984 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 68985 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 68987 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 68988 soc.simpleuart.recv_buf_valid
.sym 68989 UART_RX_SB_LUT4_I2_O[3]
.sym 68991 iomem_wdata[31]
.sym 68992 soc.simpleuart.recv_pattern[7]
.sym 68993 data[1]
.sym 68996 soc.simpleuart_reg_div_do[13]
.sym 68997 data[3]
.sym 68999 $nextpnr_ICESTORM_LC_55$I3
.sym 69005 soc.spimemio.buffer[3]
.sym 69007 UART_RX_SB_LUT4_I2_O[3]
.sym 69009 flash_csb_SB_LUT4_I1_I2[2]
.sym 69013 soc.simpleuart.send_divcnt[30]
.sym 69015 soc.spimemio.buffer[5]
.sym 69017 flash_csb$SB_IO_OUT
.sym 69021 flash_clk_SB_LUT4_I1_I2[3]
.sym 69022 flash_clk_SB_LUT4_I1_I2[0]
.sym 69023 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69024 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69027 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 69030 soc.simpleuart.recv_buf_valid
.sym 69031 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69033 iomem_wstrb[0]
.sym 69035 soc.simpleuart.recv_buf_data[2]
.sym 69040 $nextpnr_ICESTORM_LC_55$I3
.sym 69043 UART_RX_SB_LUT4_I2_O[3]
.sym 69044 iomem_wstrb[0]
.sym 69046 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69049 soc.simpleuart.send_divcnt[30]
.sym 69056 soc.simpleuart.recv_buf_data[2]
.sym 69057 soc.simpleuart.recv_buf_valid
.sym 69061 soc.spimemio.buffer[5]
.sym 69067 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 69068 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69069 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69070 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69073 flash_clk_SB_LUT4_I1_I2[0]
.sym 69074 flash_clk_SB_LUT4_I1_I2[3]
.sym 69075 flash_csb$SB_IO_OUT
.sym 69076 flash_csb_SB_LUT4_I1_I2[2]
.sym 69081 soc.spimemio.buffer[3]
.sym 69083 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 69084 clk$SB_IO_IN_$glb_clk
.sym 69086 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 69087 iomem_rdata[11]
.sym 69088 iomem_rdata[9]
.sym 69089 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 69090 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 69091 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 69092 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 69093 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 69098 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 69099 soc.spimemio.buffer[3]
.sym 69100 flash_io0_di
.sym 69101 iomem_addr[23]
.sym 69103 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 69104 soc.simpleuart_reg_div_do[31]
.sym 69106 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 69108 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69109 soc.simpleuart.send_divcnt[30]
.sym 69110 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69111 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69112 iomem_rdata_SB_DFFESR_Q_E
.sym 69113 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 69114 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 69115 soc.simpleuart_reg_div_do[7]
.sym 69117 cmd_addr[3]
.sym 69119 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69120 $PACKER_VCC_NET
.sym 69121 soc.simpleuart.recv_buf_data[2]
.sym 69129 cmd_addr[5]
.sym 69130 iomem_addr[3]
.sym 69132 flash_clk_SB_LUT4_I1_I2[3]
.sym 69137 iomem_addr[5]
.sym 69138 iomem_rdata_SB_DFFESR_Q_E
.sym 69141 cmd_addr[3]
.sym 69142 cmd_addr[1]
.sym 69149 iomem_addr[6]
.sym 69150 flash_io1_di
.sym 69153 iomem_addr[4]
.sym 69154 flash_clk_SB_LUT4_I1_I2[0]
.sym 69158 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 69162 iomem_addr[6]
.sym 69168 iomem_addr[5]
.sym 69173 iomem_addr[4]
.sym 69179 cmd_addr[5]
.sym 69184 cmd_addr[1]
.sym 69190 flash_clk_SB_LUT4_I1_I2[3]
.sym 69191 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 69192 flash_io1_di
.sym 69193 flash_clk_SB_LUT4_I1_I2[0]
.sym 69199 cmd_addr[3]
.sym 69204 iomem_addr[3]
.sym 69206 iomem_rdata_SB_DFFESR_Q_E
.sym 69207 clk$SB_IO_IN_$glb_clk
.sym 69208 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 69221 iomem_addr[4]
.sym 69222 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 69226 iomem_addr[15]
.sym 69231 iomem_addr[6]
.sym 69234 soc.simpleuart_reg_div_do[12]
.sym 69239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 69240 flash_clk_SB_LUT4_I1_I2[0]
.sym 69250 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 69253 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 69255 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 69258 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 69259 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 69260 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 69262 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 69265 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 69282 $nextpnr_ICESTORM_LC_2$O
.sym 69284 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 69288 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 69290 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 69294 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 69296 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 69300 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 69302 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 69306 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 69309 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 69312 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 69315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 69318 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 69320 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 69324 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 69327 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 69342 iomem_wstrb[0]
.sym 69344 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69345 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69346 iomem_addr[14]
.sym 69347 soc.simpleuart_reg_div_do[26]
.sym 69348 iomem_wdata[26]
.sym 69349 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 69350 iomem_addr[5]
.sym 69351 soc.simpleuart.recv_buf_valid
.sym 69352 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69355 iomem_addr[17]
.sym 69358 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 69359 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69361 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69362 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 69365 soc.simpleuart_reg_div_do[30]
.sym 69367 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 69368 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 69383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 69384 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 69385 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 69386 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 69387 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 69392 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 69395 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 69396 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 69405 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 69407 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 69411 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 69413 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 69417 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[10]
.sym 69420 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 69423 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[11]
.sym 69426 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 69429 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[12]
.sym 69431 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 69435 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[13]
.sym 69438 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 69441 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[14]
.sym 69443 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 69447 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 69449 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 69467 iomem_addr[6]
.sym 69469 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 69471 iomem_addr[14]
.sym 69472 iomem_wdata[11]
.sym 69473 iomem_wdata[18]
.sym 69474 iomem_addr[7]
.sym 69475 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 69478 iomem_wdata[9]
.sym 69479 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 69480 soc.simpleuart.recv_pattern[7]
.sym 69481 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 69482 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 69483 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 69485 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 69486 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 69487 iomem_addr[11]
.sym 69488 soc.simpleuart_reg_div_do[13]
.sym 69489 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 69490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 69491 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 69497 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 69498 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 69505 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 69508 $PACKER_VCC_NET
.sym 69515 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 69517 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 69520 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 69522 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 69525 iomem_ready_SB_LUT4_I3_I1[0]
.sym 69528 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[16]
.sym 69530 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 69534 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[17]
.sym 69536 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 69540 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[18]
.sym 69542 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 69546 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[19]
.sym 69548 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 69552 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[20]
.sym 69554 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 69558 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[21]
.sym 69561 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 69564 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[22]
.sym 69566 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 69570 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[23]
.sym 69572 iomem_ready_SB_LUT4_I3_I1[0]
.sym 69573 $PACKER_VCC_NET
.sym 69584 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 69585 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 69591 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 69594 iomem_addr[19]
.sym 69595 soc.simpleuart_reg_div_do[29]
.sym 69597 iomem_addr[7]
.sym 69598 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69599 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 69600 iomem_addr[23]
.sym 69601 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 69602 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 69603 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69604 iomem_addr[21]
.sym 69605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 69606 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 69607 soc.simpleuart_reg_div_do[7]
.sym 69608 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 69609 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 69610 iomem_rdata_SB_DFFESR_Q_E
.sym 69611 iomem_ready_SB_LUT4_I3_I1[0]
.sym 69612 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 69613 iomem_addr[3]
.sym 69614 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[23]
.sym 69621 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 69625 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 69629 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 69630 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 69640 soc.simpleuart.recv_pattern[7]
.sym 69641 soc.mem_valid
.sym 69642 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 69643 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 69646 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 69651 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[24]
.sym 69653 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 69657 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[25]
.sym 69660 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 69663 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[26]
.sym 69666 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 69669 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[27]
.sym 69671 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 69675 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[28]
.sym 69677 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 69681 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[29]
.sym 69683 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 69688 soc.mem_valid
.sym 69691 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[29]
.sym 69694 soc.simpleuart.recv_pattern[7]
.sym 69698 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 69699 clk$SB_IO_IN_$glb_clk
.sym 69700 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69701 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 69702 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 69703 iomem_addr[8]
.sym 69704 iomem_addr[18]
.sym 69705 iomem_addr[2]
.sym 69706 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 69707 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 69708 iomem_addr[21]
.sym 69713 iomem_addr[16]
.sym 69714 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 69715 $PACKER_VCC_NET
.sym 69716 iomem_wdata[29]
.sym 69717 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 69718 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 69719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 69720 iomem_wdata[4]
.sym 69721 iomem_addr[4]
.sym 69722 iomem_wdata[30]
.sym 69723 iomem_addr[16]
.sym 69724 soc.simpleuart.recv_buf_valid
.sym 69725 soc.cpu.next_pc[24]
.sym 69726 soc.simpleuart_reg_div_do[12]
.sym 69728 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 69730 soc.cpu.next_pc[22]
.sym 69731 iomem_addr[10]
.sym 69732 soc.cpu.cpu_state[6]
.sym 69734 soc.cpu.next_pc[25]
.sym 69735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 69736 soc.simpleuart.recv_buf_data[7]
.sym 69744 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69747 soc.cpu.next_pc[10]
.sym 69748 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69751 soc.cpu.next_pc[11]
.sym 69752 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 69754 soc.cpu.next_pc[3]
.sym 69755 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 69756 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 69757 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 69758 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69760 iomem_addr[31]
.sym 69762 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 69763 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 69765 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 69768 iomem_addr[23]
.sym 69770 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 69772 soc.cpu.next_pc[12]
.sym 69773 iomem_addr[19]
.sym 69777 iomem_addr[19]
.sym 69782 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69787 iomem_addr[31]
.sym 69793 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 69794 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69795 soc.cpu.next_pc[3]
.sym 69796 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 69799 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69800 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 69801 soc.cpu.next_pc[11]
.sym 69802 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 69805 iomem_addr[23]
.sym 69811 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69812 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 69813 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 69814 soc.cpu.next_pc[12]
.sym 69817 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 69818 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69819 soc.cpu.next_pc[10]
.sym 69820 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 69821 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69822 clk$SB_IO_IN_$glb_clk
.sym 69825 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 69826 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 69827 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 69828 iomem_ready_SB_LUT4_I3_I1[0]
.sym 69829 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 69836 soc.simpleuart_reg_div_do[16]
.sym 69838 iomem_addr[19]
.sym 69839 iomem_addr[18]
.sym 69841 iomem_addr[21]
.sym 69843 soc.cpu.next_pc[10]
.sym 69844 iomem_addr[3]
.sym 69846 iomem_addr[11]
.sym 69848 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 69849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 69850 iomem_wdata[15]
.sym 69851 iomem_addr[3]
.sym 69852 iomem_wdata[13]
.sym 69853 soc.cpu.next_pc[18]
.sym 69854 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 69855 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 69856 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69857 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69858 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 69859 soc.cpu.next_pc[20]
.sym 69865 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 69868 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 69869 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 69870 iomem_addr[24]
.sym 69871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 69877 soc.simpleuart_reg_div_do[7]
.sym 69879 flash_clk_SB_LUT4_I1_I2[3]
.sym 69880 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69881 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 69882 soc.simpleuart.recv_buf_valid
.sym 69883 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69884 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 69885 soc.cpu.next_pc[24]
.sym 69886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 69887 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 69888 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 69889 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 69891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0[0]
.sym 69892 soc.cpu.cpu_state[6]
.sym 69893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[0]
.sym 69894 soc.cpu.next_pc[25]
.sym 69895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 69896 soc.simpleuart.recv_buf_data[7]
.sym 69898 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 69899 soc.simpleuart_reg_div_do[7]
.sym 69900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 69901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 69904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 69905 soc.cpu.cpu_state[6]
.sym 69906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0[0]
.sym 69907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 69910 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 69911 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 69916 iomem_addr[24]
.sym 69922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 69923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 69924 soc.cpu.cpu_state[6]
.sym 69925 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[0]
.sym 69928 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69929 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 69930 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 69931 soc.cpu.next_pc[24]
.sym 69934 soc.simpleuart.recv_buf_data[7]
.sym 69935 flash_clk_SB_LUT4_I1_I2[3]
.sym 69936 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69937 soc.simpleuart.recv_buf_valid
.sym 69940 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 69941 soc.cpu.next_pc[25]
.sym 69942 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69943 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 69944 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69945 clk$SB_IO_IN_$glb_clk
.sym 69947 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 69948 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 69949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0[0]
.sym 69950 data[4]
.sym 69951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[0]
.sym 69952 data[5]
.sym 69954 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 69959 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 69961 iomem_addr[24]
.sym 69962 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 69963 iomem_addr[14]
.sym 69965 flash_clk_SB_LUT4_I1_I2[0]
.sym 69966 soc.mem_rdata[17]
.sym 69967 iomem_addr[7]
.sym 69968 iomem_addr[19]
.sym 69969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[2]
.sym 69970 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 69972 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69973 soc.mem_rdata[29]
.sym 69974 soc.mem_rdata[24]
.sym 69975 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 69976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 69977 iomem_addr[28]
.sym 69978 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 69979 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69980 soc.mem_rdata[26]
.sym 69981 soc.simpleuart_reg_div_do[13]
.sym 69982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 69988 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 69990 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69991 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 69992 soc.cpu.cpu_state[6]
.sym 69993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 69994 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 69996 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 69999 soc.cpu.next_pc[28]
.sym 70001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 70002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 70003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70005 soc.mem_rdata[25]
.sym 70006 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 70007 soc.mem_rdata[16]
.sym 70009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 70010 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 70013 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 70014 soc.cpu.next_pc[26]
.sym 70015 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 70016 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 70018 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 70022 soc.mem_rdata[16]
.sym 70023 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70034 soc.mem_rdata[25]
.sym 70035 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 70036 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 70039 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 70040 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 70041 soc.cpu.next_pc[26]
.sym 70042 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 70051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 70052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 70053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 70054 soc.cpu.cpu_state[6]
.sym 70057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 70058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 70059 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 70060 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 70063 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 70064 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 70065 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 70066 soc.cpu.next_pc[28]
.sym 70067 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70068 clk$SB_IO_IN_$glb_clk
.sym 70070 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 70071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 70072 iomem_rdata[13]
.sym 70073 iomem_rdata[15]
.sym 70074 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 70075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 70076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70077 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 70083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70084 soc.mem_valid
.sym 70087 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 70090 iomem_addr[26]
.sym 70091 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 70094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 70097 iomem_rdata_SB_DFFESR_Q_E
.sym 70098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70100 soc.cpu.next_pc[26]
.sym 70101 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 70102 iomem_rdata_SB_DFFESR_Q_E
.sym 70103 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 70104 soc.mem_rdata[28]
.sym 70113 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 70116 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 70122 iomem_wdata[15]
.sym 70125 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 70127 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70131 soc.mem_rdata[20]
.sym 70132 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 70133 soc.mem_rdata[29]
.sym 70134 soc.mem_rdata[24]
.sym 70135 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70136 soc.mem_rdata[25]
.sym 70140 soc.cpu.cpu_state[6]
.sym 70144 soc.cpu.cpu_state[6]
.sym 70145 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 70146 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70147 soc.mem_rdata[24]
.sym 70165 iomem_wdata[15]
.sym 70168 soc.mem_rdata[25]
.sym 70169 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 70170 soc.cpu.cpu_state[6]
.sym 70171 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70174 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 70175 soc.cpu.cpu_state[6]
.sym 70176 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70177 soc.mem_rdata[20]
.sym 70180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70181 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 70182 soc.mem_rdata[29]
.sym 70183 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 70190 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 70191 clk$SB_IO_IN_$glb_clk
.sym 70192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 70193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 70195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 70197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[2]
.sym 70198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 70199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 70200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 70207 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 70208 soc.mem_rdata[23]
.sym 70209 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 70210 iomem_addr[31]
.sym 70212 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 70214 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 70215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70217 soc.mem_rdata[30]
.sym 70218 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 70219 soc.cpu.cpu_state[6]
.sym 70220 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 70222 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70224 soc.mem_rdata[30]
.sym 70225 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70226 soc.cpu.cpu_state[6]
.sym 70227 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 70228 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70235 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70237 soc.cpu.cpu_state[6]
.sym 70243 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70248 soc.mem_rdata[30]
.sym 70250 soc.mem_rdata[26]
.sym 70254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[0]
.sym 70259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 70263 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 70264 soc.mem_rdata[28]
.sym 70273 soc.mem_rdata[28]
.sym 70274 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 70275 soc.cpu.cpu_state[6]
.sym 70276 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 70281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[0]
.sym 70285 soc.cpu.cpu_state[6]
.sym 70286 soc.mem_rdata[26]
.sym 70287 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70288 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 70291 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 70292 soc.cpu.cpu_state[6]
.sym 70293 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 70294 soc.mem_rdata[30]
.sym 70314 clk$SB_IO_IN_$glb_clk
.sym 70315 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 70317 iomem_rdata[12]
.sym 70319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]
.sym 70321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 70329 soc.mem_rdata[27]
.sym 70330 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 70331 iomem_addr[25]
.sym 70333 soc.mem_rdata[31]
.sym 70334 soc.cpu.reg_out[30]
.sym 70335 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 70336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70337 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70342 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70343 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70349 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 70350 soc.spimem_rdata[13]
.sym 70360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 70364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 70366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 70370 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 70373 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 70376 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 70385 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70386 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70390 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 70393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 70402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 70404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 70408 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70410 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70422 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70423 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 70433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 70435 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70437 clk$SB_IO_IN_$glb_clk
.sym 70438 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 70439 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 70440 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 70441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 70442 soc.spimem_rdata[13]
.sym 70443 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 70445 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70446 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70452 soc.cpu.next_pc[27]
.sym 70455 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 70462 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 70463 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 70464 soc.cpu.reg_out[26]
.sym 70465 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70466 soc.mem_rdata[26]
.sym 70468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70469 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70471 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 70472 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70483 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70485 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70487 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70490 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70491 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70492 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70493 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 70494 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 70495 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 70496 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70497 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 70498 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 70503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 70504 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 70505 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 70506 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 70508 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 70511 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70513 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70514 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 70515 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 70519 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70521 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70525 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70526 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 70527 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 70528 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70531 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70532 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70533 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 70534 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 70537 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70538 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 70539 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 70540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 70543 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 70544 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70549 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70551 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70555 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70556 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 70558 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 70560 clk$SB_IO_IN_$glb_clk
.sym 70562 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 70563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 70564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 70567 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 70568 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 70569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 70574 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70576 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 70578 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70581 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 70582 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 70583 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 70584 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70585 soc.mem_rdata[24]
.sym 70586 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70588 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 70590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70591 UART_RX_SB_LUT4_I2_O[3]
.sym 70592 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 70593 soc.cpu.decoded_imm_j[20]
.sym 70594 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 70596 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70603 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70604 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70605 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 70608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 70611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 70613 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70614 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70617 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70618 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 70620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 70622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70623 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 70625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 70626 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 70627 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 70632 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70633 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 70636 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70637 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70638 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 70644 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 70649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 70651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 70654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 70655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70656 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70657 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70660 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70661 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70662 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70663 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 70668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 70669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 70672 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70673 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70674 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 70679 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70680 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 70681 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 70685 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 70686 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70687 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 70688 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70689 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 70690 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70691 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70692 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 70693 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 70694 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70697 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 70699 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70700 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70701 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70704 soc.mem_rdata[27]
.sym 70706 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 70707 soc.cpu.mem_rdata_latched[1]
.sym 70708 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 70709 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 70710 soc.cpu.cpu_state[6]
.sym 70711 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70712 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70713 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70714 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70716 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 70719 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 70726 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 70728 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70729 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70730 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 70731 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 70732 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70734 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70737 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 70738 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 70739 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70740 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70741 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 70742 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 70744 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70745 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70747 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 70748 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 70749 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70752 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 70753 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70755 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 70759 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 70760 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 70761 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 70762 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 70765 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70766 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70767 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70768 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70771 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70773 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70778 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70780 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 70783 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 70785 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 70786 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 70789 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 70790 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70791 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70792 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 70795 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 70798 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70802 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70803 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70804 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 70806 clk$SB_IO_IN_$glb_clk
.sym 70808 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70810 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 70811 soc.cpu.decoded_imm_j[20]
.sym 70812 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 70813 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 70814 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 70815 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70817 iomem_wstrb[0]
.sym 70820 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 70821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 70822 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 70823 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 70825 soc.cpu.next_pc[29]
.sym 70826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 70827 soc.cpu.mem_rdata_q[19]
.sym 70828 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70830 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 70831 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70833 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 70835 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70837 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 70838 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70839 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70840 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70842 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70849 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 70851 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70852 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70854 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 70855 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 70856 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 70857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70862 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 70863 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 70864 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70866 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70867 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70869 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70870 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 70871 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70873 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 70874 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 70875 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70878 soc.cpu.mem_rdata_latched[2]
.sym 70879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70882 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70883 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70885 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 70888 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70889 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 70890 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 70891 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70894 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 70895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70900 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70901 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70902 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70903 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70906 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70907 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 70908 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 70909 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 70912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70915 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 70918 soc.cpu.mem_rdata_latched[2]
.sym 70919 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70920 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70921 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 70924 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 70926 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 70927 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 70929 clk$SB_IO_IN_$glb_clk
.sym 70931 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70932 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 70933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70934 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 70935 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70936 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70937 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70938 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70946 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 70947 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70948 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70949 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 70950 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 70953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 70954 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70955 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70957 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 70960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 70961 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70962 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 70963 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70964 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 70965 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 70966 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 70972 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 70973 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70974 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 70977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70978 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 70979 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70982 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70983 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 70984 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 70985 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70990 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 70992 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 70994 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 70995 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70996 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70997 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 70998 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70999 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71000 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 71002 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 71003 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71005 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 71006 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 71007 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71011 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71012 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 71017 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71018 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71019 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71020 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 71023 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71025 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 71026 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71029 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71031 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 71035 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 71037 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71038 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 71041 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 71042 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71043 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 71044 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71049 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 71050 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 71052 clk$SB_IO_IN_$glb_clk
.sym 71054 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71055 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 71056 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 71057 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71058 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71059 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71060 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71061 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[2]
.sym 71067 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 71068 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 71069 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 71070 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71072 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 71074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 71075 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 71076 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71077 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 71081 soc.cpu.mem_rdata_latched[2]
.sym 71083 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71087 soc.cpu.mem_rdata_latched[2]
.sym 71088 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71096 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 71097 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 71098 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 71099 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71100 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 71101 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 71102 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71104 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71105 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 71106 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71108 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 71109 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 71112 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 71113 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71114 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 71115 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 71116 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71118 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71120 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 71121 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 71122 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 71125 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71126 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 71128 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71129 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 71130 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 71131 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71134 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 71136 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 71140 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 71141 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 71142 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71143 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 71146 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71147 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71148 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 71152 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71153 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 71154 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 71155 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71158 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 71159 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 71160 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 71161 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71164 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 71166 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 71167 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71170 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71171 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 71172 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71173 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 71175 clk$SB_IO_IN_$glb_clk
.sym 71177 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71179 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 71180 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71181 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71183 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71184 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71189 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 71190 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 71192 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 71194 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71196 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71198 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 71199 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71201 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 71203 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 71204 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71208 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71218 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 71219 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 71220 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71221 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 71223 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71224 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71228 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 71229 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 71230 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 71231 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 71232 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 71234 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 71235 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71236 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71237 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71238 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 71240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71241 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71243 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 71244 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 71245 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 71246 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71248 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71249 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71251 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71252 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71253 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 71254 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 71257 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 71258 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71259 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 71260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71264 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71265 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71266 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71269 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71270 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 71271 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71272 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 71275 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 71276 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 71277 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71282 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 71283 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 71284 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 71287 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 71288 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 71289 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71290 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 71293 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71295 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71298 clk$SB_IO_IN_$glb_clk
.sym 71314 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 71315 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 71317 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71319 soc.cpu.mem_rdata_q[16]
.sym 71321 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 71322 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 71862 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71873 $PACKER_VCC_NET
.sym 71879 flash_io2_oe
.sym 71881 $PACKER_VCC_NET
.sym 71887 flash_io2_do
.sym 71911 soc.simpleuart_reg_div_do[1]
.sym 72016 flash_io3_di
.sym 72018 clk$SB_IO_IN
.sym 72034 flash_io2_do
.sym 72039 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72040 iomem_wdata[20]
.sym 72052 flash_io3_di
.sym 72063 flash_io1_di
.sym 72066 flash_io0_di
.sym 72070 flash_io3_di
.sym 72072 $PACKER_VCC_NET
.sym 72075 soc.spimemio.dout_data[1]
.sym 72080 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 72082 soc.spimemio.dout_data[3]
.sym 72084 soc.spimemio.dout_data[0]
.sym 72085 soc.spimemio.dout_data[4]
.sym 72107 iomem_wdata[4]
.sym 72121 iomem_wdata[1]
.sym 72124 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 72131 iomem_wdata[1]
.sym 72136 iomem_wdata[4]
.sym 72176 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 72177 clk$SB_IO_IN_$glb_clk
.sym 72178 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72191 soc.simpleuart_reg_div_do[1]
.sym 72195 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 72199 flash_io2_oe
.sym 72201 iomem_wdata[31]
.sym 72205 soc.spimemio.dout_data[2]
.sym 72207 soc.spimemio.dout_data[1]
.sym 72208 flash_io1_di
.sym 72210 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72212 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72213 soc.spimemio.dout_data[3]
.sym 72221 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72222 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72226 soc.spimemio.dout_data[1]
.sym 72228 flash_io2_di
.sym 72230 flash_io1_di
.sym 72231 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72233 flash_io0_di
.sym 72236 flash_io3_di
.sym 72238 soc.spimemio.dout_data[0]
.sym 72240 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 72241 soc.spimemio.dout_data[2]
.sym 72243 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 72260 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72261 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 72262 flash_io3_di
.sym 72265 flash_io0_di
.sym 72266 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72268 flash_io1_di
.sym 72277 soc.spimemio.dout_data[0]
.sym 72278 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72279 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72280 flash_io2_di
.sym 72284 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 72285 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72286 soc.spimemio.dout_data[1]
.sym 72290 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72291 soc.spimemio.dout_data[0]
.sym 72292 flash_io1_di
.sym 72295 soc.spimemio.dout_data[2]
.sym 72296 soc.spimemio.dout_data[1]
.sym 72297 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72298 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72299 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72300 clk$SB_IO_IN_$glb_clk
.sym 72315 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72316 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72317 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72319 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 72320 soc.spimemio.dout_data[0]
.sym 72323 iomem_wdata[9]
.sym 72324 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 72326 soc.spimemio.dout_data[7]
.sym 72327 soc.spimemio.dout_data[0]
.sym 72328 soc.spimemio.dout_data[4]
.sym 72329 iomem_wdata[28]
.sym 72335 flash_io3_di
.sym 72343 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 72352 soc.spimemio.dout_data[3]
.sym 72353 soc.spimemio.dout_data[0]
.sym 72354 soc.spimemio.dout_data[6]
.sym 72355 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72356 soc.spimemio.dout_data[2]
.sym 72360 soc.spimemio.dout_data[5]
.sym 72364 soc.spimemio.dout_data[4]
.sym 72366 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 72368 soc.spimemio.dout_data[5]
.sym 72369 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72370 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72372 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72373 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 72382 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72383 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 72384 soc.spimemio.dout_data[4]
.sym 72388 soc.spimemio.dout_data[6]
.sym 72389 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72390 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72391 soc.spimemio.dout_data[5]
.sym 72394 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 72395 soc.spimemio.dout_data[2]
.sym 72397 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72400 soc.spimemio.dout_data[3]
.sym 72402 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72403 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72406 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 72407 soc.spimemio.dout_data[3]
.sym 72408 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72412 soc.spimemio.dout_data[5]
.sym 72413 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72414 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72415 soc.spimemio.dout_data[4]
.sym 72418 soc.spimemio.dout_data[0]
.sym 72419 soc.spimemio.dout_data[2]
.sym 72420 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72421 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 72422 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72423 clk$SB_IO_IN_$glb_clk
.sym 72437 soc.simpleuart_reg_div_do[22]
.sym 72438 soc.spimemio.dout_data[1]
.sym 72439 soc.spimemio.dout_data[4]
.sym 72440 flash_csb$SB_IO_OUT
.sym 72441 soc.spimemio.dout_data[5]
.sym 72442 soc.simpleuart_reg_div_do[17]
.sym 72443 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72445 soc.spimemio.dout_data[6]
.sym 72447 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 72448 soc.simpleuart_reg_div_do[17]
.sym 72454 soc.simpleuart_reg_div_do[13]
.sym 72456 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 72468 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 72470 soc.simpleuart.send_divcnt[6]
.sym 72472 soc.simpleuart.send_divcnt[7]
.sym 72477 iomem_wdata[0]
.sym 72480 iomem_wdata[6]
.sym 72523 soc.simpleuart.send_divcnt[7]
.sym 72531 iomem_wdata[6]
.sym 72535 iomem_wdata[0]
.sym 72544 soc.simpleuart.send_divcnt[6]
.sym 72545 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 72546 clk$SB_IO_IN_$glb_clk
.sym 72547 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72562 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 72563 iomem_wdata[0]
.sym 72564 soc.spimemio.rd_inc
.sym 72566 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 72573 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 72575 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 72579 soc.spimemio.dout_data[3]
.sym 72581 iomem_wdata[8]
.sym 72582 soc.spimemio.dout_data[0]
.sym 72583 soc.spimemio.dout_data[7]
.sym 72591 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 72592 soc.simpleuart.send_divcnt[8]
.sym 72598 soc.simpleuart.send_divcnt[14]
.sym 72599 iomem_wdata[9]
.sym 72605 iomem_wdata[8]
.sym 72620 iomem_wdata[13]
.sym 72622 iomem_wdata[13]
.sym 72629 iomem_wdata[8]
.sym 72652 soc.simpleuart.send_divcnt[8]
.sym 72661 iomem_wdata[9]
.sym 72667 soc.simpleuart.send_divcnt[14]
.sym 72668 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 72669 clk$SB_IO_IN_$glb_clk
.sym 72670 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72684 soc.spimemio.dout_data[2]
.sym 72685 soc.simpleuart.recv_pattern[7]
.sym 72687 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72688 soc.simpleuart.send_divcnt[8]
.sym 72689 soc.simpleuart.recv_state[0]
.sym 72691 iomem_wdata[6]
.sym 72695 soc.spimemio.dout_data[1]
.sym 72697 soc.spimemio.rd_wait
.sym 72698 soc.simpleuart_reg_div_do[0]
.sym 72699 soc.simpleuart_reg_div_do[25]
.sym 72701 flash_io1_di
.sym 72702 soc.spimemio.dout_data[2]
.sym 72704 soc.simpleuart_reg_div_do[9]
.sym 72705 soc.spimemio.dout_data[3]
.sym 72714 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 72720 soc.simpleuart.send_divcnt[20]
.sym 72732 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 72736 soc.spimemio.rd_inc
.sym 72748 soc.simpleuart.send_divcnt[20]
.sym 72777 soc.spimemio.rd_inc
.sym 72791 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 72792 clk$SB_IO_IN_$glb_clk
.sym 72793 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 72812 soc.simpleuart.recv_buf_data[2]
.sym 72813 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 72814 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 72815 soc.simpleuart_reg_div_do[22]
.sym 72816 soc.simpleuart.send_divcnt[20]
.sym 72818 iomem_addr[8]
.sym 72819 iomem_addr[2]
.sym 72821 iomem_wdata[28]
.sym 72822 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 72823 soc.spimemio.dout_data[7]
.sym 72824 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 72825 iomem_rdata[11]
.sym 72826 iomem_addr[7]
.sym 72827 iomem_rdata[9]
.sym 72828 flash_io3_di
.sym 72836 soc.simpleuart.recv_pattern[0]
.sym 72840 soc.simpleuart.recv_buf_data[0]
.sym 72846 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 72848 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 72851 soc.simpleuart.recv_buf_valid
.sym 72854 UART_RX_SB_LUT4_I2_O[3]
.sym 72859 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 72861 soc.simpleuart.recv_buf_data[5]
.sym 72866 soc.simpleuart.recv_pattern[5]
.sym 72882 soc.simpleuart.recv_pattern[5]
.sym 72886 soc.simpleuart.recv_buf_data[5]
.sym 72887 soc.simpleuart.recv_buf_valid
.sym 72894 soc.simpleuart.recv_buf_valid
.sym 72895 soc.simpleuart.recv_buf_data[0]
.sym 72898 soc.simpleuart.recv_pattern[0]
.sym 72910 UART_RX_SB_LUT4_I2_O[3]
.sym 72912 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 72913 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 72914 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 72915 clk$SB_IO_IN_$glb_clk
.sym 72916 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72931 soc.spimemio.buffer[5]
.sym 72940 soc.simpleuart.recv_pattern[0]
.sym 72941 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 72943 iomem_rdata_SB_DFFESR_Q_E
.sym 72944 soc.simpleuart_reg_div_do[28]
.sym 72949 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 72951 iomem_addr[8]
.sym 72952 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 72960 data[1]
.sym 72963 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 72964 data[3]
.sym 72968 soc.simpleuart_reg_div_do[0]
.sym 72969 iomem_rdata_SB_DFFESR_Q_E
.sym 72970 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 72974 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 72975 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 72978 iomem_addr[8]
.sym 72979 iomem_addr[2]
.sym 72983 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 72984 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 72985 soc.simpleuart_reg_div_do[1]
.sym 72986 iomem_addr[7]
.sym 72994 iomem_addr[7]
.sym 72998 data[3]
.sym 73005 data[1]
.sym 73011 iomem_addr[2]
.sym 73017 iomem_addr[8]
.sym 73023 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 73027 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 73028 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 73029 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 73030 soc.simpleuart_reg_div_do[0]
.sym 73033 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73034 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 73035 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 73036 soc.simpleuart_reg_div_do[1]
.sym 73037 iomem_rdata_SB_DFFESR_Q_E
.sym 73038 clk$SB_IO_IN_$glb_clk
.sym 73039 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 73052 iomem_wdata[27]
.sym 73055 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 73056 flash_clk_SB_LUT4_I1_I2[3]
.sym 73059 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73062 flash_clk_SB_LUT4_I1_I2[3]
.sym 73063 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 73064 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 73065 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 73068 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 73072 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 73074 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 73075 soc.spimemio.dout_data[7]
.sym 73089 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 73092 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 73093 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 73094 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 73098 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 73099 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 73104 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 73105 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 73113 $nextpnr_ICESTORM_LC_49$O
.sym 73116 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 73119 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 73122 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 73125 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 73128 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 73131 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 73134 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 73137 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 73139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 73143 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 73146 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 73149 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 73151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 73155 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 73157 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 73175 soc.simpleuart.recv_buf_valid
.sym 73176 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73178 data[3]
.sym 73181 iomem_addr[6]
.sym 73184 data[1]
.sym 73185 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 73186 iomem_addr[11]
.sym 73188 iomem_wdata[16]
.sym 73189 soc.simpleuart_reg_div_do[23]
.sym 73190 soc.simpleuart_reg_div_do[25]
.sym 73192 iomem_addr[2]
.sym 73194 soc.spimemio.dout_data[2]
.sym 73195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 73196 soc.simpleuart_reg_div_do[15]
.sym 73197 soc.spimemio.dout_data[3]
.sym 73199 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 73206 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 73207 $PACKER_VCC_NET
.sym 73208 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 73219 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 73224 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 73226 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 73228 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 73232 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 73234 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 73236 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 73239 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 73242 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 73245 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 73248 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 73251 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 73254 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 73256 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 73257 $PACKER_VCC_NET
.sym 73260 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 73262 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 73266 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 73268 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 73272 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 73274 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 73278 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 73280 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 73298 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 73300 iomem_addr[3]
.sym 73301 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 73302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 73303 iomem_addr[21]
.sym 73304 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 73305 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73307 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 73308 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 73310 iomem_addr[7]
.sym 73311 soc.spimemio.dout_data[7]
.sym 73312 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 73313 iomem_wdata[28]
.sym 73314 iomem_addr[8]
.sym 73316 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 73317 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 73318 iomem_addr[2]
.sym 73319 soc.cpu.mem_la_firstword_xfer
.sym 73320 soc.cpu.mem_la_firstword_xfer
.sym 73321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 73322 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 73330 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 73336 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 73343 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 73344 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 73345 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 73346 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 73348 iomem_ready_SB_LUT4_I3_I1[0]
.sym 73353 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 73359 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 73362 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 73365 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 73368 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 73371 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 73374 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 73377 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 73380 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 73383 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 73386 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 73389 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 73392 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 73395 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 73397 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 73401 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 73404 iomem_ready_SB_LUT4_I3_I1[0]
.sym 73419 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 73420 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 73421 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 73422 flash_clk_SB_LUT4_I1_I2[0]
.sym 73426 iomem_rdata_SB_DFFESR_Q_E
.sym 73428 iomem_wdata[22]
.sym 73430 iomem_addr[10]
.sym 73433 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 73434 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 73435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 73437 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 73438 soc.cpu.next_pc[21]
.sym 73439 iomem_rdata_SB_DFFESR_Q_E
.sym 73440 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73441 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 73442 iomem_addr[8]
.sym 73443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 73444 iomem_addr[18]
.sym 73445 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 73450 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 73455 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 73457 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 73461 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 73465 $PACKER_VCC_NET
.sym 73468 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 73469 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 73472 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 73477 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 73482 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 73485 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 73488 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 73490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 73494 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 73497 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 73500 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 73503 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 73506 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 73508 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 73512 $nextpnr_ICESTORM_LC_50$I3
.sym 73514 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 73518 $nextpnr_ICESTORM_LC_50$COUT
.sym 73521 $PACKER_VCC_NET
.sym 73522 $nextpnr_ICESTORM_LC_50$I3
.sym 73526 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 73527 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 73528 $nextpnr_ICESTORM_LC_50$COUT
.sym 73544 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 73545 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 73548 iomem_wdata[14]
.sym 73549 soc.simpleuart_reg_div_do[30]
.sym 73551 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 73553 iomem_addr[3]
.sym 73555 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73556 iomem_addr[2]
.sym 73557 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 73558 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 73559 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 73560 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 73561 iomem_wdata[31]
.sym 73562 iomem_addr[21]
.sym 73563 soc.cpu.next_pc[8]
.sym 73564 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 73565 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 73566 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 73567 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 73575 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 73576 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 73579 soc.cpu.next_pc[8]
.sym 73581 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 73583 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 73584 iomem_addr[18]
.sym 73585 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 73587 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 73588 iomem_addr[21]
.sym 73590 soc.cpu.next_pc[18]
.sym 73591 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73592 soc.cpu.mem_la_firstword_xfer
.sym 73593 soc.cpu.next_pc[2]
.sym 73598 soc.cpu.next_pc[21]
.sym 73600 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73601 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 73603 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 73604 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 73608 iomem_addr[18]
.sym 73615 iomem_addr[21]
.sym 73618 soc.cpu.next_pc[8]
.sym 73619 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 73620 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73621 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 73624 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 73625 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73626 soc.cpu.next_pc[18]
.sym 73627 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 73630 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73631 soc.cpu.mem_la_firstword_xfer
.sym 73632 soc.cpu.next_pc[2]
.sym 73633 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 73638 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 73642 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 73648 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 73649 soc.cpu.next_pc[21]
.sym 73650 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 73651 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73652 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73653 clk$SB_IO_IN_$glb_clk
.sym 73668 iomem_wdata[19]
.sym 73669 iomem_addr[5]
.sym 73672 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 73674 iomem_addr[5]
.sym 73675 iomem_addr[18]
.sym 73677 iomem_addr[17]
.sym 73679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 73680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 73681 soc.simpleuart_reg_div_do[23]
.sym 73682 iomem_addr[18]
.sym 73684 iomem_addr[2]
.sym 73685 soc.spimemio.dout_data[3]
.sym 73687 soc.spimemio.dout_data[2]
.sym 73688 soc.simpleuart_reg_div_do[15]
.sym 73689 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 73690 iomem_addr[21]
.sym 73698 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73699 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 73701 iomem_addr[24]
.sym 73703 iomem_addr[25]
.sym 73704 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 73705 soc.cpu.next_pc[22]
.sym 73712 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73716 iomem_addr[11]
.sym 73717 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 73719 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 73721 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 73722 soc.cpu.next_pc[20]
.sym 73726 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 73727 iomem_addr[10]
.sym 73735 iomem_addr[24]
.sym 73736 iomem_addr[10]
.sym 73737 iomem_addr[25]
.sym 73738 iomem_addr[11]
.sym 73741 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73742 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 73743 soc.cpu.next_pc[22]
.sym 73744 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 73747 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 73748 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73749 soc.cpu.next_pc[20]
.sym 73750 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 73756 iomem_addr[25]
.sym 73759 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 73760 iomem_addr[10]
.sym 73761 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 73762 iomem_addr[11]
.sym 73775 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73776 clk$SB_IO_IN_$glb_clk
.sym 73790 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 73791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 73792 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 73793 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 73794 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 73796 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 73798 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 73799 iomem_wdata[20]
.sym 73800 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 73802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 73803 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 73804 soc.spimemio.dout_data[7]
.sym 73805 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 73809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 73811 soc.cpu.mem_la_firstword_xfer
.sym 73813 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 73819 iomem_wdata[13]
.sym 73821 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 73825 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 73826 iomem_addr[28]
.sym 73829 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 73830 iomem_addr[26]
.sym 73831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 73833 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 73835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 73836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 73840 iomem_wdata[12]
.sym 73844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 73846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 73848 soc.simpleuart_reg_div_do[15]
.sym 73849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 73852 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 73853 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 73854 soc.simpleuart_reg_div_do[15]
.sym 73855 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 73859 iomem_addr[26]
.sym 73864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 73865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 73866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 73870 iomem_wdata[12]
.sym 73877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 73878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 73879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 73883 iomem_wdata[13]
.sym 73896 iomem_addr[28]
.sym 73898 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 73899 clk$SB_IO_IN_$glb_clk
.sym 73900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73918 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 73921 soc.simpleuart_reg_div_do[12]
.sym 73926 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 73928 data[4]
.sym 73930 iomem_rdata_SB_DFFESR_Q_E
.sym 73931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 73932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 73935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 73936 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 73942 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 73943 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 73944 iomem_rdata[13]
.sym 73945 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 73946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[2]
.sym 73948 soc.simpleuart_reg_div_do[13]
.sym 73949 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 73950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 73951 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73953 data[7]
.sym 73954 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 73955 data[5]
.sym 73956 soc.spimem_rdata[15]
.sym 73957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 73960 iomem_rdata_SB_DFFESR_Q_E
.sym 73962 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 73969 iomem_rdata[15]
.sym 73970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 73971 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 73973 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 73975 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 73976 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 73978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 73981 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 73982 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73983 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 73984 iomem_rdata[13]
.sym 73989 data[5]
.sym 73996 data[7]
.sym 73999 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 74000 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 74001 iomem_rdata[15]
.sym 74002 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 74006 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 74007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 74008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[2]
.sym 74011 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 74012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 74013 soc.simpleuart_reg_div_do[13]
.sym 74014 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 74017 soc.spimem_rdata[15]
.sym 74018 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 74019 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 74020 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 74021 iomem_rdata_SB_DFFESR_Q_E
.sym 74022 clk$SB_IO_IN_$glb_clk
.sym 74023 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 74036 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74039 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 74043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 74044 soc.spimem_rdata[15]
.sym 74049 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74050 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 74052 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74054 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74056 soc.mem_rdata[25]
.sym 74057 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 74065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74066 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 74067 soc.mem_rdata[29]
.sym 74069 soc.mem_rdata[27]
.sym 74072 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74073 soc.mem_rdata[26]
.sym 74074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 74075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74076 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 74077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 74078 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 74080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 74081 soc.cpu.cpu_state[6]
.sym 74083 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 74084 soc.cpu.cpu_state[6]
.sym 74086 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 74087 soc.spimem_rdata[13]
.sym 74089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 74091 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 74092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 74095 soc.mem_rdata[30]
.sym 74098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74099 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74100 soc.mem_rdata[27]
.sym 74101 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 74110 soc.spimem_rdata[13]
.sym 74111 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 74112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 74113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 74116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74117 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74118 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 74119 soc.mem_rdata[29]
.sym 74122 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 74123 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74125 soc.mem_rdata[30]
.sym 74128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 74129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 74130 soc.cpu.cpu_state[6]
.sym 74131 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 74134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 74135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 74136 soc.cpu.cpu_state[6]
.sym 74137 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 74140 soc.mem_rdata[26]
.sym 74142 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74143 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 74159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 74160 iomem_addr[28]
.sym 74161 soc.mem_rdata[29]
.sym 74165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 74168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 74169 soc.mem_rdata[26]
.sym 74170 soc.mem_rdata[24]
.sym 74177 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 74178 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 74179 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 74182 soc.mem_rdata[21]
.sym 74190 iomem_rdata_SB_DFFESR_Q_E
.sym 74192 soc.mem_rdata[30]
.sym 74193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[2]
.sym 74194 soc.cpu.cpu_state[6]
.sym 74195 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 74196 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 74198 data[4]
.sym 74199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]
.sym 74203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 74209 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74229 data[4]
.sym 74239 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 74240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 74241 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 74242 soc.mem_rdata[30]
.sym 74251 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 74252 soc.cpu.cpu_state[6]
.sym 74253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[2]
.sym 74254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]
.sym 74267 iomem_rdata_SB_DFFESR_Q_E
.sym 74268 clk$SB_IO_IN_$glb_clk
.sym 74269 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 74282 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74285 soc.mem_rdata[28]
.sym 74286 iomem_rdata[12]
.sym 74288 UART_RX_SB_LUT4_I2_O[3]
.sym 74289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[2]
.sym 74291 UART_RX_SB_LUT4_I2_O[3]
.sym 74293 iomem_rdata_SB_DFFESR_Q_E
.sym 74296 soc.mem_rdata[27]
.sym 74297 soc.cpu.decoded_imm_j[20]
.sym 74298 soc.mem_rdata[31]
.sym 74313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 74315 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74316 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74317 soc.spimemio.buffer[13]
.sym 74318 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74321 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74322 soc.mem_rdata[27]
.sym 74323 soc.mem_rdata[24]
.sym 74324 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74325 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74326 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 74327 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74329 soc.mem_rdata[26]
.sym 74330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 74334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 74335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74339 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 74341 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74342 soc.mem_rdata[21]
.sym 74344 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74345 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74346 soc.mem_rdata[27]
.sym 74347 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74350 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74352 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74353 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74356 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 74358 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 74363 soc.spimemio.buffer[13]
.sym 74368 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74370 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74375 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 74376 soc.mem_rdata[24]
.sym 74377 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74380 soc.mem_rdata[21]
.sym 74382 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74383 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74386 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 74388 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 74389 soc.mem_rdata[26]
.sym 74390 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 74391 clk$SB_IO_IN_$glb_clk
.sym 74406 soc.mem_rdata[30]
.sym 74407 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 74408 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74412 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 74413 soc.spimemio.buffer[13]
.sym 74414 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 74415 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 74416 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74418 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 74420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 74421 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 74425 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 74426 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74428 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 74434 soc.mem_rdata[27]
.sym 74436 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 74437 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74438 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74439 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74442 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 74444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 74445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 74447 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 74448 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74449 soc.mem_rdata[26]
.sym 74450 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74451 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 74452 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74461 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74463 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 74464 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 74467 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74468 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 74470 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 74474 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74475 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 74479 soc.mem_rdata[27]
.sym 74480 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74481 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74482 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74485 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 74486 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74487 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74488 soc.mem_rdata[26]
.sym 74491 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74492 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74498 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 74499 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74500 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 74503 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 74504 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74505 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74506 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74510 soc.mem_rdata[27]
.sym 74513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 74514 clk$SB_IO_IN_$glb_clk
.sym 74528 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 74531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 74533 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74534 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74536 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 74537 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74538 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 74545 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 74549 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 74551 soc.cpu.decoded_imm_j[20]
.sym 74559 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74560 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74562 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 74563 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74564 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74568 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74570 soc.mem_rdata[31]
.sym 74571 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 74574 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74576 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 74578 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74579 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74580 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 74584 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74585 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74586 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74587 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 74590 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74591 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 74592 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74593 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74596 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 74597 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74598 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74603 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 74605 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 74608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74609 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74610 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74611 soc.mem_rdata[31]
.sym 74614 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74615 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 74620 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74621 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74622 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 74623 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74626 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74629 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74632 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74633 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74634 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74635 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74637 clk$SB_IO_IN_$glb_clk
.sym 74651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 74652 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 74653 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74654 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74655 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74656 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74657 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 74658 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 74660 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74661 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 74662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 74663 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74664 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 74665 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 74670 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 74671 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 74674 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 74681 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74682 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74683 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 74684 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74686 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74690 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74691 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 74692 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 74693 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 74695 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74700 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 74702 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 74708 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 74710 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 74713 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74714 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 74716 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74725 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74726 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 74727 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74732 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74733 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 74734 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 74737 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 74739 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 74740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 74745 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 74746 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 74750 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 74751 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 74752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 74755 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74757 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74758 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74759 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 74760 clk$SB_IO_IN_$glb_clk
.sym 74774 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 74775 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 74776 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 74779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 74782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 74783 soc.mem_rdata[18]
.sym 74784 soc.cpu.mem_rdata_latched[2]
.sym 74786 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 74789 soc.cpu.decoded_imm_j[20]
.sym 74790 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 74792 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 74796 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74803 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74804 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74806 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74807 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 74809 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 74810 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74811 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74815 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74817 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74818 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74820 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74821 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74822 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 74825 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 74826 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74828 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74830 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 74831 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74832 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74833 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 74834 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74836 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74837 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74838 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 74839 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 74842 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74843 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74844 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74845 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74849 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74851 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 74854 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 74855 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 74857 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74862 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 74863 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74866 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74867 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 74868 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74872 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74873 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74874 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74875 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74878 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 74879 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 74883 clk$SB_IO_IN_$glb_clk
.sym 74897 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74900 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74901 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74902 soc.cpu.cpu_state[6]
.sym 74903 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74904 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74907 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 74910 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 74913 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74917 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74926 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 74928 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 74929 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 74930 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 74931 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74933 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74934 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74937 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 74938 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74939 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74941 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74942 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74943 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74944 soc.cpu.mem_rdata_latched[2]
.sym 74946 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74949 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74950 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 74951 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74952 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 74954 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 74957 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 74959 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74960 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74961 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 74962 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74965 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74966 soc.cpu.mem_rdata_latched[2]
.sym 74967 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 74968 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74971 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74972 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74973 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 74974 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74977 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74978 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 74979 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74983 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74985 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 74986 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74989 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 74990 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74991 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 74992 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 74996 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74998 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 75001 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75003 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75004 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 75006 clk$SB_IO_IN_$glb_clk
.sym 75020 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75021 soc.cpu.mem_rdata_q[17]
.sym 75024 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 75026 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 75028 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 75030 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75031 soc.cpu.cpu_state[0]
.sym 75052 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 75053 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 75054 soc.cpu.mem_rdata_latched[2]
.sym 75055 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 75056 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[2]
.sym 75058 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 75059 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 75061 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75063 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 75065 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 75066 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 75067 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75069 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75070 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 75073 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 75074 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 75076 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75077 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75082 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75083 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 75084 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75085 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 75094 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 75095 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 75096 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 75097 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 75100 soc.cpu.mem_rdata_latched[2]
.sym 75101 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 75102 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 75103 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 75107 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 75109 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 75118 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75119 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75120 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75121 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75124 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 75126 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[2]
.sym 75127 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 75129 clk$SB_IO_IN_$glb_clk
.sym 75697 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75704 $PACKER_VCC_NET
.sym 75707 flash_io3_do
.sym 75708 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 75709 $PACKER_VCC_NET
.sym 75712 flash_io3_oe
.sym 75723 flash_io3_do
.sym 75724 flash_io2_do
.sym 75726 flash_io3_do_SB_LUT4_O_I2[0]
.sym 75728 flash_io1_do_SB_LUT4_O_I2[0]
.sym 75729 flash_io2_do_SB_LUT4_O_I2[0]
.sym 75730 flash_io0_do_SB_LUT4_O_I2[0]
.sym 75799 flash_io0_oe_SB_LUT4_O_I0[2]
.sym 75800 soc.spimemio.config_oe[3]
.sym 75804 flash_io3_oe
.sym 75805 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 75806 flash_io2_oe
.sym 75846 flash_io0_do_SB_LUT4_O_I2[0]
.sym 75847 flash_io1_di
.sym 75848 iomem_addr[16]
.sym 75869 flash_io3_oe
.sym 75870 iomem_wdata[3]
.sym 75871 iomem_wdata[11]
.sym 75873 flash_io2_oe
.sym 75881 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 75886 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 75889 flash_io0_do_SB_LUT4_O_I2[2]
.sym 75890 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 75898 flash_io3_oe
.sym 75940 flash_io1_oe_SB_LUT4_O_I0[2]
.sym 75979 flash_io0_oe
.sym 75980 iomem_wdata[5]
.sym 75988 iomem_wdata[28]
.sym 75990 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 75993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 75997 flash_io3_oe
.sym 75998 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 76000 iomem_wdata[8]
.sym 76039 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 76041 soc.spimemio.dout_tag[2]
.sym 76042 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 76043 soc.spimemio.dout_tag[1]
.sym 76044 soc.spimemio.dout_tag[0]
.sym 76081 $PACKER_VCC_NET
.sym 76087 flash_io1_oe
.sym 76088 flash_io0_di
.sym 76089 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 76091 $PACKER_VCC_NET
.sym 76092 flash_io1_di
.sym 76093 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 76095 iomem_addr[15]
.sym 76096 iomem_wdata[10]
.sym 76100 flash_io3_oe
.sym 76141 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 76144 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 76145 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 76146 soc.spimemio.rd_inc
.sym 76147 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 76183 soc.spimemio.dout_data[3]
.sym 76186 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 76190 soc.spimemio.dout_data[4]
.sym 76191 soc.spimemio.dout_data[1]
.sym 76195 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 76196 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 76197 soc.spimemio.softreset
.sym 76198 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 76199 iomem_wdata[11]
.sym 76200 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 76201 soc.spimemio.dout_tag[0]
.sym 76202 flash_io2_oe
.sym 76205 iomem_addr[15]
.sym 76243 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 76244 soc.simpleuart.recv_pattern[7]
.sym 76245 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76247 UART_RX_SB_LUT4_I2_O[1]
.sym 76248 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 76288 soc.spimemio.dout_data[3]
.sym 76290 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 76292 soc.spimemio.dout_data[1]
.sym 76293 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 76295 soc.spimemio.rd_wait
.sym 76296 soc.simpleuart_reg_div_do[28]
.sym 76297 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76298 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 76299 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 76300 soc.spimemio.dout_data[4]
.sym 76302 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 76304 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 76305 iomem_wstrb[1]
.sym 76306 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 76307 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 76345 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 76346 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 76347 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 76348 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 76349 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 76350 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 76351 soc.simpleuart.recv_buf_data[2]
.sym 76352 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 76387 soc.spimemio.dout_data[0]
.sym 76388 iomem_addr[8]
.sym 76389 soc.simpleuart_reg_div_do[20]
.sym 76392 soc.spimemio.dout_data[4]
.sym 76396 soc.spimemio.dout_data[7]
.sym 76399 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76400 iomem_wdata[8]
.sym 76401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 76402 soc.simpleuart_reg_div_do[6]
.sym 76405 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76406 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 76409 UART_RX_SB_LUT4_I2_O[3]
.sym 76448 soc.spimemio.buffer[5]
.sym 76449 soc.spimemio.buffer[3]
.sym 76490 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 76491 soc.simpleuart_reg_div_do[25]
.sym 76494 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 76495 iomem_addr[8]
.sym 76500 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 76501 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 76502 iomem_addr[15]
.sym 76503 soc.simpleuart_reg_div_do[21]
.sym 76504 flash_io3_oe
.sym 76508 soc.simpleuart_reg_div_do[17]
.sym 76509 iomem_wstrb[0]
.sym 76511 iomem_wdata[10]
.sym 76512 soc.simpleuart_reg_div_do[8]
.sym 76551 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 76553 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 76554 soc.spimemio.buffer[1]
.sym 76555 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 76591 soc.spimemio.dout_data[3]
.sym 76592 flash_clk_SB_LUT4_I1_I2[3]
.sym 76593 soc.simpleuart.recv_pattern[5]
.sym 76595 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 76597 soc.simpleuart_reg_div_do[28]
.sym 76598 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 76603 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 76604 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 76605 soc.spimemio.softreset
.sym 76606 flash_io2_oe
.sym 76607 iomem_wdata[11]
.sym 76609 soc.simpleuart_reg_div_do[27]
.sym 76611 flash_clk_SB_LUT4_I1_I2[0]
.sym 76612 iomem_addr[15]
.sym 76651 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 76652 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 76653 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 76654 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 76655 soc.simpleuart.recv_buf_valid
.sym 76656 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 76657 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 76658 soc.spimemio.softreset
.sym 76693 iomem_wdata[16]
.sym 76697 soc.simpleuart_reg_div_do[9]
.sym 76699 iomem_addr[2]
.sym 76702 soc.spimemio.dout_data[1]
.sym 76705 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 76706 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 76707 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 76708 soc.spimemio.dout_data[4]
.sym 76709 soc.spimemio.rd_addr[6]
.sym 76710 soc.simpleuart_reg_div_do[29]
.sym 76711 soc.spimemio.buffer[1]
.sym 76712 iomem_wstrb[1]
.sym 76713 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 76714 soc.simpleuart_reg_div_do[26]
.sym 76715 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 76716 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76753 soc.spimemio.rd_addr[6]
.sym 76754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 76755 soc.spimem_rdata[9]
.sym 76756 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 76757 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 76758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 76759 flash_io2_oe_SB_LUT4_I1_O[3]
.sym 76760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 76795 iomem_rdata[11]
.sym 76796 iomem_addr[6]
.sym 76797 iomem_addr[8]
.sym 76799 iomem_rdata[9]
.sym 76800 flash_clk_SB_LUT4_I1_I2[3]
.sym 76802 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 76803 iomem_addr[7]
.sym 76804 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 76806 iomem_addr[2]
.sym 76807 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76808 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 76809 soc.spimemio.buffer[9]
.sym 76810 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 76811 soc.simpleuart.recv_buf_valid
.sym 76812 iomem_wdata[8]
.sym 76813 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 76815 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76816 UART_RX_SB_LUT4_I2_O[3]
.sym 76817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 76818 soc.simpleuart_reg_div_do[6]
.sym 76855 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 76856 flash_clk_SB_LUT4_I1_O[1]
.sym 76857 soc.spimemio.buffer[4]
.sym 76858 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 76859 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 76860 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 76861 flash_io3_oe_SB_LUT4_I1_O[2]
.sym 76862 flash_io1_oe_SB_LUT4_I1_O[2]
.sym 76898 iomem_wdata[17]
.sym 76899 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76900 iomem_wdata[25]
.sym 76901 soc.simpleuart_reg_div_do[28]
.sym 76902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 76904 soc.spimemio.rd_addr[6]
.sym 76905 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 76906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 76907 iomem_addr[8]
.sym 76909 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 76910 iomem_addr[21]
.sym 76911 soc.simpleuart_reg_div_do[17]
.sym 76912 iomem_addr[17]
.sym 76913 iomem_wdata[7]
.sym 76914 iomem_addr[15]
.sym 76915 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 76916 soc.simpleuart_reg_div_do[8]
.sym 76917 iomem_wstrb[0]
.sym 76919 iomem_addr[3]
.sym 76920 iomem_wdata[26]
.sym 76957 data[0]
.sym 76958 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 76959 data[6]
.sym 76960 cmd_addr[7]
.sym 76962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 76963 cmd_addr[4]
.sym 76964 flash_clk_SB_LUT4_I1_O[3]
.sym 76999 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 77000 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 77004 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 77005 soc.spimemio.dout_data[7]
.sym 77007 iomem_wdata[20]
.sym 77008 iomem_addr[21]
.sym 77011 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 77012 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 77015 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 77016 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 77018 iomem_rdata_SB_DFFESR_Q_E
.sym 77019 flash_clk_SB_LUT4_I1_I2[0]
.sym 77021 soc.simpleuart_reg_div_do[27]
.sym 77059 iomem_rdata[14]
.sym 77060 iomem_rdata[8]
.sym 77061 iomem_rdata[4]
.sym 77062 iomem_rdata[7]
.sym 77063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 77064 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 77065 iomem_rdata[6]
.sym 77066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 77101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 77103 iomem_addr[21]
.sym 77104 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 77105 soc.simpleuart_reg_div_do[25]
.sym 77106 iomem_addr[21]
.sym 77108 iomem_wdata[28]
.sym 77109 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 77110 iomem_addr[18]
.sym 77111 iomem_addr[16]
.sym 77113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77114 soc.simpleuart_reg_div_do[26]
.sym 77115 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 77117 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 77119 flash_io0_do_SB_LUT4_O_I2[2]
.sym 77120 soc.simpleuart_reg_div_do[27]
.sym 77122 soc.simpleuart_reg_div_do[29]
.sym 77123 soc.simpleuart_reg_div_do[14]
.sym 77124 iomem_wstrb[1]
.sym 77161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 77162 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 77163 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 77164 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 77165 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 77166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 77167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 77168 soc.simpleuart.recv_buf_data[6]
.sym 77203 soc.mem_valid
.sym 77205 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 77207 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 77208 soc.mem_rdata[19]
.sym 77209 iomem_wdata[28]
.sym 77212 soc.cpu.trap_SB_LUT4_I2_O
.sym 77213 iomem_addr[11]
.sym 77214 iomem_addr[7]
.sym 77215 soc.simpleuart_reg_div_do[6]
.sym 77216 soc.cpu.trap_SB_LUT4_I2_O
.sym 77217 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 77218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 77219 UART_RX_SB_LUT4_I2_O[3]
.sym 77220 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 77221 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 77222 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 77223 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 77224 soc.simpleuart.recv_buf_valid
.sym 77225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 77226 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77263 soc.simpleuart_reg_div_do[26]
.sym 77264 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 77265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 77266 soc.simpleuart_reg_div_do[27]
.sym 77267 soc.simpleuart_reg_div_do[29]
.sym 77268 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 77269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 77270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[0]
.sym 77305 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 77306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 77307 iomem_addr[18]
.sym 77308 iomem_wdata[21]
.sym 77309 iomem_addr[8]
.sym 77310 iomem_addr[19]
.sym 77311 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 77312 iomem_addr[23]
.sym 77314 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 77316 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 77318 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 77319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 77322 iomem_addr[15]
.sym 77323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 77324 iomem_wdata[26]
.sym 77325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 77326 iomem_addr[17]
.sym 77327 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 77328 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 77365 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 77366 soc.spimem_rdata[26]
.sym 77367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 77368 soc.spimem_rdata[27]
.sym 77369 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 77370 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 77371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 77372 soc.spimem_rdata[15]
.sym 77407 iomem_wdata[24]
.sym 77409 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77410 flash_clk_SB_LUT4_I1_I2[3]
.sym 77411 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 77412 soc.mem_rdata[16]
.sym 77413 iomem_wdata[31]
.sym 77415 soc.mem_valid
.sym 77416 iomem_addr[2]
.sym 77417 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 77418 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 77419 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 77420 iomem_ready_SB_LUT4_I3_I1[0]
.sym 77421 soc.simpleuart_reg_div_do[27]
.sym 77422 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 77424 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 77426 iomem_rdata_SB_DFFESR_Q_E
.sym 77427 soc.mem_rdata[27]
.sym 77428 iomem_wdata[27]
.sym 77429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[0]
.sym 77467 soc.mem_rdata[26]
.sym 77468 soc.mem_rdata[29]
.sym 77469 soc.mem_rdata[27]
.sym 77470 soc.spimemio.buffer[15]
.sym 77471 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 77472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1[2]
.sym 77473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 77474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 77509 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 77510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 77511 iomem_addr[2]
.sym 77514 soc.simpleuart_reg_div_do[23]
.sym 77515 soc.mem_rdata[20]
.sym 77517 soc.mem_rdata[25]
.sym 77518 soc.spimemio.dout_data[3]
.sym 77520 soc.spimemio.dout_data[2]
.sym 77523 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 77524 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 77526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 77528 soc.cpu.cpu_state[6]
.sym 77529 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 77530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 77576 iomem_ready_SB_LUT4_I3_I1[6]
.sym 77612 soc.cpu.trap_SB_LUT4_I2_O
.sym 77614 soc.mem_rdata[31]
.sym 77616 soc.spimemio.dout_data[7]
.sym 77617 iomem_wstrb[0]
.sym 77618 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 77619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 77621 soc.cpu.mem_la_firstword_xfer
.sym 77622 soc.mem_rdata[27]
.sym 77623 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 77626 UART_RX_SB_LUT4_I2_O[3]
.sym 77627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 77629 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 77630 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77631 soc.cpu.trap_SB_LUT4_I2_O
.sym 77633 UART_RX_SB_LUT4_I2_O[3]
.sym 77634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 77671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 77672 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 77673 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 77674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 77675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 77677 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 77678 soc.spimemio.buffer[13]
.sym 77713 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 77714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 77715 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 77719 iomem_rdata_SB_DFFESR_Q_E
.sym 77725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 77727 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 77729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 77731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 77733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 77735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 77736 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 77773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 77774 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 77775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 77776 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 77777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 77778 iomem_addr[29]
.sym 77779 iomem_addr[30]
.sym 77780 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 77815 soc.mem_rdata[31]
.sym 77816 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 77820 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 77821 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 77826 soc.mem_rdata[25]
.sym 77828 soc.cpu.mem_rdata_latched[2]
.sym 77831 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 77832 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 77833 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 77837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 77838 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 77875 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 77876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 77877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 77878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 77879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 77880 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 77881 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 77882 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 77917 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 77918 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 77919 soc.mem_rdata[21]
.sym 77925 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 77926 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 77929 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 77930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77931 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 77935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77936 soc.cpu.cpu_state[6]
.sym 77938 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 77939 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 77977 soc.cpu.mem_rdata_latched[2]
.sym 77978 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 77979 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 77980 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77981 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 77982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[1]
.sym 77983 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 77984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 78020 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 78021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 78022 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 78023 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78024 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 78026 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 78028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78029 soc.mem_valid
.sym 78032 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 78035 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 78036 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 78039 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 78040 soc.cpu.mem_rdata_latched[2]
.sym 78041 UART_RX_SB_LUT4_I2_O[3]
.sym 78079 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 78080 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 78081 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 78082 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 78083 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 78084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 78085 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 78086 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 78121 soc.cpu.mem_do_rinst
.sym 78123 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 78125 soc.cpu.mem_rdata_latched[1]
.sym 78126 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 78127 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 78128 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 78130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[2]
.sym 78131 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78133 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 78134 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 78135 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 78136 soc.cpu.mem_rdata_q[18]
.sym 78137 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 78138 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 78143 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 78181 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 78182 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]
.sym 78183 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 78184 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 78185 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 78186 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78187 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 78188 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 78223 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 78226 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 78227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 78230 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 78233 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 78236 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 78238 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 78241 soc.cpu.mem_rdata_q[18]
.sym 78246 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 78284 soc.cpu.mem_rdata_q[18]
.sym 78285 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 78286 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 78287 soc.cpu.mem_rdata_q[16]
.sym 78288 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 78289 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 78290 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 78326 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 78327 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 78330 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 78332 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 78333 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 78334 UART_RX_SB_LUT4_I2_O[3]
.sym 78338 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78339 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 78340 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 78342 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 78345 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 78434 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 78436 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 78867 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 78885 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 78927 soc.spimemio.xfer_io3_90
.sym 78928 flash_io3_do_SB_LUT4_O_I2[1]
.sym 78929 flash_io2_do_SB_LUT4_O_I2[1]
.sym 78930 soc.spimemio.xfer_io2_90
.sym 78944 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 78945 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 78953 iomem_wdata[1]
.sym 78968 flash_io3_do_SB_LUT4_O_I2[0]
.sym 78981 iomem_wdata[3]
.sym 78983 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 78984 iomem_wdata[2]
.sym 78987 flash_io2_do_SB_LUT4_O_I2[0]
.sym 78989 iomem_wdata[1]
.sym 78990 flash_io0_do_SB_LUT4_O_I2[2]
.sym 78991 iomem_wdata[0]
.sym 78994 flash_io3_do_SB_LUT4_O_I2[1]
.sym 78995 flash_io2_do_SB_LUT4_O_I2[1]
.sym 78998 flash_io3_do_SB_LUT4_O_I2[1]
.sym 78999 flash_io3_do_SB_LUT4_O_I2[0]
.sym 79000 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79004 flash_io2_do_SB_LUT4_O_I2[1]
.sym 79005 flash_io2_do_SB_LUT4_O_I2[0]
.sym 79007 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79019 iomem_wdata[3]
.sym 79028 iomem_wdata[1]
.sym 79037 iomem_wdata[2]
.sym 79042 iomem_wdata[0]
.sym 79044 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79045 clk$SB_IO_IN_$glb_clk
.sym 79046 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79051 soc.spimemio.xfer_io2_do
.sym 79053 soc.spimemio.xfer_io3_do
.sym 79054 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 79055 flash_io0_oe
.sym 79056 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79058 flash_io0_oe_SB_LUT4_O_I0[0]
.sym 79065 flash_io1_do_SB_LUT4_O_I2[0]
.sym 79074 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79094 soc.spimemio.din_rd
.sym 79102 soc.spimemio.xfer.obuffer[6]
.sym 79104 iomem_wdata[2]
.sym 79108 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79111 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79112 iomem_wdata[0]
.sym 79129 soc.spimemio.config_oe[3]
.sym 79138 iomem_wdata[10]
.sym 79140 iomem_wdata[11]
.sym 79142 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 79145 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79146 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79148 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79149 iomem_wdata[8]
.sym 79157 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79162 iomem_wdata[8]
.sym 79169 iomem_wdata[11]
.sym 79191 soc.spimemio.config_oe[3]
.sym 79192 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79193 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79194 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79198 iomem_wdata[10]
.sym 79203 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79204 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79205 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 79206 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 79207 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79208 clk$SB_IO_IN_$glb_clk
.sym 79209 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79211 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 79213 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 79215 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 79216 flash_io1_oe
.sym 79221 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 79222 iomem_addr[4]
.sym 79223 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 79224 flash_clk$SB_IO_OUT
.sym 79226 iomem_wdata[10]
.sym 79227 iomem_addr[15]
.sym 79230 flash_csb$SB_IO_OUT
.sym 79234 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 79242 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79244 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 79245 iomem_wdata[30]
.sym 79253 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79274 iomem_wdata[9]
.sym 79302 iomem_wdata[9]
.sym 79330 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79331 clk$SB_IO_IN_$glb_clk
.sym 79332 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79335 soc.spimemio.xfer.xfer_tag[0]
.sym 79338 soc.spimemio.xfer.xfer_tag[1]
.sym 79339 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 79340 soc.spimemio.xfer.xfer_tag[2]
.sym 79348 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 79349 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79351 iomem_addr[15]
.sym 79352 iomem_addr[4]
.sym 79355 soc.spimemio.xfer.xfer_ddr
.sym 79358 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 79359 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 79360 iomem_wdata[26]
.sym 79362 iomem_wdata[21]
.sym 79363 flash_clk$SB_IO_OUT
.sym 79365 flash_io1_oe
.sym 79366 flash_io0_oe
.sym 79367 iomem_wdata[21]
.sym 79368 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 79377 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79380 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 79387 soc.spimemio.dout_data[3]
.sym 79391 soc.spimemio.dout_data[1]
.sym 79392 soc.spimemio.xfer.xfer_tag[0]
.sym 79394 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79395 soc.spimemio.xfer.xfer_tag[1]
.sym 79397 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79405 soc.spimemio.xfer.xfer_tag[2]
.sym 79407 soc.spimemio.dout_data[3]
.sym 79408 soc.spimemio.dout_data[1]
.sym 79409 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79410 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 79421 soc.spimemio.xfer.xfer_tag[2]
.sym 79427 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79428 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 79432 soc.spimemio.xfer.xfer_tag[1]
.sym 79438 soc.spimemio.xfer.xfer_tag[0]
.sym 79454 clk$SB_IO_IN_$glb_clk
.sym 79456 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 79457 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 79459 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 79460 soc.spimemio.din_valid
.sym 79461 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 79462 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 79469 soc.simpleuart_reg_div_do[18]
.sym 79476 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79480 UART_RX$SB_IO_IN
.sym 79482 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 79484 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 79488 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 79489 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 79499 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 79500 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79501 soc.spimemio.dout_tag[1]
.sym 79507 soc.spimemio.dout_tag[2]
.sym 79509 soc.spimemio.dout_tag[1]
.sym 79510 soc.spimemio.dout_tag[0]
.sym 79517 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 79519 $PACKER_VCC_NET
.sym 79520 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79524 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 79527 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 79528 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 79530 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 79531 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 79533 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79548 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79549 soc.spimemio.dout_tag[1]
.sym 79550 soc.spimemio.dout_tag[2]
.sym 79554 soc.spimemio.dout_tag[0]
.sym 79555 soc.spimemio.dout_tag[1]
.sym 79557 soc.spimemio.dout_tag[2]
.sym 79563 $PACKER_VCC_NET
.sym 79566 soc.spimemio.dout_tag[0]
.sym 79567 soc.spimemio.dout_tag[2]
.sym 79568 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 79569 soc.spimemio.dout_tag[1]
.sym 79576 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 79577 clk$SB_IO_IN_$glb_clk
.sym 79578 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 79579 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 79581 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 79582 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 79583 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 79585 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 79586 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 79589 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 79593 soc.spimemio.rd_inc
.sym 79594 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79602 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79604 soc.spimemio.dout_data[5]
.sym 79606 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79608 soc.spimemio.dout_data[6]
.sym 79609 soc.spimemio.dout_data[5]
.sym 79610 soc.spimemio.rd_inc
.sym 79611 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 79613 soc.simpleuart.recv_pattern[7]
.sym 79624 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 79627 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79630 soc.spimemio.dout_tag[0]
.sym 79631 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 79638 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 79640 UART_RX$SB_IO_IN
.sym 79641 UART_RX_SB_LUT4_I2_I1[30]
.sym 79643 soc.simpleuart.recv_state[0]
.sym 79647 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 79653 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 79655 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 79656 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79662 UART_RX$SB_IO_IN
.sym 79665 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 79666 soc.spimemio.dout_tag[0]
.sym 79667 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 79678 UART_RX_SB_LUT4_I2_I1[30]
.sym 79679 UART_RX$SB_IO_IN
.sym 79680 soc.simpleuart.recv_state[0]
.sym 79684 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 79685 soc.spimemio.dout_tag[0]
.sym 79686 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 79699 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 79700 clk$SB_IO_IN_$glb_clk
.sym 79701 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79704 soc.simpleuart.recv_state[2]
.sym 79705 soc.simpleuart.recv_state[3]
.sym 79706 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 79707 soc.simpleuart.recv_state[1]
.sym 79708 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 79709 soc.simpleuart.recv_state[0]
.sym 79712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 79714 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79715 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 79719 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 79720 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 79724 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79726 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 79728 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 79729 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 79732 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79737 iomem_wdata[30]
.sym 79744 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 79746 soc.spimemio.softreset
.sym 79747 UART_RX_SB_LUT4_I2_O[1]
.sym 79752 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 79753 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 79754 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 79755 iomem_wstrb[1]
.sym 79756 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 79758 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79762 UART_RX_SB_LUT4_I2_O[3]
.sym 79763 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 79764 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 79769 soc.simpleuart.recv_pattern[2]
.sym 79770 UART_RX_SB_LUT4_I2_O[3]
.sym 79771 iomem_wstrb[0]
.sym 79773 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 79776 UART_RX_SB_LUT4_I2_O[1]
.sym 79777 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 79778 UART_RX_SB_LUT4_I2_O[3]
.sym 79779 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 79782 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 79783 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 79789 iomem_wstrb[0]
.sym 79790 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 79791 UART_RX_SB_LUT4_I2_O[3]
.sym 79794 iomem_wstrb[1]
.sym 79796 UART_RX_SB_LUT4_I2_O[3]
.sym 79797 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 79801 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 79802 UART_RX_SB_LUT4_I2_O[3]
.sym 79803 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 79806 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 79807 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 79809 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 79815 soc.simpleuart.recv_pattern[2]
.sym 79818 UART_RX_SB_LUT4_I2_O[3]
.sym 79820 soc.spimemio.softreset
.sym 79822 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 79823 clk$SB_IO_IN_$glb_clk
.sym 79824 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79825 soc.simpleuart.recv_pattern[4]
.sym 79826 soc.simpleuart.recv_pattern[5]
.sym 79827 soc.simpleuart.recv_pattern[2]
.sym 79829 soc.simpleuart.recv_pattern[3]
.sym 79830 soc.simpleuart.recv_pattern[1]
.sym 79831 soc.simpleuart.recv_pattern[0]
.sym 79832 soc.simpleuart.recv_pattern[6]
.sym 79838 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 79839 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 79845 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 79847 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 79848 soc.spimemio_cfgreg_do[21]
.sym 79849 soc.simpleuart_reg_div_do[11]
.sym 79850 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 79852 iomem_wdata[26]
.sym 79853 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 79854 flash_io0_oe
.sym 79855 $PACKER_VCC_NET
.sym 79857 flash_io1_oe
.sym 79858 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 79859 soc.simpleuart_reg_div_do[10]
.sym 79860 flash_clk$SB_IO_OUT
.sym 79868 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 79879 soc.spimemio.dout_data[3]
.sym 79881 soc.spimemio.dout_data[5]
.sym 79906 soc.spimemio.dout_data[5]
.sym 79911 soc.spimemio.dout_data[3]
.sym 79945 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 79946 clk$SB_IO_IN_$glb_clk
.sym 79948 flash_clk_SB_LUT4_I1_I2[2]
.sym 79950 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 79951 soc.spimemio.buffer[10]
.sym 79952 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 79954 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 79955 flash_clk_SB_LUT4_I1_O[0]
.sym 79958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 79962 soc.spimemio.rd_addr[6]
.sym 79964 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 79970 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 79974 iomem_wdata[11]
.sym 79975 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 79976 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 79977 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 79978 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 79979 soc.simpleuart_reg_div_do[30]
.sym 79980 iomem_wdata[9]
.sym 79982 soc.simpleuart.recv_pattern[6]
.sym 79983 soc.simpleuart_reg_div_do[30]
.sym 79991 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 79993 soc.simpleuart.recv_buf_valid
.sym 79996 soc.simpleuart_reg_div_do[9]
.sym 79999 soc.spimemio.dout_data[1]
.sym 80001 soc.simpleuart.recv_buf_valid
.sym 80009 soc.simpleuart_reg_div_do[11]
.sym 80013 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80016 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80019 soc.simpleuart_reg_div_do[10]
.sym 80034 soc.simpleuart.recv_buf_valid
.sym 80035 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80036 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80037 soc.simpleuart_reg_div_do[10]
.sym 80046 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80047 soc.simpleuart.recv_buf_valid
.sym 80048 soc.simpleuart_reg_div_do[11]
.sym 80049 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80052 soc.spimemio.dout_data[1]
.sym 80058 soc.simpleuart.recv_buf_valid
.sym 80059 soc.simpleuart_reg_div_do[9]
.sym 80060 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80061 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80068 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80069 clk$SB_IO_IN_$glb_clk
.sym 80071 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 80072 data[2]
.sym 80073 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 80074 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80075 cmd_addr[6]
.sym 80076 data[1]
.sym 80077 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 80078 data[3]
.sym 80085 iomem_addr[16]
.sym 80086 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 80087 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 80088 iomem_addr[14]
.sym 80089 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 80092 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80095 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 80096 soc.spimemio.dout_data[5]
.sym 80098 soc.spimemio.rd_inc
.sym 80099 iomem_addr[7]
.sym 80100 soc.simpleuart_reg_div_do[31]
.sym 80102 soc.spimemio.rd_inc
.sym 80103 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80104 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80105 flash_clk_SB_LUT4_I1_O[0]
.sym 80106 soc.spimemio.rd_addr[3]
.sym 80112 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 80114 flash_io3_oe
.sym 80116 flash_clk_SB_LUT4_I1_I2[0]
.sym 80117 iomem_rdata[11]
.sym 80118 flash_clk_SB_LUT4_I1_I2[3]
.sym 80119 flash_io2_oe
.sym 80120 flash_clk_SB_LUT4_I1_I2[3]
.sym 80122 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 80123 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 80124 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 80125 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 80126 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 80127 iomem_rdata[9]
.sym 80129 flash_io1_oe
.sym 80131 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80132 soc.simpleuart.recv_buf_valid
.sym 80135 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80137 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 80138 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80142 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 80146 iomem_rdata[11]
.sym 80148 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80151 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 80152 flash_clk_SB_LUT4_I1_I2[0]
.sym 80153 flash_io2_oe
.sym 80154 flash_clk_SB_LUT4_I1_I2[3]
.sym 80158 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80159 iomem_rdata[9]
.sym 80163 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 80164 flash_io3_oe
.sym 80165 flash_clk_SB_LUT4_I1_I2[3]
.sym 80166 flash_clk_SB_LUT4_I1_I2[0]
.sym 80169 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 80171 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 80172 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 80175 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 80176 flash_clk_SB_LUT4_I1_I2[0]
.sym 80177 flash_io1_oe
.sym 80178 flash_clk_SB_LUT4_I1_I2[3]
.sym 80181 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 80182 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80183 soc.simpleuart.recv_buf_valid
.sym 80188 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 80189 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80190 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 80192 clk$SB_IO_IN_$glb_clk
.sym 80193 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80194 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 80195 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80196 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 80197 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80198 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 80199 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 80200 iomem_rdata[10]
.sym 80201 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 80206 iomem_addr[4]
.sym 80208 soc.simpleuart_reg_div_do[21]
.sym 80210 iomem_wdata[10]
.sym 80211 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 80212 iomem_addr[4]
.sym 80213 iomem_addr[21]
.sym 80215 iomem_addr[17]
.sym 80216 flash_clk_SB_LUT4_I1_I2[3]
.sym 80217 iomem_addr[15]
.sym 80218 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 80221 iomem_addr[16]
.sym 80223 soc.simpleuart.recv_buf_valid
.sym 80224 iomem_wdata[30]
.sym 80225 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 80227 iomem_addr[6]
.sym 80228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 80229 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80235 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 80236 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 80237 soc.spimemio.buffer[1]
.sym 80238 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 80239 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 80240 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 80241 flash_io3_oe_SB_LUT4_I1_O[2]
.sym 80243 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 80244 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80245 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 80246 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 80248 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 80249 flash_io2_oe_SB_LUT4_I1_O[3]
.sym 80250 flash_io1_oe_SB_LUT4_I1_O[2]
.sym 80254 soc.spimemio.buffer[9]
.sym 80256 iomem_addr[6]
.sym 80257 iomem_addr[3]
.sym 80258 soc.spimemio.rd_inc
.sym 80259 soc.spimemio.rd_addr[6]
.sym 80262 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80265 iomem_rdata[10]
.sym 80266 soc.spimemio.rd_addr[3]
.sym 80269 soc.spimemio.rd_inc
.sym 80270 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80271 iomem_addr[6]
.sym 80274 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 80275 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 80276 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 80277 flash_io1_oe_SB_LUT4_I1_O[2]
.sym 80281 soc.spimemio.buffer[9]
.sym 80286 iomem_addr[6]
.sym 80287 iomem_addr[3]
.sym 80288 soc.spimemio.rd_addr[6]
.sym 80289 soc.spimemio.rd_addr[3]
.sym 80294 soc.spimemio.buffer[1]
.sym 80298 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 80299 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 80300 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 80301 flash_io3_oe_SB_LUT4_I1_O[2]
.sym 80304 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80307 iomem_rdata[10]
.sym 80310 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 80311 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 80312 flash_io2_oe_SB_LUT4_I1_O[3]
.sym 80313 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 80314 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 80315 clk$SB_IO_IN_$glb_clk
.sym 80317 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 80318 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 80319 soc.spimemio.buffer[7]
.sym 80320 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 80321 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 80322 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 80323 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80324 soc.spimemio.buffer[6]
.sym 80327 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80329 iomem_wdata[18]
.sym 80332 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 80333 iomem_addr[15]
.sym 80334 iomem_addr[4]
.sym 80336 iomem_addr[15]
.sym 80337 iomem_addr[4]
.sym 80339 soc.simpleuart_reg_div_do[19]
.sym 80340 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80341 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80342 flash_io0_oe
.sym 80343 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80344 iomem_addr[17]
.sym 80345 soc.simpleuart_reg_div_do[26]
.sym 80346 iomem_addr[19]
.sym 80347 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 80348 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80349 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80350 cmd_addr[6]
.sym 80360 soc.spimem_rdata[9]
.sym 80361 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80364 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80366 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80367 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80368 soc.spimemio.dout_data[4]
.sym 80369 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80373 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 80374 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80380 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80384 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80385 soc.spimem_rdata[11]
.sym 80389 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80391 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80393 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80394 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80397 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80398 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80400 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80406 soc.spimemio.dout_data[4]
.sym 80409 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80410 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80411 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80415 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80416 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80417 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 80418 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80421 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80422 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80424 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80427 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80428 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80429 soc.spimem_rdata[11]
.sym 80430 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80433 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80434 soc.spimem_rdata[9]
.sym 80435 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80436 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80437 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80438 clk$SB_IO_IN_$glb_clk
.sym 80440 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 80441 soc.spimem_rdata[4]
.sym 80442 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80443 soc.spimem_rdata[11]
.sym 80444 flash_clk_SB_LUT4_I1_O[2]
.sym 80445 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 80446 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80447 soc.spimem_rdata[6]
.sym 80462 iomem_wdata[22]
.sym 80463 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 80464 soc.spimemio.buffer[7]
.sym 80465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 80467 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 80468 iomem_addr[6]
.sym 80469 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80470 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I3[2]
.sym 80471 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80472 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 80474 soc.simpleuart.recv_pattern[6]
.sym 80475 soc.simpleuart_reg_div_do[30]
.sym 80481 iomem_wdata[7]
.sym 80483 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 80487 iomem_rdata[6]
.sym 80489 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 80491 iomem_rdata[4]
.sym 80493 iomem_wdata[8]
.sym 80495 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80497 iomem_wdata[4]
.sym 80499 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80500 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80507 iomem_wdata[14]
.sym 80508 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80511 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80517 iomem_wdata[8]
.sym 80520 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 80521 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80522 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 80523 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80527 iomem_wdata[14]
.sym 80533 iomem_wdata[7]
.sym 80544 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80545 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80546 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80547 iomem_rdata[6]
.sym 80550 iomem_wdata[4]
.sym 80556 iomem_rdata[4]
.sym 80558 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80560 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 80561 clk$SB_IO_IN_$glb_clk
.sym 80562 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80563 soc.spimem_rdata[8]
.sym 80564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 80565 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 80566 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80567 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 80568 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 80569 soc.spimem_rdata[7]
.sym 80570 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 80576 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80577 soc.spimemio.buffer[9]
.sym 80578 flash_clk_SB_LUT4_I1_I2[3]
.sym 80580 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80583 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 80584 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 80586 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80587 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 80589 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 80590 flash_clk_SB_LUT4_I1_O[0]
.sym 80592 soc.simpleuart_reg_div_do[31]
.sym 80593 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 80594 iomem_ready
.sym 80595 soc.simpleuart_reg_div_do[29]
.sym 80596 soc.spimemio.dout_data[5]
.sym 80597 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80598 iomem_ready_SB_LUT4_I3_I1[6]
.sym 80604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 80606 data[6]
.sym 80607 cmd_addr[7]
.sym 80610 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80612 data[0]
.sym 80614 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80615 iomem_rdata_SB_DFFESR_Q_E
.sym 80618 cmd_addr[4]
.sym 80620 cmd_addr[6]
.sym 80623 iomem_rdata[7]
.sym 80625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 80626 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80628 iomem_rdata[14]
.sym 80631 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80632 soc.simpleuart_reg_div_do[6]
.sym 80639 data[6]
.sym 80643 data[0]
.sym 80652 cmd_addr[4]
.sym 80655 cmd_addr[7]
.sym 80661 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80662 iomem_rdata[14]
.sym 80663 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80664 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80667 iomem_rdata[7]
.sym 80668 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80669 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80670 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80673 cmd_addr[6]
.sym 80679 soc.simpleuart_reg_div_do[6]
.sym 80680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 80681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 80682 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80683 iomem_rdata_SB_DFFESR_Q_E
.sym 80684 clk$SB_IO_IN_$glb_clk
.sym 80685 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 80686 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 80687 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 80688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 80689 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80690 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 80691 soc.simpleuart_reg_div_do[30]
.sym 80692 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 80693 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 80698 soc.simpleuart_reg_div_do[8]
.sym 80700 soc.simpleuart_reg_div_do[17]
.sym 80701 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80702 iomem_addr[3]
.sym 80705 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 80706 iomem_addr[10]
.sym 80707 flash_clk_SB_LUT4_I1_I2[3]
.sym 80709 iomem_wstrb[0]
.sym 80710 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 80711 iomem_wdata[30]
.sym 80713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 80714 iomem_addr[16]
.sym 80715 iomem_wdata[29]
.sym 80716 soc.simpleuart.recv_buf_valid
.sym 80717 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 80718 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 80719 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 80720 iomem_addr[4]
.sym 80728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 80729 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 80730 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 80731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 80732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 80733 soc.spimem_rdata[7]
.sym 80734 flash_clk_SB_LUT4_I1_I2[3]
.sym 80735 iomem_addr[23]
.sym 80736 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 80738 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80740 iomem_addr[16]
.sym 80741 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 80742 iomem_addr[18]
.sym 80744 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 80745 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 80746 soc.simpleuart.recv_pattern[6]
.sym 80748 iomem_addr[17]
.sym 80749 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 80750 iomem_addr[14]
.sym 80751 soc.simpleuart.recv_buf_valid
.sym 80752 iomem_addr[15]
.sym 80753 iomem_addr[19]
.sym 80754 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80755 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 80756 iomem_addr[21]
.sym 80757 soc.spimem_rdata[14]
.sym 80758 soc.simpleuart.recv_buf_data[6]
.sym 80760 soc.simpleuart.recv_buf_data[6]
.sym 80761 flash_clk_SB_LUT4_I1_I2[3]
.sym 80762 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80763 soc.simpleuart.recv_buf_valid
.sym 80766 iomem_addr[23]
.sym 80767 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 80768 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 80769 iomem_addr[21]
.sym 80772 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 80773 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 80774 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 80775 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 80778 iomem_addr[19]
.sym 80779 iomem_addr[18]
.sym 80784 iomem_addr[15]
.sym 80785 iomem_addr[17]
.sym 80786 iomem_addr[16]
.sym 80787 iomem_addr[14]
.sym 80790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 80791 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 80793 soc.spimem_rdata[7]
.sym 80796 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 80797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 80798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 80799 soc.spimem_rdata[14]
.sym 80804 soc.simpleuart.recv_pattern[6]
.sym 80806 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 80807 clk$SB_IO_IN_$glb_clk
.sym 80808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80809 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 80810 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 80811 soc.simpleuart_reg_div_do[31]
.sym 80812 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 80813 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 80814 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 80815 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 80816 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 80821 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 80823 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 80824 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80826 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 80827 flash_clk_SB_LUT4_I1_I2[0]
.sym 80829 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80830 flash_clk_SB_LUT4_I1_I2[3]
.sym 80833 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 80835 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80836 iomem_addr[3]
.sym 80837 iomem_addr[25]
.sym 80838 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 80839 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 80841 soc.simpleuart_reg_div_do[26]
.sym 80842 iomem_addr[21]
.sym 80843 soc.spimem_rdata[14]
.sym 80844 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 80852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 80853 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 80854 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 80855 iomem_wdata[24]
.sym 80856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 80857 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 80859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 80860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 80861 soc.simpleuart_reg_div_do[14]
.sym 80866 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 80872 soc.simpleuart_reg_div_do[12]
.sym 80873 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80874 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 80875 iomem_wdata[29]
.sym 80877 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80878 soc.mem_rdata[27]
.sym 80879 iomem_wdata[27]
.sym 80880 iomem_wdata[26]
.sym 80884 iomem_wdata[26]
.sym 80891 iomem_wdata[24]
.sym 80895 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 80896 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 80898 soc.mem_rdata[27]
.sym 80902 iomem_wdata[27]
.sym 80907 iomem_wdata[29]
.sym 80913 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80914 soc.simpleuart_reg_div_do[12]
.sym 80915 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 80916 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 80919 soc.simpleuart_reg_div_do[14]
.sym 80920 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 80922 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 80926 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 80927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 80928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 80929 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80930 clk$SB_IO_IN_$glb_clk
.sym 80931 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80932 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 80933 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 80934 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]
.sym 80935 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 80936 iomem_addr[27]
.sym 80937 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 80939 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80944 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 80945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 80946 iomem_wstrb[1]
.sym 80948 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80949 iomem_addr[28]
.sym 80953 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 80956 soc.cpu.next_pc[27]
.sym 80957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 80958 iomem_addr[24]
.sym 80959 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 80960 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 80961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 80962 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80963 soc.mem_rdata[29]
.sym 80964 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 80966 soc.mem_rdata[16]
.sym 80967 soc.simpleuart_reg_div_do[30]
.sym 80973 soc.simpleuart_reg_div_do[26]
.sym 80976 soc.simpleuart_reg_div_do[27]
.sym 80977 soc.simpleuart_reg_div_do[29]
.sym 80978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1[2]
.sym 80979 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 80980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 80981 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 80982 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 80983 soc.spimemio.dout_data[3]
.sym 80984 soc.spimemio.buffer[15]
.sym 80985 soc.spimemio.dout_data[2]
.sym 80986 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 80988 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 80989 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 80996 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80998 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 81000 soc.cpu.cpu_state[6]
.sym 81003 soc.mem_rdata[24]
.sym 81004 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81006 soc.simpleuart_reg_div_do[29]
.sym 81007 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81008 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 81009 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81014 soc.spimemio.dout_data[2]
.sym 81018 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 81020 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 81021 soc.mem_rdata[24]
.sym 81024 soc.spimemio.dout_data[3]
.sym 81030 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81031 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81032 soc.simpleuart_reg_div_do[26]
.sym 81033 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81036 soc.simpleuart_reg_div_do[27]
.sym 81037 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 81038 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 81039 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81042 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 81043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1[2]
.sym 81044 soc.cpu.cpu_state[6]
.sym 81045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 81051 soc.spimemio.buffer[15]
.sym 81052 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 81053 clk$SB_IO_IN_$glb_clk
.sym 81055 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 81056 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 81057 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 81058 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 81059 soc.mem_rdata[23]
.sym 81060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 81061 soc.mem_rdata[24]
.sym 81062 soc.spimem_rdata[29]
.sym 81069 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 81070 UART_RX_SB_LUT4_I2_O[3]
.sym 81071 soc.spimemio.buffer[16]
.sym 81072 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 81080 soc.mem_rdata[23]
.sym 81081 iomem_ready
.sym 81082 iomem_ready_SB_LUT4_I3_I1[6]
.sym 81084 soc.mem_rdata[24]
.sym 81085 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 81086 iomem_addr[26]
.sym 81088 soc.spimemio.dout_data[5]
.sym 81089 soc.mem_rdata[29]
.sym 81090 soc.mem_valid
.sym 81096 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 81098 soc.mem_rdata[18]
.sym 81099 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 81100 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 81101 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 81102 soc.spimemio.dout_data[7]
.sym 81103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81105 soc.spimem_rdata[26]
.sym 81106 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 81107 soc.spimem_rdata[27]
.sym 81108 iomem_addr[27]
.sym 81109 soc.mem_rdata[21]
.sym 81112 soc.mem_rdata[26]
.sym 81113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 81114 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81115 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 81119 soc.spimem_rdata[29]
.sym 81120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 81121 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 81123 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81127 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81129 soc.spimem_rdata[26]
.sym 81130 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 81131 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 81132 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81135 soc.spimem_rdata[29]
.sym 81136 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 81137 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 81138 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81141 soc.spimem_rdata[27]
.sym 81142 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 81143 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81144 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 81150 soc.spimemio.dout_data[7]
.sym 81154 iomem_addr[27]
.sym 81159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 81162 soc.mem_rdata[18]
.sym 81165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 81167 soc.mem_rdata[21]
.sym 81168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 81171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 81172 soc.mem_rdata[26]
.sym 81173 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 81174 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 81175 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81176 clk$SB_IO_IN_$glb_clk
.sym 81178 iomem_ready_SB_LUT4_I1_O[2]
.sym 81179 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 81180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 81181 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[2]
.sym 81183 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 81184 iomem_rdata_SB_DFFESR_Q_E
.sym 81185 iomem_ready
.sym 81192 soc.mem_rdata[18]
.sym 81194 soc.mem_rdata[29]
.sym 81195 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 81196 soc.spimem_rdata[23]
.sym 81197 soc.mem_rdata[21]
.sym 81199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81202 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81203 soc.mem_rdata[27]
.sym 81204 iomem_addr[31]
.sym 81205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81206 soc.mem_rdata[23]
.sym 81208 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 81209 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 81210 soc.mem_rdata[30]
.sym 81211 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 81213 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 81225 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 81226 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 81227 iomem_ready_SB_LUT4_I3_I1[0]
.sym 81229 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 81231 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 81233 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 81234 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 81251 $nextpnr_ICESTORM_LC_53$O
.sym 81253 iomem_ready_SB_LUT4_I3_I1[0]
.sym 81257 iomem_ready_SB_LUT4_I3_I1[1]
.sym 81259 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 81263 iomem_ready_SB_LUT4_I3_I1[2]
.sym 81265 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 81269 iomem_ready_SB_LUT4_I3_I1[3]
.sym 81272 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 81275 iomem_ready_SB_LUT4_I3_I1[4]
.sym 81277 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 81281 iomem_ready_SB_LUT4_I3_I1[5]
.sym 81284 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 81287 $nextpnr_ICESTORM_LC_54$I3
.sym 81290 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 81297 $nextpnr_ICESTORM_LC_54$I3
.sym 81301 soc.spimem_rdata[14]
.sym 81302 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 81303 soc.mem_rdata[30]
.sym 81304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81305 soc.spimem_rdata[12]
.sym 81306 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 81307 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81308 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 81314 iomem_rdata_SB_DFFESR_Q_E
.sym 81315 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 81319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[0]
.sym 81320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 81322 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 81324 soc.mem_rdata[22]
.sym 81325 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81327 soc.cpu.next_pc[29]
.sym 81328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81329 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81331 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 81332 soc.mem_rdata[21]
.sym 81333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81334 soc.spimem_rdata[14]
.sym 81335 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 81342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 81344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 81347 soc.mem_rdata[31]
.sym 81351 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 81353 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81354 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 81355 iomem_addr[29]
.sym 81356 iomem_addr[30]
.sym 81358 soc.spimemio.dout_data[5]
.sym 81360 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 81364 iomem_addr[31]
.sym 81366 soc.mem_rdata[23]
.sym 81367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 81369 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 81372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 81375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81376 soc.mem_rdata[23]
.sym 81377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 81378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 81382 iomem_addr[31]
.sym 81383 iomem_addr[30]
.sym 81384 iomem_addr[29]
.sym 81388 iomem_addr[30]
.sym 81393 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 81394 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 81395 soc.mem_rdata[31]
.sym 81396 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 81399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 81400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 81401 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 81411 iomem_addr[29]
.sym 81418 soc.spimemio.dout_data[5]
.sym 81421 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81422 clk$SB_IO_IN_$glb_clk
.sym 81424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81425 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81426 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81427 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 81428 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 81429 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81430 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 81439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81447 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 81449 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81450 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81451 soc.mem_rdata[16]
.sym 81452 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 81453 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 81454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81456 soc.mem_rdata[29]
.sym 81457 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 81458 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81459 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 81465 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81467 soc.mem_rdata[30]
.sym 81468 soc.cpu.next_pc[30]
.sym 81469 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 81470 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 81471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 81472 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 81473 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 81476 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 81478 soc.mem_rdata[23]
.sym 81479 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 81480 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 81481 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 81483 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 81484 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81485 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81486 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81487 soc.cpu.next_pc[29]
.sym 81491 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 81492 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 81494 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81496 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81498 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81500 soc.mem_rdata[30]
.sym 81501 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81504 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 81505 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81506 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 81507 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81510 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81511 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81512 soc.mem_rdata[30]
.sym 81513 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 81517 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81518 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 81522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 81523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 81524 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81525 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81528 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 81529 soc.cpu.next_pc[29]
.sym 81530 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 81531 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 81534 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 81535 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 81536 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 81537 soc.cpu.next_pc[30]
.sym 81540 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 81541 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 81542 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81543 soc.mem_rdata[23]
.sym 81544 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 81545 clk$SB_IO_IN_$glb_clk
.sym 81547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 81548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 81550 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81552 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 81554 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81562 soc.cpu.next_pc[30]
.sym 81563 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 81565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 81570 soc.cpu.trap_SB_LUT4_I2_O
.sym 81572 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81574 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81576 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81577 soc.mem_valid
.sym 81578 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81580 soc.mem_rdata[23]
.sym 81581 soc.mem_rdata[29]
.sym 81582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 81589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 81591 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 81592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 81593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81594 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 81596 soc.cpu.mem_rdata_latched[2]
.sym 81598 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81600 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81602 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81604 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81606 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 81609 soc.cpu.mem_rdata_latched[1]
.sym 81612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 81613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 81614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81615 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81616 soc.mem_rdata[29]
.sym 81621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 81622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 81623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 81624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 81627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81628 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81630 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81633 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81635 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81636 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 81639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81640 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81641 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81642 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81645 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81646 soc.mem_rdata[29]
.sym 81647 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81648 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81651 soc.mem_rdata[29]
.sym 81652 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81653 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81654 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 81659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 81660 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81663 soc.cpu.mem_rdata_latched[2]
.sym 81664 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 81665 soc.cpu.mem_rdata_latched[1]
.sym 81670 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 81672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[0]
.sym 81673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 81674 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81675 soc.cpu.mem_rdata_latched[1]
.sym 81676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81677 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 81683 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 81684 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 81685 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81686 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81691 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 81692 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 81695 soc.mem_rdata[30]
.sym 81696 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81697 soc.cpu.mem_rdata_latched[1]
.sym 81700 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81702 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81703 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81705 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[2]
.sym 81714 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81715 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 81720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 81723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 81724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81725 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81727 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81729 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 81732 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 81734 soc.mem_rdata[18]
.sym 81737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[0]
.sym 81738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 81739 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[1]
.sym 81741 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81742 soc.cpu.mem_rdata_q[18]
.sym 81744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 81745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 81750 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81752 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[1]
.sym 81756 soc.cpu.mem_rdata_q[18]
.sym 81757 soc.mem_rdata[18]
.sym 81759 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81763 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81764 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 81769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 81770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 81771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 81774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 81775 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81776 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81777 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[1]
.sym 81781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 81782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[2]
.sym 81783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[0]
.sym 81786 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81787 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81788 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 81794 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81795 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 81797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 81798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 81799 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 81800 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81805 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 81807 soc.cpu.mem_16bit_buffer[12]
.sym 81808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 81809 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81812 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81814 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81815 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 81817 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 81818 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 81819 soc.cpu.mem_rdata_q[18]
.sym 81820 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81821 soc.cpu.mem_rdata_q[19]
.sym 81822 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 81825 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81826 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81827 soc.cpu.mem_rdata_q[16]
.sym 81828 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81834 soc.cpu.mem_rdata_latched[2]
.sym 81835 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 81837 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81839 soc.cpu.mem_rdata_latched[1]
.sym 81840 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 81841 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 81843 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81846 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 81847 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 81849 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 81850 soc.cpu.mem_rdata_q[19]
.sym 81856 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81857 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 81858 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 81859 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 81861 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81863 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 81865 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81867 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 81869 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81870 soc.cpu.mem_rdata_latched[1]
.sym 81873 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 81874 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 81875 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81876 soc.cpu.mem_rdata_q[19]
.sym 81879 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 81880 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 81881 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 81882 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 81885 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 81886 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 81887 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 81888 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81891 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 81898 soc.cpu.mem_rdata_latched[2]
.sym 81906 soc.cpu.mem_rdata_latched[1]
.sym 81909 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 81910 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81912 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81913 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81914 clk$SB_IO_IN_$glb_clk
.sym 81916 soc.cpu.mem_rdata_q[19]
.sym 81917 soc.cpu.clear_prefetched_high_word
.sym 81918 soc.cpu.mem_rdata_q[17]
.sym 81919 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 81920 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 81921 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 81922 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 81923 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 81928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 81937 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 81938 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81939 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 81940 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 81942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81943 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81946 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 81947 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81949 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 81950 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 81957 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 81958 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 81959 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 81960 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81961 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81964 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 81965 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 81966 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 81969 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 81970 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81971 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81972 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81974 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 81975 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81977 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 81978 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81980 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81981 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81982 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]
.sym 81983 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 81985 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 81986 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81988 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 81990 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81992 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81993 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81996 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 81997 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 81998 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81999 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 82003 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 82004 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 82005 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82008 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 82009 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 82010 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82014 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 82015 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82016 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82017 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82020 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 82021 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 82022 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 82023 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 82026 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82029 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 82033 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]
.sym 82034 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 82037 clk$SB_IO_IN_$glb_clk
.sym 82039 soc.cpu.clear_prefetched_high_word_q
.sym 82040 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 82041 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82051 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 82052 UART_RX_SB_LUT4_I2_O[3]
.sym 82053 soc.cpu.mem_do_rinst
.sym 82054 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82058 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 82059 soc.cpu.mem_do_rinst
.sym 82061 UART_RX_SB_LUT4_I2_O[3]
.sym 82062 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 82063 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82066 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82081 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 82082 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 82083 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82088 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 82090 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 82093 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 82094 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 82095 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82097 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 82098 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 82100 soc.cpu.mem_rdata_q[16]
.sym 82102 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82105 soc.cpu.mem_rdata_q[18]
.sym 82106 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 82107 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 82109 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 82110 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82119 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 82120 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 82121 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 82125 soc.cpu.mem_rdata_q[18]
.sym 82126 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82128 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 82132 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82133 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82134 soc.cpu.mem_rdata_q[16]
.sym 82137 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 82138 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 82139 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 82143 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 82144 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 82145 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 82146 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 82150 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 82152 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82155 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 82156 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82157 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 82158 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 82160 clk$SB_IO_IN_$glb_clk
.sym 82174 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 82432 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 82755 flash_io0_do
.sym 82757 flash_io1_do_SB_LUT4_O_I2[1]
.sym 82758 flash_io0_do_SB_LUT4_O_I2[1]
.sym 82759 soc.spimemio.xfer_io0_90
.sym 82760 flash_io1_do
.sym 82761 soc.spimemio.xfer_io1_90
.sym 82786 flash_io0_di
.sym 82787 iomem_wdata[22]
.sym 82788 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 82789 iomem_wdata[24]
.sym 82798 soc.spimemio.xfer_io3_do
.sym 82800 soc.spimemio.xfer_io3_90
.sym 82804 soc.spimemio.xfer_io2_do
.sym 82806 soc.spimemio.xfer_io3_do
.sym 82821 soc.spimemio_cfgreg_do[22]
.sym 82827 soc.spimemio.xfer_io2_90
.sym 82855 soc.spimemio.xfer_io3_do
.sym 82860 soc.spimemio_cfgreg_do[22]
.sym 82861 soc.spimemio.xfer_io3_do
.sym 82862 soc.spimemio.xfer_io3_90
.sym 82865 soc.spimemio_cfgreg_do[22]
.sym 82866 soc.spimemio.xfer_io2_do
.sym 82867 soc.spimemio.xfer_io2_90
.sym 82873 soc.spimemio.xfer_io2_do
.sym 82876 clk$SB_IO_IN_$glb_clk
.sym 82882 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 82883 flash_clk$SB_IO_OUT
.sym 82884 soc.spimemio.config_csb
.sym 82885 soc.spimemio.xfer_io1_do
.sym 82886 soc.spimemio.config_clk
.sym 82887 soc.spimemio.xfer_io0_do
.sym 82888 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82889 flash_csb$SB_IO_OUT
.sym 82895 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 82896 iomem_wdata[30]
.sym 82915 soc.spimemio_cfgreg_do[22]
.sym 82921 iomem_wdata[27]
.sym 82924 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82925 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 82934 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 82936 flash_io0_do_SB_LUT4_O_I2[2]
.sym 82942 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82944 flash_csb$SB_IO_OUT
.sym 82945 flash_io0_do_SB_LUT4_O_I2[2]
.sym 82961 flash_io0_do_SB_LUT4_O_I2[2]
.sym 82962 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 82966 flash_io0_oe_SB_LUT4_O_I0[0]
.sym 82967 flash_io0_oe_SB_LUT4_O_I0[2]
.sym 82968 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 82971 soc.spimemio.xfer.obuffer[6]
.sym 82974 soc.spimemio.din_rd
.sym 82977 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82978 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 82979 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 82980 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 82982 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 82984 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 82988 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 82989 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82992 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 82995 soc.spimemio.xfer.obuffer[6]
.sym 83006 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 83007 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 83010 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83011 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 83012 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 83016 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83017 flash_io0_oe_SB_LUT4_O_I0[2]
.sym 83018 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83019 flash_io0_oe_SB_LUT4_O_I0[0]
.sym 83023 soc.spimemio.din_rd
.sym 83034 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 83036 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83038 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83039 clk$SB_IO_IN_$glb_clk
.sym 83040 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83041 soc.spimemio.xfer.xfer_ddr
.sym 83042 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_O[0]
.sym 83043 soc.spimemio.xfer_csb
.sym 83044 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 83045 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 83046 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83047 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 83048 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 83053 iomem_wdata[23]
.sym 83054 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83056 iomem_wdata[21]
.sym 83057 iomem_wdata[26]
.sym 83061 $PACKER_VCC_NET
.sym 83062 flash_clk$SB_IO_OUT
.sym 83063 flash_io0_oe
.sym 83064 iomem_wdata[21]
.sym 83065 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 83067 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 83068 iomem_wdata[27]
.sym 83069 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 83071 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 83073 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83074 soc.spimemio.xfer.xfer_ddr
.sym 83075 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83076 soc.spimemio.din_ddr
.sym 83085 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 83093 flash_io1_oe_SB_LUT4_O_I0[2]
.sym 83096 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 83100 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 83101 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83102 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83103 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83104 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83107 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83111 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83112 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83122 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83124 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83133 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83134 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83135 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83136 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 83145 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83147 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 83151 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83152 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 83153 flash_io1_oe_SB_LUT4_O_I0[2]
.sym 83154 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 83162 clk$SB_IO_IN_$glb_clk
.sym 83164 soc.spimemio.din_tag[0]
.sym 83166 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83167 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83168 soc.spimemio.din_tag[1]
.sym 83170 soc.spimemio.din_tag[2]
.sym 83177 iomem_addr[14]
.sym 83179 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 83181 iomem_addr[6]
.sym 83182 soc.spimemio.xfer.obuffer[6]
.sym 83184 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 83185 iomem_wdata[17]
.sym 83187 soc.spimemio.din_rd
.sym 83188 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 83189 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83190 soc.spimemio.din_qspi
.sym 83191 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83192 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83193 iomem_addr[6]
.sym 83194 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 83195 iomem_addr[11]
.sym 83196 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 83197 soc.spimemio_cfgreg_do[22]
.sym 83198 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 83208 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 83209 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83214 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 83217 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83218 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 83223 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83229 soc.spimemio.din_tag[0]
.sym 83233 soc.spimemio.din_tag[1]
.sym 83235 soc.spimemio.din_tag[2]
.sym 83251 soc.spimemio.din_tag[0]
.sym 83268 soc.spimemio.din_tag[1]
.sym 83274 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 83275 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 83276 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 83277 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83282 soc.spimemio.din_tag[2]
.sym 83284 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83285 clk$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83287 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[0]
.sym 83288 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 83289 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 83290 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 83291 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 83292 soc.spimemio.din_ddr
.sym 83293 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 83294 soc.spimemio.din_qspi
.sym 83301 $PACKER_VCC_NET
.sym 83302 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83303 iomem_wdata[22]
.sym 83310 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 83311 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 83312 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 83313 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83314 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 83315 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83316 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 83317 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 83318 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 83319 soc.spimemio.dout_data[0]
.sym 83321 soc.spimemio_cfgreg_do[20]
.sym 83334 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 83335 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 83337 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 83339 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 83340 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83341 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 83349 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 83351 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 83352 soc.spimemio.rd_wait
.sym 83353 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 83354 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 83355 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 83357 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 83361 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 83362 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 83363 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 83364 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 83368 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 83369 soc.spimemio.rd_wait
.sym 83370 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 83380 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 83381 soc.spimemio.rd_wait
.sym 83382 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 83385 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 83386 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83387 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 83388 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 83391 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 83394 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 83397 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 83398 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 83400 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 83408 clk$SB_IO_IN_$glb_clk
.sym 83409 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 83410 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83411 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 83412 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 83413 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 83414 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 83415 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 83416 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 83417 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 83422 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 83425 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 83428 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83431 $PACKER_VCC_NET
.sym 83432 soc.spimemio.din_valid
.sym 83434 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83435 soc.simpleuart_reg_div_do[22]
.sym 83436 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 83437 soc.spimemio.dout_data[5]
.sym 83438 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 83440 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 83441 soc.spimemio.dout_data[6]
.sym 83442 soc.simpleuart_reg_div_do[17]
.sym 83443 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 83444 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 83445 soc.spimemio.dout_data[4]
.sym 83451 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 83455 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 83456 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83457 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 83463 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 83467 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83468 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 83469 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 83471 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 83473 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 83474 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 83475 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83476 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 83480 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 83481 soc.spimemio_cfgreg_do[20]
.sym 83484 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 83485 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83486 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 83487 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83496 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83497 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83498 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 83499 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 83502 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 83505 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 83508 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 83509 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83510 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 83511 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83520 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 83522 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 83523 soc.spimemio_cfgreg_do[20]
.sym 83527 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 83528 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 83529 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 83531 clk$SB_IO_IN_$glb_clk
.sym 83533 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 83534 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 83535 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 83536 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 83537 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 83539 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 83540 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 83545 iomem_addr[11]
.sym 83546 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 83547 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 83548 soc.simpleuart_reg_div_do[18]
.sym 83553 iomem_addr[3]
.sym 83556 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83557 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 83559 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 83560 soc.spimemio.rd_inc
.sym 83561 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 83563 soc.spimemio.rd_inc
.sym 83564 iomem_wdata[27]
.sym 83565 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 83566 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 83568 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 83575 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 83579 soc.simpleuart.recv_state[1]
.sym 83583 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 83584 soc.simpleuart.recv_state[2]
.sym 83585 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 83589 soc.simpleuart.recv_state[0]
.sym 83597 soc.simpleuart.recv_state[0]
.sym 83601 soc.simpleuart.recv_state[3]
.sym 83602 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 83603 soc.simpleuart.recv_state[1]
.sym 83604 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 83606 $nextpnr_ICESTORM_LC_43$O
.sym 83609 soc.simpleuart.recv_state[0]
.sym 83612 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 83615 soc.simpleuart.recv_state[1]
.sym 83618 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 83619 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 83620 soc.simpleuart.recv_state[2]
.sym 83622 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 83626 soc.simpleuart.recv_state[3]
.sym 83627 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 83628 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 83631 soc.simpleuart.recv_state[3]
.sym 83632 soc.simpleuart.recv_state[1]
.sym 83633 soc.simpleuart.recv_state[0]
.sym 83634 soc.simpleuart.recv_state[2]
.sym 83637 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 83638 soc.simpleuart.recv_state[1]
.sym 83639 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 83640 soc.simpleuart.recv_state[0]
.sym 83643 soc.simpleuart.recv_state[3]
.sym 83644 soc.simpleuart.recv_state[2]
.sym 83646 soc.simpleuart.recv_state[1]
.sym 83649 soc.simpleuart.recv_state[2]
.sym 83650 soc.simpleuart.recv_state[1]
.sym 83651 soc.simpleuart.recv_state[0]
.sym 83652 soc.simpleuart.recv_state[3]
.sym 83653 UART_RX_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 83654 clk$SB_IO_IN_$glb_clk
.sym 83655 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 83656 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 83657 soc.simpleuart.recv_buf_data[1]
.sym 83658 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 83659 soc.simpleuart.recv_buf_data[3]
.sym 83660 soc.simpleuart.recv_buf_data[4]
.sym 83661 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 83662 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 83667 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 83669 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 83671 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 83672 soc.spimemio.rd_valid
.sym 83673 iomem_addr[10]
.sym 83674 soc.memory.rdata_0[31]
.sym 83675 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 83678 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 83679 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 83680 iomem_addr[5]
.sym 83681 soc.spimemio_cfgreg_do[22]
.sym 83682 iomem_addr[11]
.sym 83683 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 83685 iomem_addr[6]
.sym 83686 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 83687 soc.spimemio.dout_data[2]
.sym 83689 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 83690 iomem_wdata[6]
.sym 83691 soc.simpleuart.recv_state[0]
.sym 83706 soc.simpleuart.recv_pattern[5]
.sym 83708 soc.simpleuart.recv_pattern[7]
.sym 83709 soc.simpleuart.recv_pattern[3]
.sym 83712 soc.simpleuart.recv_pattern[6]
.sym 83715 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 83721 soc.simpleuart.recv_pattern[4]
.sym 83723 soc.simpleuart.recv_pattern[2]
.sym 83726 soc.simpleuart.recv_pattern[1]
.sym 83730 soc.simpleuart.recv_pattern[5]
.sym 83739 soc.simpleuart.recv_pattern[6]
.sym 83743 soc.simpleuart.recv_pattern[3]
.sym 83757 soc.simpleuart.recv_pattern[4]
.sym 83762 soc.simpleuart.recv_pattern[2]
.sym 83766 soc.simpleuart.recv_pattern[1]
.sym 83773 soc.simpleuart.recv_pattern[7]
.sym 83776 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 83777 clk$SB_IO_IN_$glb_clk
.sym 83778 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 83779 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 83780 soc.spimemio.rd_addr[10]
.sym 83781 soc.spimemio.rd_addr[2]
.sym 83782 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 83783 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 83784 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 83785 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 83786 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 83793 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 83795 flash_io0_di
.sym 83797 soc.spimemio.dout_data[6]
.sym 83798 iomem_addr[7]
.sym 83799 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 83800 iomem_addr[23]
.sym 83801 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 83803 soc.simpleuart_reg_div_do[22]
.sym 83804 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 83805 iomem_addr[21]
.sym 83807 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 83810 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 83811 soc.spimemio.dout_data[0]
.sym 83812 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 83813 soc.spimemio_cfgreg_do[20]
.sym 83822 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 83823 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 83824 soc.simpleuart.recv_buf_data[4]
.sym 83826 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 83827 flash_clk$SB_IO_OUT
.sym 83829 soc.simpleuart.recv_buf_data[1]
.sym 83831 soc.simpleuart.recv_buf_data[3]
.sym 83833 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 83840 soc.simpleuart.recv_buf_valid
.sym 83844 flash_clk_SB_LUT4_I1_I2[2]
.sym 83845 flash_clk_SB_LUT4_I1_I2[0]
.sym 83846 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 83847 soc.spimemio.dout_data[2]
.sym 83851 flash_clk_SB_LUT4_I1_I2[3]
.sym 83853 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 83854 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 83855 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 83856 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 83865 soc.simpleuart.recv_buf_data[3]
.sym 83867 soc.simpleuart.recv_buf_valid
.sym 83874 soc.spimemio.dout_data[2]
.sym 83877 soc.simpleuart.recv_buf_valid
.sym 83879 soc.simpleuart.recv_buf_data[1]
.sym 83889 soc.simpleuart.recv_buf_data[4]
.sym 83891 soc.simpleuart.recv_buf_valid
.sym 83895 flash_clk$SB_IO_OUT
.sym 83896 flash_clk_SB_LUT4_I1_I2[3]
.sym 83897 flash_clk_SB_LUT4_I1_I2[2]
.sym 83898 flash_clk_SB_LUT4_I1_I2[0]
.sym 83899 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 83900 clk$SB_IO_IN_$glb_clk
.sym 83902 soc.spimemio.rd_addr[14]
.sym 83903 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 83904 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 83905 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 83906 soc.spimemio.rd_addr[7]
.sym 83907 soc.spimemio.rd_addr[8]
.sym 83908 soc.spimemio.rd_addr[15]
.sym 83909 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 83914 iomem_wdata[30]
.sym 83919 iomem_addr[15]
.sym 83920 iomem_addr[6]
.sym 83924 iomem_addr[4]
.sym 83925 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 83926 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83927 soc.simpleuart_reg_div_do[22]
.sym 83929 soc.spimemio.dout_data[6]
.sym 83930 soc.spimemio.dout_data[5]
.sym 83931 flash_clk_SB_LUT4_I1_I2[0]
.sym 83932 iomem_addr[10]
.sym 83933 iomem_rdata_SB_DFFESR_Q_E
.sym 83934 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 83936 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 83937 soc.spimemio.dout_data[4]
.sym 83945 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 83947 iomem_wdata[9]
.sym 83949 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 83950 iomem_addr[10]
.sym 83951 iomem_addr[5]
.sym 83952 soc.spimemio.rd_addr[10]
.sym 83957 iomem_wdata[11]
.sym 83958 iomem_wdata[10]
.sym 83959 soc.spimemio.rd_addr[6]
.sym 83960 iomem_addr[6]
.sym 83961 soc.spimemio.rd_addr[5]
.sym 83962 iomem_wdata[6]
.sym 83964 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 83965 iomem_addr[7]
.sym 83969 iomem_addr[8]
.sym 83970 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 83971 soc.spimemio.rd_addr[7]
.sym 83972 soc.spimemio.rd_addr[8]
.sym 83973 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 83976 soc.spimemio.rd_addr[10]
.sym 83977 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 83978 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 83979 iomem_addr[10]
.sym 83983 iomem_wdata[10]
.sym 83988 iomem_addr[7]
.sym 83989 soc.spimemio.rd_addr[7]
.sym 83990 soc.spimemio.rd_addr[5]
.sym 83991 iomem_addr[5]
.sym 83994 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 83995 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 83996 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 83997 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 84001 iomem_wdata[6]
.sym 84007 iomem_wdata[9]
.sym 84012 soc.spimemio.rd_addr[8]
.sym 84013 iomem_addr[8]
.sym 84014 soc.spimemio.rd_addr[6]
.sym 84015 iomem_addr[6]
.sym 84020 iomem_wdata[11]
.sym 84022 spi_master.i_rw_cmd_SB_DFFESR_Q_E
.sym 84023 clk$SB_IO_IN_$glb_clk
.sym 84024 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84025 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 84026 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 84027 soc.spimemio.rd_addr[5]
.sym 84028 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 84029 soc.spimemio.rd_addr[17]
.sym 84030 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_O_2_I2[3]
.sym 84031 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 84032 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 84035 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84037 iomem_addr[5]
.sym 84038 $PACKER_VCC_NET
.sym 84043 iomem_addr[5]
.sym 84044 iomem_addr[17]
.sym 84045 iomem_addr[14]
.sym 84046 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 84047 cmd_addr[6]
.sym 84048 iomem_addr[19]
.sym 84049 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 84050 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 84051 soc.spimemio.rd_inc
.sym 84053 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84055 soc.spimemio.rd_inc
.sym 84056 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 84057 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 84058 flash_clk_SB_LUT4_I1_I2[3]
.sym 84059 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 84060 soc.spimemio.rd_inc
.sym 84066 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 84067 soc.spimemio.rd_addr[16]
.sym 84068 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 84069 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 84070 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 84072 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 84074 soc.spimemio.rd_addr[14]
.sym 84075 data[2]
.sym 84076 iomem_addr[14]
.sym 84077 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 84078 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 84080 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 84081 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 84082 iomem_addr[6]
.sym 84083 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 84084 iomem_addr[16]
.sym 84085 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 84088 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 84090 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 84091 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 84092 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 84093 iomem_rdata_SB_DFFESR_Q_E
.sym 84094 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 84095 soc.spimemio.rd_addr[6]
.sym 84096 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 84097 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 84099 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 84100 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 84101 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 84102 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 84105 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 84106 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 84107 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 84111 iomem_addr[6]
.sym 84112 iomem_addr[14]
.sym 84113 soc.spimemio.rd_addr[6]
.sym 84114 soc.spimemio.rd_addr[14]
.sym 84117 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 84118 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 84119 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 84120 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 84124 soc.spimemio.rd_addr[16]
.sym 84125 iomem_addr[16]
.sym 84129 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 84130 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 84131 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 84132 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 84137 data[2]
.sym 84142 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 84143 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 84144 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 84145 iomem_rdata_SB_DFFESR_Q_E
.sym 84146 clk$SB_IO_IN_$glb_clk
.sym 84147 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 84148 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 84149 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 84150 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_O_2_I2[2]
.sym 84151 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 84152 soc.spimemio.rd_valid_SB_LUT4_I3_I2[2]
.sym 84153 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 84154 soc.spimemio.rd_valid_SB_LUT4_I3_I2[0]
.sym 84155 soc.spimemio.rd_addr[23]
.sym 84159 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84160 iomem_addr[6]
.sym 84161 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I3[2]
.sym 84164 iomem_addr[14]
.sym 84166 iomem_wdata[18]
.sym 84167 iomem_addr[7]
.sym 84171 soc.spimemio.rd_addr[16]
.sym 84172 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 84173 soc.simpleuart.recv_buf_valid
.sym 84174 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84175 iomem_addr[17]
.sym 84176 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 84177 soc.spimemio_cfgreg_do[22]
.sym 84178 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84179 iomem_addr[18]
.sym 84180 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 84181 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84182 iomem_addr[5]
.sym 84183 iomem_addr[5]
.sym 84189 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 84190 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 84191 soc.spimemio.rd_addr[5]
.sym 84193 soc.spimemio.rd_addr[17]
.sym 84194 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 84197 iomem_addr[23]
.sym 84199 soc.spimemio.dout_data[6]
.sym 84200 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84201 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 84204 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 84205 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 84207 iomem_addr[17]
.sym 84208 iomem_addr[5]
.sym 84209 soc.spimemio.dout_data[7]
.sym 84210 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 84213 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 84220 soc.spimemio.rd_addr[23]
.sym 84222 soc.spimemio.rd_addr[5]
.sym 84223 iomem_addr[5]
.sym 84228 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 84229 iomem_addr[17]
.sym 84230 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 84231 soc.spimemio.rd_addr[17]
.sym 84236 soc.spimemio.dout_data[7]
.sym 84240 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 84241 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 84243 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 84246 soc.spimemio.rd_addr[23]
.sym 84249 iomem_addr[23]
.sym 84253 soc.spimemio.rd_addr[17]
.sym 84255 iomem_addr[17]
.sym 84258 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 84259 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 84260 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 84261 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 84264 soc.spimemio.dout_data[6]
.sym 84268 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84269 clk$SB_IO_IN_$glb_clk
.sym 84271 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 84272 soc.spimemio.buffer[9]
.sym 84273 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 84274 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 84275 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 84276 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[1]
.sym 84277 soc.spimemio.buffer[11]
.sym 84278 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 84282 soc.mem_rdata[24]
.sym 84283 soc.spimemio.rd_inc
.sym 84284 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 84285 soc.spimemio.rd_addr[3]
.sym 84286 iomem_addr[23]
.sym 84288 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84290 iomem_addr[19]
.sym 84291 soc.spimemio.rd_inc
.sym 84293 iomem_addr[23]
.sym 84295 soc.simpleuart_reg_div_do[22]
.sym 84296 soc.spimemio.dout_data[0]
.sym 84297 soc.spimemio_cfgreg_do[20]
.sym 84298 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[1]
.sym 84299 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84300 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 84301 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 84303 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 84304 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84305 soc.mem_rdata[19]
.sym 84306 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84313 soc.spimem_rdata[4]
.sym 84315 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84316 soc.spimemio.rd_valid_SB_LUT4_I3_I2[2]
.sym 84318 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 84319 flash_clk_SB_LUT4_I1_O[3]
.sym 84322 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 84323 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 84324 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 84326 soc.spimemio.rd_valid_SB_LUT4_I3_I2[0]
.sym 84327 soc.spimemio.buffer[6]
.sym 84329 flash_clk_SB_LUT4_I1_O[1]
.sym 84330 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84332 flash_clk_SB_LUT4_I1_O[2]
.sym 84334 soc.spimemio.buffer[11]
.sym 84335 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I3[2]
.sym 84338 soc.spimemio.buffer[4]
.sym 84339 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 84340 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 84341 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 84342 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84343 flash_clk_SB_LUT4_I1_O[0]
.sym 84345 flash_clk_SB_LUT4_I1_O[2]
.sym 84346 flash_clk_SB_LUT4_I1_O[1]
.sym 84347 flash_clk_SB_LUT4_I1_O[0]
.sym 84348 flash_clk_SB_LUT4_I1_O[3]
.sym 84353 soc.spimemio.buffer[4]
.sym 84357 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 84358 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 84359 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 84360 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 84364 soc.spimemio.buffer[11]
.sym 84369 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84370 soc.spimem_rdata[4]
.sym 84371 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 84372 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84375 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84377 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I3[2]
.sym 84378 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84381 soc.spimemio.rd_valid_SB_LUT4_I3_I2[2]
.sym 84382 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 84383 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 84384 soc.spimemio.rd_valid_SB_LUT4_I3_I2[0]
.sym 84388 soc.spimemio.buffer[6]
.sym 84391 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 84392 clk$SB_IO_IN_$glb_clk
.sym 84394 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 84395 soc.simpleuart_reg_div_do[17]
.sym 84396 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 84397 soc.mem_rdata[19]
.sym 84398 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 84399 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 84400 soc.simpleuart_reg_div_do[22]
.sym 84401 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 84404 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84407 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 84409 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 84411 iomem_addr[16]
.sym 84412 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 84414 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 84416 iomem_addr[16]
.sym 84417 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 84418 flash_clk_SB_LUT4_I1_I2[0]
.sym 84419 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 84420 iomem_rdata_SB_DFFESR_Q_E
.sym 84421 soc.spimemio.dout_data[6]
.sym 84422 iomem_wdata[22]
.sym 84423 soc.simpleuart_reg_div_do[22]
.sym 84424 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 84425 soc.spimemio.dout_data[4]
.sym 84426 soc.mem_rdata[17]
.sym 84427 soc.spimemio.dout_data[5]
.sym 84428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 84429 flash_io0_do_SB_LUT4_O_I2[2]
.sym 84435 flash_io0_oe
.sym 84437 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84438 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 84439 soc.spimemio.buffer[7]
.sym 84440 soc.simpleuart_reg_div_do[8]
.sym 84442 soc.spimem_rdata[6]
.sym 84443 soc.spimem_rdata[8]
.sym 84444 iomem_rdata[8]
.sym 84445 flash_clk_SB_LUT4_I1_I2[3]
.sym 84446 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84448 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 84450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 84453 iomem_ready_SB_LUT4_I3_I1[6]
.sym 84455 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 84457 iomem_ready
.sym 84459 soc.mem_valid
.sym 84464 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 84465 flash_clk_SB_LUT4_I1_I2[0]
.sym 84466 soc.spimemio.buffer[8]
.sym 84468 soc.spimemio.buffer[8]
.sym 84474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 84475 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84476 soc.spimem_rdata[6]
.sym 84477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 84480 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84481 soc.spimem_rdata[8]
.sym 84482 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84483 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 84486 soc.mem_valid
.sym 84487 iomem_ready
.sym 84489 iomem_ready_SB_LUT4_I3_I1[6]
.sym 84492 flash_io0_oe
.sym 84493 flash_clk_SB_LUT4_I1_I2[0]
.sym 84494 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 84495 flash_clk_SB_LUT4_I1_I2[3]
.sym 84499 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 84500 soc.simpleuart_reg_div_do[8]
.sym 84501 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84506 soc.spimemio.buffer[7]
.sym 84511 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84513 iomem_rdata[8]
.sym 84514 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 84515 clk$SB_IO_IN_$glb_clk
.sym 84517 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 84518 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 84519 soc.mem_rdata[17]
.sym 84520 soc.mem_rdata[16]
.sym 84521 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84522 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 84523 flash_clk_SB_LUT4_I1_I2[0]
.sym 84524 soc.spimemio.buffer[8]
.sym 84528 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 84529 iomem_wstrb[3]
.sym 84530 iomem_wstrb[2]
.sym 84532 soc.spimem_rdata[19]
.sym 84533 iomem_addr[3]
.sym 84534 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 84535 iomem_addr[11]
.sym 84538 iomem_addr[18]
.sym 84540 soc.simpleuart_reg_div_do[16]
.sym 84541 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 84542 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 84543 soc.simpleuart_reg_div_do[30]
.sym 84544 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84545 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 84546 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 84547 iomem_addr[3]
.sym 84548 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 84549 soc.simpleuart_reg_div_do[22]
.sym 84550 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 84551 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 84560 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 84561 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 84562 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 84563 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 84564 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 84565 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 84566 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 84567 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 84568 iomem_addr[7]
.sym 84569 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84570 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 84571 iomem_addr[6]
.sym 84572 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84573 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 84574 iomem_wdata[30]
.sym 84576 iomem_addr[8]
.sym 84581 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 84582 iomem_addr[5]
.sym 84583 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 84585 iomem_addr[4]
.sym 84586 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 84587 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 84588 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84592 iomem_addr[5]
.sym 84593 iomem_addr[4]
.sym 84597 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 84598 iomem_addr[8]
.sym 84599 iomem_addr[7]
.sym 84600 iomem_addr[6]
.sym 84603 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 84604 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 84605 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 84606 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 84609 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 84610 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 84611 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 84612 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 84615 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 84617 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 84624 iomem_wdata[30]
.sym 84627 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 84628 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 84629 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 84630 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 84633 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84635 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84637 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84638 clk$SB_IO_IN_$glb_clk
.sym 84639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84640 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 84641 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 84642 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 84643 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 84644 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 84645 flash_io0_do_SB_LUT4_O_I2[2]
.sym 84646 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 84647 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 84652 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 84653 flash_clk_SB_LUT4_I1_I2[0]
.sym 84654 soc.simpleuart_reg_div_do[30]
.sym 84655 soc.mem_rdata[16]
.sym 84656 iomem_addr[7]
.sym 84658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 84659 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 84661 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 84662 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 84663 soc.mem_rdata[17]
.sym 84664 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 84665 soc.simpleuart.recv_buf_valid
.sym 84666 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84667 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 84668 iomem_addr[5]
.sym 84669 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 84671 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84672 soc.mem_rdata[23]
.sym 84673 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84681 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 84683 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 84687 iomem_addr[26]
.sym 84689 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 84690 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 84691 soc.simpleuart.recv_buf_valid
.sym 84692 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 84693 iomem_addr[27]
.sym 84695 iomem_addr[28]
.sym 84698 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 84699 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84700 flash_clk_SB_LUT4_I1_I2[3]
.sym 84701 iomem_wdata[31]
.sym 84702 iomem_addr[25]
.sym 84703 soc.mem_valid
.sym 84704 iomem_addr[2]
.sym 84706 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 84707 iomem_addr[3]
.sym 84708 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 84709 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 84711 iomem_addr[24]
.sym 84712 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 84714 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 84715 soc.simpleuart.recv_buf_valid
.sym 84717 flash_clk_SB_LUT4_I1_I2[3]
.sym 84720 iomem_addr[3]
.sym 84722 iomem_addr[2]
.sym 84723 soc.mem_valid
.sym 84728 iomem_wdata[31]
.sym 84732 iomem_addr[2]
.sym 84733 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 84734 iomem_addr[3]
.sym 84735 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 84738 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 84739 iomem_addr[24]
.sym 84740 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 84741 iomem_addr[25]
.sym 84744 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 84745 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 84750 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 84751 iomem_addr[28]
.sym 84752 iomem_addr[26]
.sym 84753 iomem_addr[27]
.sym 84756 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 84757 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 84758 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 84760 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84761 clk$SB_IO_IN_$glb_clk
.sym 84762 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84763 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[1]
.sym 84764 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 84765 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 84766 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 84767 soc.spimemio.buffer[18]
.sym 84768 soc.spimemio.buffer[16]
.sym 84769 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 84770 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 84771 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 84775 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 84777 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 84783 iomem_addr[26]
.sym 84787 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84788 soc.mem_rdata[16]
.sym 84789 soc.mem_rdata[31]
.sym 84790 soc.mem_rdata[19]
.sym 84791 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84793 soc.mem_rdata[18]
.sym 84794 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84795 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 84796 soc.spimemio.dout_data[0]
.sym 84798 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 84804 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 84806 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 84807 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 84809 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 84811 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 84812 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 84813 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 84814 soc.simpleuart_reg_div_do[31]
.sym 84816 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 84819 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 84820 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 84821 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 84822 iomem_addr[2]
.sym 84823 soc.simpleuart_reg_div_do[23]
.sym 84826 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 84827 soc.mem_rdata[31]
.sym 84828 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 84829 soc.cpu.next_pc[27]
.sym 84830 soc.simpleuart_reg_div_do[30]
.sym 84833 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 84835 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 84837 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 84838 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 84839 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 84840 soc.simpleuart_reg_div_do[30]
.sym 84843 soc.mem_rdata[31]
.sym 84844 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 84846 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 84849 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 84850 soc.simpleuart_reg_div_do[31]
.sym 84851 iomem_addr[2]
.sym 84852 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 84855 soc.simpleuart_reg_div_do[23]
.sym 84856 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 84857 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 84858 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 84861 soc.cpu.next_pc[27]
.sym 84862 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 84863 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 84864 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 84867 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 84868 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 84869 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 84870 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 84880 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 84881 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 84882 iomem_addr[2]
.sym 84883 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 84884 clk$SB_IO_IN_$glb_clk
.sym 84886 soc.spimem_rdata[31]
.sym 84887 soc.mem_rdata[18]
.sym 84888 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[3]
.sym 84889 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 84890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 84891 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 84892 soc.spimem_rdata[18]
.sym 84893 soc.mem_rdata[31]
.sym 84898 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 84901 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 84902 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 84903 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 84905 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 84911 iomem_rdata_SB_DFFESR_Q_E
.sym 84912 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84913 soc.spimemio.dout_data[6]
.sym 84914 soc.mem_rdata[17]
.sym 84915 soc.spimemio.dout_data[5]
.sym 84916 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 84917 soc.spimemio.dout_data[4]
.sym 84918 soc.cpu.cpu_state[6]
.sym 84919 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 84920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 84921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 84927 iomem_ready_SB_LUT4_I1_O[2]
.sym 84928 soc.spimem_rdata[23]
.sym 84930 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84931 iomem_addr[27]
.sym 84932 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 84933 iomem_addr[24]
.sym 84935 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 84937 iomem_addr[25]
.sym 84938 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 84939 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 84940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 84941 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 84943 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 84946 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 84947 iomem_addr[28]
.sym 84950 soc.mem_rdata[19]
.sym 84951 soc.spimemio.dout_data[5]
.sym 84954 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 84955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 84956 soc.spimemio.dout_data[0]
.sym 84957 iomem_addr[26]
.sym 84962 soc.spimemio.dout_data[0]
.sym 84966 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 84967 iomem_ready_SB_LUT4_I1_O[2]
.sym 84968 iomem_addr[25]
.sym 84969 iomem_addr[24]
.sym 84972 iomem_addr[27]
.sym 84973 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 84974 iomem_addr[28]
.sym 84975 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 84978 iomem_addr[26]
.sym 84979 iomem_ready_SB_LUT4_I1_O[2]
.sym 84980 iomem_addr[25]
.sym 84981 iomem_addr[24]
.sym 84984 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 84985 soc.spimem_rdata[23]
.sym 84986 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84987 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84990 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 84991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 84992 soc.mem_rdata[19]
.sym 84993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 84996 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 84997 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 84998 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 84999 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 85002 soc.spimemio.dout_data[5]
.sym 85006 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 85007 clk$SB_IO_IN_$glb_clk
.sym 85009 soc.spimemio.buffer[21]
.sym 85010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 85011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 85012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 85013 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 85014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 85015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[0]
.sym 85016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 85021 soc.mem_rdata[21]
.sym 85025 iomem_addr[25]
.sym 85026 soc.mem_rdata[31]
.sym 85033 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 85034 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 85036 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 85037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 85039 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 85040 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 85042 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 85043 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 85044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 85052 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 85054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 85056 soc.mem_rdata[24]
.sym 85057 iomem_ready_SB_LUT4_I3_I1[6]
.sym 85059 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 85060 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 85062 soc.mem_rdata[22]
.sym 85064 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 85065 soc.mem_valid
.sym 85066 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 85067 UART_RX_SB_LUT4_I2_O[3]
.sym 85068 UART_RX_SB_LUT4_I2_O[3]
.sym 85069 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 85073 iomem_ready
.sym 85074 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 85081 iomem_rdata[12]
.sym 85084 iomem_ready_SB_LUT4_I3_I1[6]
.sym 85085 soc.mem_valid
.sym 85086 iomem_ready
.sym 85090 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 85091 UART_RX_SB_LUT4_I2_O[3]
.sym 85095 soc.mem_rdata[24]
.sym 85096 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 85097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 85098 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 85102 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 85103 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 85108 soc.mem_rdata[22]
.sym 85109 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 85113 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 85114 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 85115 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85116 iomem_rdata[12]
.sym 85119 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 85120 UART_RX_SB_LUT4_I2_O[3]
.sym 85121 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 85128 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 85129 UART_RX_SB_LUT4_I2_O[3]
.sym 85130 clk$SB_IO_IN_$glb_clk
.sym 85131 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]_$glb_sr
.sym 85132 soc.spimemio.buffer[14]
.sym 85133 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 85134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 85135 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 85136 soc.mem_rdata[28]
.sym 85137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85138 soc.mem_rdata[25]
.sym 85139 soc.spimemio.buffer[12]
.sym 85144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 85153 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 85156 soc.mem_rdata[26]
.sym 85157 soc.cpu.mem_rdata_q[19]
.sym 85158 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 85159 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85161 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 85163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85164 soc.mem_rdata[23]
.sym 85167 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 85173 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85174 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85176 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85179 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85183 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85184 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 85186 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 85187 soc.spimem_rdata[30]
.sym 85189 soc.spimemio.buffer[14]
.sym 85191 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 85192 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 85193 soc.spimem_rdata[12]
.sym 85196 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 85197 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85200 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85204 soc.spimemio.buffer[12]
.sym 85206 soc.spimemio.buffer[14]
.sym 85212 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85213 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85218 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 85219 soc.spimem_rdata[30]
.sym 85220 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 85221 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85224 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85225 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85232 soc.spimemio.buffer[12]
.sym 85236 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 85237 soc.spimem_rdata[12]
.sym 85238 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 85239 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 85242 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85245 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85248 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85249 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85250 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85251 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85252 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 85253 clk$SB_IO_IN_$glb_clk
.sym 85255 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85256 soc.cpu.reg_out[4]
.sym 85257 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 85258 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85259 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 85261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 85262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 85267 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85271 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 85275 soc.spimem_rdata[30]
.sym 85279 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85280 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 85283 soc.mem_rdata[28]
.sym 85285 soc.mem_rdata[18]
.sym 85286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85287 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 85288 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 85289 soc.mem_rdata[31]
.sym 85290 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 85298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 85299 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85301 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 85302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 85305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85307 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85308 soc.mem_rdata[28]
.sym 85309 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 85311 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 85312 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85314 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 85316 soc.mem_rdata[26]
.sym 85317 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85322 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 85323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85325 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85329 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85330 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85335 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 85337 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85341 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 85342 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 85343 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85344 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 85348 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85349 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 85353 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85354 soc.mem_rdata[28]
.sym 85355 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 85356 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 85359 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 85360 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85361 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85362 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 85365 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85366 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85367 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 85368 soc.mem_rdata[28]
.sym 85374 soc.mem_rdata[26]
.sym 85375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85376 clk$SB_IO_IN_$glb_clk
.sym 85378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 85379 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 85380 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 85381 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 85382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 85383 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.sym 85384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85399 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 85401 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 85402 soc.mem_rdata[17]
.sym 85405 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85406 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 85407 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85408 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85410 soc.cpu.cpu_state[6]
.sym 85412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 85413 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 85419 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85422 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 85425 soc.mem_rdata[21]
.sym 85426 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 85427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85429 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 85431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85432 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 85434 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 85435 soc.mem_valid
.sym 85436 soc.mem_rdata[23]
.sym 85438 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 85440 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 85441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 85442 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 85445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 85446 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85447 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 85448 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 85450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 85452 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 85453 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85454 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85455 soc.mem_rdata[23]
.sym 85458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 85459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 85460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 85461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 85464 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85465 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85466 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 85467 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 85470 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85471 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 85472 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 85473 soc.mem_valid
.sym 85476 soc.mem_rdata[21]
.sym 85477 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 85478 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85479 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 85484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 85489 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85494 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 85495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 85496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 85498 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85499 clk$SB_IO_IN_$glb_clk
.sym 85501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 85502 soc.cpu.mem_16bit_buffer[12]
.sym 85503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 85505 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 85506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[2]
.sym 85507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 85508 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 85514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85515 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85516 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 85520 soc.cpu.mem_rdata_q[19]
.sym 85521 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85524 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 85525 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 85526 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 85528 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85529 soc.cpu.mem_rdata_q[17]
.sym 85530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 85532 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 85533 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 85534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 85535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85544 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 85547 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85550 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85552 soc.mem_rdata[16]
.sym 85553 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85555 soc.mem_rdata[23]
.sym 85557 soc.mem_rdata[18]
.sym 85558 soc.cpu.mem_do_rinst
.sym 85560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85564 soc.cpu.mem_rdata_q[16]
.sym 85566 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 85568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 85570 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 85572 soc.cpu.mem_rdata_q[18]
.sym 85573 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85576 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 85577 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85578 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 85584 soc.mem_rdata[23]
.sym 85587 soc.cpu.mem_rdata_q[16]
.sym 85588 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85589 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85590 soc.mem_rdata[16]
.sym 85595 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85596 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85599 soc.cpu.mem_rdata_q[16]
.sym 85601 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85602 soc.mem_rdata[16]
.sym 85605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 85606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 85607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 85611 soc.mem_rdata[18]
.sym 85612 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85613 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85614 soc.cpu.mem_rdata_q[18]
.sym 85618 soc.cpu.mem_do_rinst
.sym 85620 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85622 clk$SB_IO_IN_$glb_clk
.sym 85624 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 85625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 85626 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85627 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 85628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85629 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 85630 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 85631 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85636 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85640 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 85642 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 85649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85650 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85652 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 85653 soc.cpu.mem_rdata_q[19]
.sym 85659 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 85668 soc.mem_rdata[29]
.sym 85670 soc.mem_rdata[30]
.sym 85671 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85674 soc.mem_rdata[17]
.sym 85675 soc.cpu.mem_rdata_q[17]
.sym 85676 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 85678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85679 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 85680 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85681 soc.mem_rdata[24]
.sym 85682 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85684 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 85688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85690 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85691 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 85692 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 85696 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85700 soc.mem_rdata[24]
.sym 85704 soc.cpu.mem_rdata_q[17]
.sym 85705 soc.mem_rdata[17]
.sym 85707 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85710 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 85711 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 85712 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 85713 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 85716 soc.mem_rdata[29]
.sym 85724 soc.mem_rdata[17]
.sym 85730 soc.mem_rdata[30]
.sym 85734 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85735 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 85736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85737 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 85741 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85743 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85745 clk$SB_IO_IN_$glb_clk
.sym 85747 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 85748 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 85749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 85750 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 85751 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 85752 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[3]
.sym 85753 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 85754 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 85763 soc.mem_valid
.sym 85765 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 85768 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85770 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85778 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 85788 soc.cpu.clear_prefetched_high_word_q
.sym 85790 soc.cpu.mem_rdata_q[17]
.sym 85791 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85792 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 85793 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 85794 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 85796 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 85798 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 85799 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 85800 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 85801 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 85803 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85804 soc.cpu.mem_rdata_q[19]
.sym 85806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85807 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85809 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 85810 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 85813 soc.cpu.mem_rdata_q[18]
.sym 85816 soc.cpu.mem_rdata_q[16]
.sym 85818 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 85819 UART_RX_SB_LUT4_I2_O[3]
.sym 85821 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 85823 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 85824 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 85827 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 85828 UART_RX_SB_LUT4_I2_O[3]
.sym 85829 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 85830 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 85833 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 85834 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 85835 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 85839 soc.cpu.mem_rdata_q[16]
.sym 85840 soc.cpu.mem_rdata_q[18]
.sym 85841 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 85842 soc.cpu.mem_rdata_q[17]
.sym 85845 soc.cpu.mem_rdata_q[17]
.sym 85847 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85848 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85851 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85853 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85854 soc.cpu.mem_rdata_q[19]
.sym 85857 soc.cpu.clear_prefetched_high_word_q
.sym 85859 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 85860 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 85864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85865 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85866 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 85868 clk$SB_IO_IN_$glb_clk
.sym 85886 soc.cpu.clear_prefetched_high_word
.sym 85912 soc.cpu.clear_prefetched_high_word
.sym 85913 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 85914 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85925 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85926 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85936 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 85941 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 85945 soc.cpu.clear_prefetched_high_word
.sym 85950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85951 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85953 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 85957 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85958 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 85959 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 85991 clk$SB_IO_IN_$glb_clk
.sym 86008 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 86585 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 86587 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 86588 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 86589 soc.spimemio.xfer.count[0]
.sym 86591 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 86592 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 86606 $PACKER_GND_NET
.sym 86607 iomem_wdata[27]
.sym 86617 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 86619 soc.memory.rdata_0[17]
.sym 86620 soc.memory.ram01_WREN
.sym 86630 soc.spimemio.xfer_io1_do
.sym 86631 flash_io0_do_SB_LUT4_O_I2[1]
.sym 86632 soc.spimemio.xfer_io0_do
.sym 86634 soc.spimemio.xfer_io1_90
.sym 86638 soc.spimemio.xfer_io1_do
.sym 86640 soc.spimemio.xfer_io0_90
.sym 86647 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86651 soc.spimemio_cfgreg_do[22]
.sym 86653 flash_io1_do_SB_LUT4_O_I2[0]
.sym 86654 flash_io1_do_SB_LUT4_O_I2[1]
.sym 86655 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86657 flash_io0_do_SB_LUT4_O_I2[0]
.sym 86666 flash_io0_do_SB_LUT4_O_I2[0]
.sym 86667 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86669 flash_io0_do_SB_LUT4_O_I2[1]
.sym 86678 soc.spimemio.xfer_io1_90
.sym 86680 soc.spimemio_cfgreg_do[22]
.sym 86681 soc.spimemio.xfer_io1_do
.sym 86685 soc.spimemio_cfgreg_do[22]
.sym 86686 soc.spimemio.xfer_io0_90
.sym 86687 soc.spimemio.xfer_io0_do
.sym 86692 soc.spimemio.xfer_io0_do
.sym 86697 flash_io1_do_SB_LUT4_O_I2[0]
.sym 86698 flash_io1_do_SB_LUT4_O_I2[1]
.sym 86699 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86704 soc.spimemio.xfer_io1_do
.sym 86707 clk$SB_IO_IN_$glb_clk
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86714 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 86716 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 86717 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 86718 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 86719 soc.spimemio.xfer_clk
.sym 86720 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 86729 iomem_wdata[27]
.sym 86730 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 86732 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 86733 iomem_wdata[20]
.sym 86735 soc.spimemio.xfer.xfer_ddr
.sym 86736 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 86742 flash_io0_oe
.sym 86745 soc.spimemio_cfgreg_do[22]
.sym 86752 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 86754 flash_io0_di
.sym 86755 soc.spimemio.xfer.xfer_ddr
.sym 86756 $PACKER_VCC_NET
.sym 86758 flash_io1_di
.sym 86759 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 86761 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86762 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 86765 flash_io1_oe
.sym 86766 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86768 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 86771 flash_io1_di
.sym 86772 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 86774 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 86776 soc.spimemio.din_data[7]
.sym 86790 soc.spimemio.xfer.xfer_ddr
.sym 86792 soc.spimemio.xfer_csb
.sym 86793 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 86795 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86796 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86797 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 86798 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 86800 iomem_wdata[4]
.sym 86803 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86806 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 86807 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86808 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 86809 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 86810 soc.spimemio.config_clk
.sym 86816 soc.spimemio.config_csb
.sym 86817 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86818 iomem_wdata[5]
.sym 86820 soc.spimemio.xfer_clk
.sym 86824 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86825 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 86826 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 86829 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86831 soc.spimemio.xfer_clk
.sym 86832 soc.spimemio.config_clk
.sym 86838 iomem_wdata[5]
.sym 86841 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 86842 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 86843 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 86844 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86848 iomem_wdata[4]
.sym 86853 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 86854 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86855 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 86856 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 86860 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86861 soc.spimemio.xfer.xfer_ddr
.sym 86862 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 86865 soc.spimemio.config_csb
.sym 86867 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86868 soc.spimemio.xfer_csb
.sym 86869 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86870 clk$SB_IO_IN_$glb_clk
.sym 86871 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 86872 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 86873 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 86874 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 86875 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 86876 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 86877 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 86878 soc.spimemio.xfer.obuffer[6]
.sym 86879 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 86884 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86887 iomem_addr[11]
.sym 86890 iomem_addr[6]
.sym 86891 iomem_wdata[27]
.sym 86894 iomem_wdata[31]
.sym 86896 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 86897 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 86898 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86899 iomem_wdata[16]
.sym 86900 soc.spimemio.din_data[2]
.sym 86901 iomem_wdata[28]
.sym 86904 soc.spimemio.xfer_clk
.sym 86905 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86907 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 86913 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 86915 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 86919 soc.spimemio.xfer_clk
.sym 86922 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_O[0]
.sym 86926 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 86927 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 86929 $PACKER_GND_NET
.sym 86932 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 86933 soc.spimemio.xfer.obuffer[4]
.sym 86935 soc.spimemio.din_qspi
.sym 86937 soc.spimemio.xfer.xfer_ddr
.sym 86939 soc.spimemio.din_ddr
.sym 86942 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86943 soc.spimemio.xfer.obuffer[6]
.sym 86946 soc.spimemio.din_qspi
.sym 86947 soc.spimemio.din_ddr
.sym 86952 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 86953 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86954 soc.spimemio.xfer.xfer_ddr
.sym 86955 soc.spimemio.xfer_clk
.sym 86958 $PACKER_GND_NET
.sym 86965 soc.spimemio.din_qspi
.sym 86966 soc.spimemio.din_ddr
.sym 86970 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 86971 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 86972 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_O[0]
.sym 86979 soc.spimemio.din_qspi
.sym 86982 soc.spimemio.xfer_clk
.sym 86983 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 86984 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86985 soc.spimemio.xfer.xfer_ddr
.sym 86988 soc.spimemio.xfer.obuffer[6]
.sym 86989 soc.spimemio.xfer.obuffer[4]
.sym 86990 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 86991 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 86992 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 86993 clk$SB_IO_IN_$glb_clk
.sym 86994 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 86995 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 86996 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 86997 soc.spimemio.xfer.obuffer[3]
.sym 86998 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 86999 soc.spimemio.xfer.obuffer[4]
.sym 87000 soc.spimemio.xfer.obuffer[1]
.sym 87001 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 87002 soc.spimemio.xfer.obuffer[2]
.sym 87005 soc.simpleuart_reg_div_do[17]
.sym 87007 soc.spimemio.xfer.xfer_ddr
.sym 87009 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 87013 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 87014 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 87015 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 87016 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 87017 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 87018 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 87019 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87021 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 87022 soc.spimemio_cfgreg_do[22]
.sym 87024 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 87025 iomem_addr[8]
.sym 87026 iomem_addr[2]
.sym 87027 soc.spimemio_cfgreg_do[22]
.sym 87029 iomem_addr[2]
.sym 87030 soc.simpleuart_reg_div_do[20]
.sym 87036 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[0]
.sym 87038 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 87053 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 87056 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 87057 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 87058 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87061 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 87065 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87071 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[0]
.sym 87081 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87083 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 87088 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 87095 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 87096 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 87106 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 87115 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 87116 clk$SB_IO_IN_$glb_clk
.sym 87117 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87118 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 87119 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 87120 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 87121 soc.spimemio.xfer.fetch
.sym 87122 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 87123 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 87124 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87125 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 87136 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87140 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 87142 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 87143 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 87144 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 87145 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87146 $PACKER_VCC_NET
.sym 87147 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 87149 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 87150 soc.spimemio.xfer.xfer_ddr
.sym 87151 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 87152 soc.spimemio_cfgreg_do[21]
.sym 87153 iomem_addr[8]
.sym 87159 soc.spimemio_cfgreg_do[21]
.sym 87160 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 87165 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 87166 soc.spimemio.din_qspi
.sym 87168 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 87171 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 87172 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87173 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 87174 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 87175 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[0]
.sym 87176 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87177 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 87179 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 87181 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87182 soc.spimemio_cfgreg_do[22]
.sym 87183 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 87186 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 87187 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 87188 soc.spimemio.din_ddr
.sym 87189 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 87190 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87194 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 87195 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 87198 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 87199 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 87200 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 87201 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[0]
.sym 87205 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87207 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 87210 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 87211 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 87212 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 87213 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87216 soc.spimemio_cfgreg_do[21]
.sym 87217 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 87218 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 87219 soc.spimemio_cfgreg_do[22]
.sym 87222 soc.spimemio_cfgreg_do[22]
.sym 87223 soc.spimemio.din_ddr
.sym 87224 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 87225 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 87228 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 87230 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87231 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 87234 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 87235 soc.spimemio_cfgreg_do[21]
.sym 87236 soc.spimemio.din_qspi
.sym 87237 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 87239 clk$SB_IO_IN_$glb_clk
.sym 87240 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87241 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 87242 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 87243 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 87244 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 87245 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 87246 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 87247 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 87248 soc.spimemio.state[7]
.sym 87260 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87262 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 87265 soc.spimemio.din_data[7]
.sym 87269 soc.spimemio.dout_data[4]
.sym 87272 soc.spimemio.dout_data[1]
.sym 87273 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 87276 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87285 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87286 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 87288 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 87289 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87292 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 87293 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87294 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 87295 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 87296 soc.spimemio_cfgreg_do[20]
.sym 87297 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 87298 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 87299 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 87302 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 87304 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 87305 soc.spimemio.state[7]
.sym 87316 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87317 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 87321 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87324 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 87327 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 87328 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 87333 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87334 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 87335 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 87336 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 87339 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 87341 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87342 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 87345 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87348 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 87352 soc.spimemio.state[7]
.sym 87353 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 87354 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 87357 soc.spimemio_cfgreg_do[20]
.sym 87360 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 87362 clk$SB_IO_IN_$glb_clk
.sym 87363 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 87365 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 87366 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 87367 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 87369 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 87370 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 87371 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 87376 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 87380 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 87384 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 87388 iomem_wdata[28]
.sym 87390 soc.spimemio.rd_addr[10]
.sym 87392 soc.spimemio.din_data[2]
.sym 87393 soc.spimemio.dout_data[3]
.sym 87395 iomem_wdata[16]
.sym 87396 soc.simpleuart_reg_div_do[28]
.sym 87399 soc.spimemio.dout_data[1]
.sym 87408 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87409 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 87410 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 87411 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 87414 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 87415 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 87417 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 87418 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 87419 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 87420 soc.spimemio.rd_valid
.sym 87422 soc.spimemio_cfgreg_do[21]
.sym 87423 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 87426 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 87427 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87428 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 87430 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 87432 soc.spimemio_cfgreg_do[22]
.sym 87435 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 87436 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 87438 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 87439 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 87440 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87441 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 87444 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 87446 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 87447 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 87451 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 87452 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 87453 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 87456 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87458 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 87459 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 87462 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 87464 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 87474 soc.spimemio.rd_valid
.sym 87475 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 87476 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 87477 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 87480 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 87481 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 87482 soc.spimemio_cfgreg_do[21]
.sym 87483 soc.spimemio_cfgreg_do[22]
.sym 87485 clk$SB_IO_IN_$glb_clk
.sym 87488 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 87489 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 87490 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 87491 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 87492 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 87493 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 87494 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 87506 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 87507 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87511 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 87512 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 87513 iomem_addr[2]
.sym 87514 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 87515 soc.spimemio.dout_data[0]
.sym 87516 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 87517 soc.spimemio.dout_data[7]
.sym 87518 soc.spimemio_cfgreg_do[22]
.sym 87519 soc.spimemio.rd_addr[7]
.sym 87520 soc.spimemio.dout_data[4]
.sym 87521 soc.spimemio.rd_addr[8]
.sym 87522 soc.spimemio_cfgreg_do[17]
.sym 87528 soc.simpleuart.recv_pattern[4]
.sym 87530 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 87531 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 87532 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 87533 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 87535 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 87536 iomem_addr[7]
.sym 87539 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 87540 soc.simpleuart.recv_pattern[3]
.sym 87541 soc.simpleuart.recv_pattern[1]
.sym 87543 iomem_addr[10]
.sym 87544 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 87545 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 87547 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 87548 iomem_addr[6]
.sym 87552 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 87553 iomem_addr[5]
.sym 87555 iomem_addr[11]
.sym 87556 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 87557 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 87561 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 87562 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 87563 iomem_addr[5]
.sym 87564 iomem_addr[7]
.sym 87568 soc.simpleuart.recv_pattern[1]
.sym 87573 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 87574 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 87575 iomem_addr[11]
.sym 87576 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 87579 soc.simpleuart.recv_pattern[3]
.sym 87585 soc.simpleuart.recv_pattern[4]
.sym 87591 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 87592 iomem_addr[10]
.sym 87593 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 87594 iomem_addr[6]
.sym 87597 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 87598 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 87599 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 87600 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 87607 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 87608 clk$SB_IO_IN_$glb_clk
.sym 87609 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 87610 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 87611 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 87612 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 87613 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 87614 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 87615 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 87616 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 87617 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 87623 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87625 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 87631 iomem_addr[10]
.sym 87634 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 87635 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 87636 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 87638 soc.spimemio.rd_addr[5]
.sym 87639 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 87640 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 87641 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 87642 soc.spimemio.rd_addr[17]
.sym 87643 iomem_addr[23]
.sym 87644 soc.spimemio_cfgreg_do[21]
.sym 87645 soc.simpleuart_reg_div_do[25]
.sym 87652 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 87653 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 87654 soc.spimemio.buffer[10]
.sym 87658 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 87659 soc.spimemio.rd_inc
.sym 87661 soc.spimemio.rd_addr[2]
.sym 87662 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 87664 iomem_addr[4]
.sym 87665 iomem_addr[15]
.sym 87666 soc.spimemio.rd_inc
.sym 87667 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 87669 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 87670 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 87671 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 87672 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 87673 iomem_addr[2]
.sym 87675 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 87677 iomem_addr[10]
.sym 87678 iomem_addr[14]
.sym 87679 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 87681 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 87684 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 87687 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 87690 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 87691 soc.spimemio.rd_inc
.sym 87692 iomem_addr[10]
.sym 87697 soc.spimemio.rd_inc
.sym 87698 iomem_addr[2]
.sym 87699 soc.spimemio.rd_addr[2]
.sym 87702 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 87703 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 87704 iomem_addr[15]
.sym 87705 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 87708 iomem_addr[4]
.sym 87709 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 87710 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 87711 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 87716 soc.spimemio.buffer[10]
.sym 87720 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 87721 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 87722 soc.spimemio.rd_inc
.sym 87726 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 87727 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 87728 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 87729 iomem_addr[14]
.sym 87730 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 87731 clk$SB_IO_IN_$glb_clk
.sym 87733 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 87734 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 87735 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 87736 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 87737 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 87738 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 87739 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 87740 soc.spimemio.rd_addr[4]
.sym 87749 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 87751 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 87752 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 87755 soc.spimemio.rd_inc
.sym 87757 soc.spimemio.dout_data[4]
.sym 87758 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 87759 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 87760 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 87761 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 87763 flash_clk_SB_LUT4_I1_I2[3]
.sym 87764 soc.spimemio.rd_addr[4]
.sym 87765 soc.spimemio.dout_data[1]
.sym 87766 soc.spimemio.rd_addr[18]
.sym 87768 soc.simpleuart_reg_div_do[28]
.sym 87774 iomem_addr[17]
.sym 87776 soc.spimemio.rd_addr[2]
.sym 87778 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 87779 soc.spimemio.rd_addr[8]
.sym 87780 iomem_addr[21]
.sym 87781 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 87785 iomem_addr[14]
.sym 87786 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 87787 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 87790 iomem_addr[4]
.sym 87791 iomem_addr[15]
.sym 87792 soc.spimemio.rd_inc
.sym 87793 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 87794 iomem_addr[2]
.sym 87795 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 87796 soc.spimemio.rd_inc
.sym 87797 iomem_addr[8]
.sym 87799 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 87800 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 87801 iomem_addr[7]
.sym 87802 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 87803 iomem_addr[23]
.sym 87804 soc.spimemio.rd_inc
.sym 87805 soc.spimemio.rd_addr[4]
.sym 87807 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 87808 soc.spimemio.rd_inc
.sym 87809 iomem_addr[14]
.sym 87813 iomem_addr[8]
.sym 87814 iomem_addr[4]
.sym 87815 soc.spimemio.rd_addr[8]
.sym 87816 soc.spimemio.rd_addr[4]
.sym 87819 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 87820 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 87821 iomem_addr[23]
.sym 87822 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 87825 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 87826 iomem_addr[17]
.sym 87827 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 87828 iomem_addr[21]
.sym 87831 soc.spimemio.rd_inc
.sym 87833 iomem_addr[7]
.sym 87834 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 87837 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 87838 soc.spimemio.rd_inc
.sym 87839 iomem_addr[8]
.sym 87843 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 87844 iomem_addr[15]
.sym 87845 soc.spimemio.rd_inc
.sym 87850 iomem_addr[2]
.sym 87852 soc.spimemio.rd_addr[2]
.sym 87853 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 87854 clk$SB_IO_IN_$glb_clk
.sym 87856 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 87857 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 87858 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 87859 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 87860 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 87861 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 87862 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 87863 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 87866 soc.cpu.reg_out[4]
.sym 87872 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 87875 iomem_addr[11]
.sym 87880 iomem_addr[18]
.sym 87881 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 87882 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 87883 soc.spimemio.rd_addr[23]
.sym 87884 iomem_wdata[28]
.sym 87885 soc.spimemio.dout_data[3]
.sym 87886 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 87887 soc.spimemio.rd_addr[8]
.sym 87888 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 87889 iomem_addr[16]
.sym 87890 soc.spimemio.rd_addr[10]
.sym 87891 soc.spimemio.dout_data[1]
.sym 87897 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 87898 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 87899 iomem_addr[3]
.sym 87900 iomem_addr[21]
.sym 87901 soc.spimemio.rd_addr[7]
.sym 87903 soc.spimemio.rd_addr[15]
.sym 87904 soc.spimemio.rd_addr[4]
.sym 87905 iomem_addr[7]
.sym 87906 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 87908 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 87909 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 87911 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 87912 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 87913 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 87914 soc.spimemio.rd_addr[3]
.sym 87915 soc.spimemio.rd_inc
.sym 87918 iomem_addr[15]
.sym 87919 iomem_addr[5]
.sym 87920 iomem_addr[17]
.sym 87921 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 87923 soc.spimemio.rd_inc
.sym 87924 iomem_addr[4]
.sym 87925 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 87927 iomem_addr[4]
.sym 87928 soc.spimemio.rd_addr[21]
.sym 87930 soc.spimemio.rd_addr[7]
.sym 87931 iomem_addr[7]
.sym 87932 iomem_addr[3]
.sym 87933 soc.spimemio.rd_addr[3]
.sym 87938 iomem_addr[15]
.sym 87939 soc.spimemio.rd_addr[15]
.sym 87942 iomem_addr[5]
.sym 87944 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 87945 soc.spimemio.rd_inc
.sym 87948 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 87949 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 87950 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 87951 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 87954 soc.spimemio.rd_inc
.sym 87955 iomem_addr[17]
.sym 87957 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 87960 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 87962 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 87963 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 87966 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 87967 soc.spimemio.rd_addr[4]
.sym 87968 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 87969 iomem_addr[4]
.sym 87972 soc.spimemio.rd_addr[4]
.sym 87973 soc.spimemio.rd_addr[21]
.sym 87974 iomem_addr[21]
.sym 87975 iomem_addr[4]
.sym 87976 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 87977 clk$SB_IO_IN_$glb_clk
.sym 87979 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 87980 soc.spimemio.rd_addr[3]
.sym 87981 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 87982 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 87983 soc.spimemio.rd_addr[18]
.sym 87984 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 87985 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 87986 soc.spimemio.rd_addr[21]
.sym 87990 $PACKER_GND_NET
.sym 87991 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 87993 iomem_addr[3]
.sym 87994 iomem_addr[21]
.sym 88003 soc.spimemio.dout_data[0]
.sym 88005 flash_clk_SB_LUT4_I1_I2[3]
.sym 88006 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 88007 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 88008 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 88009 soc.spimemio.dout_data[7]
.sym 88010 soc.spimemio_cfgreg_do[22]
.sym 88011 iomem_addr[7]
.sym 88012 iomem_addr[11]
.sym 88013 soc.spimemio.dout_data[4]
.sym 88014 soc.spimemio_cfgreg_do[17]
.sym 88020 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 88022 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 88023 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 88024 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 88025 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_O_2_I2[3]
.sym 88026 iomem_addr[23]
.sym 88028 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 88029 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 88030 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 88031 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 88032 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 88033 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 88034 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 88035 soc.spimemio.rd_inc
.sym 88037 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 88038 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_O_2_I2[2]
.sym 88039 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 88040 soc.spimemio.rd_addr[18]
.sym 88041 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 88042 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 88043 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[1]
.sym 88044 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 88045 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 88046 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 88048 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 88049 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 88050 iomem_addr[18]
.sym 88053 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 88054 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 88055 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 88056 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 88059 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 88060 soc.spimemio.rd_inc
.sym 88061 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 88065 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 88066 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 88067 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 88068 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 88071 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 88072 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 88073 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 88074 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 88077 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 88078 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[1]
.sym 88079 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 88080 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 88083 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 88084 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 88085 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 88086 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 88089 soc.spimemio.rd_addr[18]
.sym 88090 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_O_2_I2[3]
.sym 88091 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_O_2_I2[2]
.sym 88092 iomem_addr[18]
.sym 88095 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 88096 iomem_addr[23]
.sym 88098 soc.spimemio.rd_inc
.sym 88099 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 88100 clk$SB_IO_IN_$glb_clk
.sym 88102 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 88103 soc.spimemio.config_qspi_SB_LUT4_I2_1_I3[3]
.sym 88104 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 88105 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 88106 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 88107 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 88108 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 88109 flash_clk_SB_LUT4_I1_I2[3]
.sym 88117 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 88126 iomem_wdata[17]
.sym 88127 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88128 iomem_addr[19]
.sym 88129 soc.simpleuart_reg_div_do[28]
.sym 88130 iomem_addr[23]
.sym 88131 iomem_wdata[25]
.sym 88132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 88133 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88134 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 88135 iomem_addr[8]
.sym 88136 soc.spimemio_cfgreg_do[21]
.sym 88137 soc.simpleuart_reg_div_do[25]
.sym 88145 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88146 iomem_addr[18]
.sym 88147 soc.spimemio.rd_addr[18]
.sym 88149 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 88150 soc.spimemio.rd_addr[23]
.sym 88151 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 88152 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 88155 soc.spimemio.dout_data[3]
.sym 88156 iomem_addr[23]
.sym 88158 soc.spimemio.rd_addr[21]
.sym 88159 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 88160 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 88161 soc.spimemio.dout_data[1]
.sym 88162 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 88164 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 88165 iomem_addr[21]
.sym 88166 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 88167 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 88168 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 88169 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 88170 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 88171 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 88172 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 88176 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 88177 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 88178 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 88179 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 88185 soc.spimemio.dout_data[1]
.sym 88188 soc.spimemio.rd_addr[21]
.sym 88189 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 88190 iomem_addr[21]
.sym 88191 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 88194 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 88195 iomem_addr[23]
.sym 88196 soc.spimemio.rd_addr[23]
.sym 88197 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 88200 soc.spimemio.rd_addr[18]
.sym 88201 iomem_addr[18]
.sym 88203 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 88206 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 88207 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 88208 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 88209 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 88215 soc.spimemio.dout_data[3]
.sym 88218 iomem_addr[18]
.sym 88219 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 88220 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 88221 soc.spimemio.rd_addr[18]
.sym 88222 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88223 clk$SB_IO_IN_$glb_clk
.sym 88225 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 88226 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 88227 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 88228 soc.spimemio_cfgreg_do[22]
.sym 88229 soc.spimemio_cfgreg_do[19]
.sym 88230 soc.spimemio_cfgreg_do[17]
.sym 88231 soc.spimemio_cfgreg_do[18]
.sym 88232 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 88235 soc.mem_rdata[19]
.sym 88236 soc.mem_rdata[17]
.sym 88237 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 88239 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 88242 flash_clk_SB_LUT4_I1_I2[3]
.sym 88245 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 88249 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 88250 soc.spimemio.dout_data[1]
.sym 88251 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 88252 soc.spimem_rdata[17]
.sym 88253 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 88254 soc.spimem_rdata[16]
.sym 88255 soc.simpleuart_reg_div_do[28]
.sym 88256 iomem_wdata[20]
.sym 88257 soc.spimemio.dout_data[4]
.sym 88259 flash_clk_SB_LUT4_I1_I2[3]
.sym 88260 soc.mem_rdata[16]
.sym 88272 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 88274 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 88276 soc.spimem_rdata[17]
.sym 88277 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88278 soc.spimem_rdata[16]
.sym 88279 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 88280 soc.spimem_rdata[19]
.sym 88281 flash_clk_SB_LUT4_I1_I2[3]
.sym 88284 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88286 iomem_wdata[17]
.sym 88287 iomem_wdata[22]
.sym 88292 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 88293 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88295 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 88296 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88299 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88300 soc.spimem_rdata[19]
.sym 88301 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88302 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88306 iomem_wdata[17]
.sym 88311 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88312 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88313 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88314 soc.spimem_rdata[17]
.sym 88317 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 88318 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 88319 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 88320 flash_clk_SB_LUT4_I1_I2[3]
.sym 88323 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 88325 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88326 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88329 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88330 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 88332 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88338 iomem_wdata[22]
.sym 88341 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88342 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88343 soc.spimem_rdata[16]
.sym 88344 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88345 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88346 clk$SB_IO_IN_$glb_clk
.sym 88347 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 88348 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88349 soc.simpleuart_reg_div_do[28]
.sym 88350 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 88351 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 88352 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 88353 soc.simpleuart_reg_div_do[25]
.sym 88354 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 88355 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 88358 soc.mem_rdata[16]
.sym 88363 soc.spimemio_cfgreg_do[22]
.sym 88366 iomem_wdata[19]
.sym 88372 UART_RX_SB_LUT4_I2_O[3]
.sym 88373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 88375 soc.simpleuart_reg_div_do[25]
.sym 88376 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 88377 soc.spimemio.dout_data[3]
.sym 88379 soc.spimemio.dout_data[1]
.sym 88380 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 88389 soc.spimemio.dout_data[0]
.sym 88390 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 88391 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88393 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 88394 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 88395 flash_clk_SB_LUT4_I1_I2[0]
.sym 88396 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 88397 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 88399 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 88400 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 88401 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 88402 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 88403 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 88407 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 88408 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 88409 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 88410 soc.simpleuart.recv_buf_valid
.sym 88411 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88416 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88417 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88418 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88419 flash_clk_SB_LUT4_I1_I2[3]
.sym 88420 soc.mem_valid
.sym 88422 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 88423 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 88424 flash_clk_SB_LUT4_I1_I2[0]
.sym 88425 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 88428 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 88430 flash_clk_SB_LUT4_I1_I2[3]
.sym 88431 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88434 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 88435 flash_clk_SB_LUT4_I1_I2[3]
.sym 88436 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 88437 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 88440 flash_clk_SB_LUT4_I1_I2[3]
.sym 88441 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 88442 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 88443 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 88446 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88447 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88448 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88449 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 88453 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 88454 soc.simpleuart.recv_buf_valid
.sym 88458 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88459 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 88460 soc.mem_valid
.sym 88461 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 88465 soc.spimemio.dout_data[0]
.sym 88468 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88469 clk$SB_IO_IN_$glb_clk
.sym 88471 soc.simpleuart_reg_div_do[20]
.sym 88472 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[1]
.sym 88473 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 88477 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 88478 soc.simpleuart_reg_div_do[21]
.sym 88485 soc.spimemio_cfgreg_do[20]
.sym 88488 iomem_wdata[20]
.sym 88491 soc.mem_rdata[16]
.sym 88495 soc.cpu.trap_SB_LUT4_I2_O
.sym 88498 soc.spimemio.dout_data[4]
.sym 88499 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 88500 soc.spimemio.dout_data[0]
.sym 88501 soc.spimemio.dout_data[7]
.sym 88502 soc.mem_valid
.sym 88503 iomem_wdata[28]
.sym 88505 flash_clk_SB_LUT4_I1_I2[3]
.sym 88506 soc.mem_valid
.sym 88512 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 88513 soc.simpleuart_reg_div_do[28]
.sym 88514 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 88515 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 88516 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88522 iomem_addr[3]
.sym 88523 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 88525 soc.simpleuart_reg_div_do[25]
.sym 88526 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88527 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 88528 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 88529 iomem_wdata[31]
.sym 88530 iomem_addr[2]
.sym 88531 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 88535 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 88537 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 88539 soc.mem_valid
.sym 88545 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88546 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88551 soc.simpleuart_reg_div_do[28]
.sym 88552 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 88553 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 88554 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 88557 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 88559 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 88560 iomem_addr[3]
.sym 88564 soc.mem_valid
.sym 88566 iomem_addr[2]
.sym 88569 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 88571 soc.mem_valid
.sym 88577 iomem_wdata[31]
.sym 88581 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 88582 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 88583 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 88584 iomem_addr[3]
.sym 88587 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 88588 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 88589 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 88590 soc.simpleuart_reg_div_do[25]
.sym 88591 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 88592 clk$SB_IO_IN_$glb_clk
.sym 88593 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 88594 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 88595 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 88596 soc.spimemio.config_cont_SB_LUT4_I2_1_O[2]
.sym 88597 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 88598 soc.spimemio.buffer[19]
.sym 88599 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[2]
.sym 88600 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 88601 soc.spimemio.buffer[17]
.sym 88617 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 88618 soc.spimemio_cfgreg_do[20]
.sym 88620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 88621 soc.mem_rdata[20]
.sym 88624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 88625 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88628 iomem_wdata[21]
.sym 88629 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 88635 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 88636 soc.simpleuart_reg_div_do[22]
.sym 88637 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]
.sym 88638 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 88640 soc.simpleuart.recv_buf_valid
.sym 88641 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 88645 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 88648 flash_io0_do_SB_LUT4_O_I2[2]
.sym 88650 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 88653 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88654 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 88655 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88656 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88657 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88658 iomem_addr[2]
.sym 88660 soc.spimemio.dout_data[0]
.sym 88661 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 88662 soc.mem_valid
.sym 88663 soc.spimemio.dout_data[2]
.sym 88664 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88665 flash_clk_SB_LUT4_I1_I2[3]
.sym 88666 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 88668 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]
.sym 88669 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 88670 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 88671 flash_clk_SB_LUT4_I1_I2[3]
.sym 88674 iomem_addr[2]
.sym 88675 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 88676 soc.simpleuart_reg_div_do[22]
.sym 88677 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 88680 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88681 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 88682 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88683 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88687 flash_io0_do_SB_LUT4_O_I2[2]
.sym 88688 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 88689 soc.mem_valid
.sym 88693 soc.spimemio.dout_data[2]
.sym 88699 soc.spimemio.dout_data[0]
.sym 88704 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88705 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 88706 soc.mem_valid
.sym 88711 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 88712 soc.simpleuart.recv_buf_valid
.sym 88714 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88715 clk$SB_IO_IN_$glb_clk
.sym 88717 soc.spimemio.config_cont_SB_LUT4_I2_1_O[1]
.sym 88718 soc.spimemio.buffer[23]
.sym 88719 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 88720 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 88721 soc.mem_rdata[21]
.sym 88722 soc.spimemio.buffer[20]
.sym 88723 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 88724 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 88741 soc.mem_valid
.sym 88742 soc.mem_rdata[21]
.sym 88743 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 88744 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 88745 soc.spimemio.dout_data[4]
.sym 88746 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 88747 soc.mem_rdata[31]
.sym 88748 soc.mem_valid
.sym 88749 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 88750 soc.spimemio.dout_data[1]
.sym 88751 soc.mem_rdata[18]
.sym 88752 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 88758 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[1]
.sym 88761 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 88762 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88764 soc.spimem_rdata[18]
.sym 88766 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88767 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 88769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 88770 soc.spimemio.buffer[18]
.sym 88771 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 88773 soc.spimemio.dout_data[7]
.sym 88774 soc.spimem_rdata[31]
.sym 88777 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 88780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 88781 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88784 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[3]
.sym 88786 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 88787 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 88789 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 88791 soc.spimemio.dout_data[7]
.sym 88797 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 88798 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 88799 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 88800 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 88803 soc.spimem_rdata[31]
.sym 88804 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88805 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88806 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88810 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 88812 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 88816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 88817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 88821 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88822 soc.spimem_rdata[18]
.sym 88823 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88824 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 88828 soc.spimemio.buffer[18]
.sym 88833 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[3]
.sym 88834 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[1]
.sym 88835 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 88836 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 88837 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 88838 clk$SB_IO_IN_$glb_clk
.sym 88840 soc.spimem_rdata[21]
.sym 88841 soc.mem_rdata[20]
.sym 88842 soc.spimem_rdata[22]
.sym 88843 soc.spimem_rdata[20]
.sym 88844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 88845 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 88846 soc.mem_rdata[22]
.sym 88847 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 88864 UART_RX_SB_LUT4_I2_O[3]
.sym 88865 soc.mem_rdata[25]
.sym 88866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 88868 soc.mem_rdata[21]
.sym 88869 soc.mem_rdata[22]
.sym 88872 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 88875 soc.mem_rdata[20]
.sym 88881 soc.mem_rdata[16]
.sym 88883 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88885 soc.mem_rdata[28]
.sym 88886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 88889 soc.mem_rdata[17]
.sym 88890 soc.spimemio.dout_data[5]
.sym 88891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 88892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 88893 soc.cpu.cpu_state[6]
.sym 88894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 88895 soc.mem_rdata[25]
.sym 88896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 88897 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 88898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 88899 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 88900 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 88901 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 88902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 88904 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 88905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 88908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 88909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 88910 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 88912 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 88914 soc.spimemio.dout_data[5]
.sym 88920 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 88921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 88922 soc.mem_rdata[25]
.sym 88923 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 88926 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 88927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 88928 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 88929 soc.cpu.cpu_state[6]
.sym 88932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 88934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 88935 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 88938 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 88940 soc.mem_rdata[28]
.sym 88941 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 88944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 88945 soc.mem_rdata[16]
.sym 88950 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 88952 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 88953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 88956 soc.mem_rdata[17]
.sym 88957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 88958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 88959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 88960 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88961 clk$SB_IO_IN_$glb_clk
.sym 88963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 88965 soc.spimem_rdata[25]
.sym 88968 soc.spimem_rdata[28]
.sym 88970 soc.spimem_rdata[30]
.sym 88976 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 88978 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 88987 soc.cpu.trap_SB_LUT4_I2_O
.sym 88989 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 88990 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 88991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 88992 iomem_wstrb[0]
.sym 88993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 88994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 88995 soc.mem_rdata[22]
.sym 88996 soc.cpu.mem_la_firstword_xfer
.sym 88997 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 88998 soc.mem_valid
.sym 89005 soc.mem_rdata[20]
.sym 89006 soc.spimemio.dout_data[6]
.sym 89007 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 89009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 89011 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 89013 soc.mem_valid
.sym 89014 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 89015 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 89017 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 89018 soc.spimemio.dout_data[4]
.sym 89021 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 89022 soc.spimem_rdata[25]
.sym 89023 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 89024 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 89026 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 89031 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 89032 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 89033 soc.spimem_rdata[28]
.sym 89039 soc.spimemio.dout_data[6]
.sym 89045 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 89046 soc.mem_valid
.sym 89050 soc.mem_rdata[20]
.sym 89052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 89055 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 89057 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 89061 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 89062 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 89063 soc.spimem_rdata[28]
.sym 89064 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 89067 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 89068 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 89069 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 89070 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 89073 soc.spimem_rdata[25]
.sym 89074 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 89075 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 89076 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 89081 soc.spimemio.dout_data[4]
.sym 89083 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 89084 clk$SB_IO_IN_$glb_clk
.sym 89086 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 89088 soc.cpu.last_mem_valid
.sym 89089 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89090 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 89092 soc.cpu.trap_SB_LUT4_I2_O
.sym 89093 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 89108 soc.spimemio.dout_data[6]
.sym 89110 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 89113 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 89116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 89117 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 89119 soc.mem_rdata[25]
.sym 89121 soc.mem_rdata[20]
.sym 89128 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89130 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 89131 soc.mem_rdata[28]
.sym 89132 soc.cpu.mem_rdata_q[19]
.sym 89133 soc.mem_rdata[25]
.sym 89134 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 89135 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 89136 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 89137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 89138 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 89139 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 89144 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89145 soc.mem_rdata[20]
.sym 89146 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89147 soc.cpu.cpu_state[6]
.sym 89148 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 89149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 89150 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 89151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 89152 soc.mem_rdata[19]
.sym 89153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 89154 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 89156 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 89158 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 89161 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89162 soc.mem_rdata[19]
.sym 89163 soc.cpu.mem_rdata_q[19]
.sym 89166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 89167 soc.cpu.cpu_state[6]
.sym 89168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 89169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 89173 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 89174 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 89175 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89178 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 89179 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 89180 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89181 soc.mem_rdata[25]
.sym 89184 soc.mem_rdata[20]
.sym 89185 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89187 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89190 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 89191 soc.mem_rdata[28]
.sym 89192 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 89193 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 89196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 89197 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 89198 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 89199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 89202 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89203 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 89204 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89205 soc.mem_rdata[25]
.sym 89207 clk$SB_IO_IN_$glb_clk
.sym 89208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 89209 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 89210 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 89211 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 89212 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 89213 soc.cpu.mem_la_firstword_xfer
.sym 89214 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 89215 soc.cpu.mem_la_firstword_reg
.sym 89216 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 89224 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 89229 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 89234 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 89235 soc.mem_rdata[21]
.sym 89236 soc.mem_rdata[18]
.sym 89237 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 89241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 89243 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 89244 soc.mem_valid
.sym 89250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 89253 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89256 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 89257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 89258 soc.cpu.mem_rdata_q[19]
.sym 89260 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89261 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89262 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 89263 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 89264 soc.mem_rdata[31]
.sym 89266 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 89270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 89271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 89272 soc.mem_rdata[19]
.sym 89274 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 89277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 89279 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.sym 89280 soc.cpu.mem_16bit_buffer[4]
.sym 89281 soc.mem_rdata[20]
.sym 89283 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 89285 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 89289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 89290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 89291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 89292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 89295 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 89296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 89297 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.sym 89298 soc.cpu.mem_16bit_buffer[4]
.sym 89301 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89302 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89303 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 89304 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89307 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 89308 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89309 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89310 soc.mem_rdata[31]
.sym 89313 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89314 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89315 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89316 soc.mem_rdata[20]
.sym 89319 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89320 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89321 soc.mem_rdata[19]
.sym 89322 soc.cpu.mem_rdata_q[19]
.sym 89326 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 89329 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89330 clk$SB_IO_IN_$glb_clk
.sym 89332 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 89333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 89334 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 89335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 89336 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 89337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 89338 soc.cpu.mem_16bit_buffer[4]
.sym 89339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 89349 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89351 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 89356 UART_RX_SB_LUT4_I2_O[3]
.sym 89357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 89360 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 89361 soc.mem_rdata[22]
.sym 89366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 89367 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 89374 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 89375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 89376 soc.mem_rdata[31]
.sym 89377 soc.mem_rdata[22]
.sym 89378 soc.mem_rdata[28]
.sym 89381 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 89387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 89390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 89392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 89393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 89394 soc.mem_rdata[19]
.sym 89400 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89401 soc.mem_rdata[17]
.sym 89402 soc.cpu.mem_rdata_q[17]
.sym 89403 soc.mem_rdata[16]
.sym 89404 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 89409 soc.mem_rdata[31]
.sym 89412 soc.mem_rdata[28]
.sym 89418 soc.cpu.mem_rdata_q[17]
.sym 89419 soc.mem_rdata[17]
.sym 89420 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89421 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89424 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 89425 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89426 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89427 soc.mem_rdata[22]
.sym 89430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 89431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 89432 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 89433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 89436 soc.mem_rdata[16]
.sym 89445 soc.mem_rdata[19]
.sym 89448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 89449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 89450 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89451 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 89453 clk$SB_IO_IN_$glb_clk
.sym 89455 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89456 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 89457 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 89458 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 89459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 89460 soc.mem_valid
.sym 89461 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 89462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]
.sym 89463 $PACKER_GND_NET
.sym 89469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 89472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 89473 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 89480 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 89482 soc.mem_valid
.sym 89483 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 89485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 89488 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 89496 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 89498 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 89500 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 89501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 89502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89503 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89504 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 89506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 89507 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 89508 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 89509 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 89511 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89512 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89513 soc.cpu.clear_prefetched_high_word
.sym 89514 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 89516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 89517 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 89518 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 89519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]
.sym 89520 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 89521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 89522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89524 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 89526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 89529 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 89530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 89531 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 89532 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89536 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 89537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 89538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 89541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 89543 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 89544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89547 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 89549 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 89550 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 89553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 89554 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 89555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 89556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]
.sym 89559 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 89560 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 89561 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89562 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 89565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 89567 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 89571 soc.cpu.clear_prefetched_high_word
.sym 89572 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89573 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 89578 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 89579 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 89580 soc.cpu.mem_la_read_SB_LUT4_O_I2[3]
.sym 89581 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 89582 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 89583 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 89584 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 89585 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 89590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 89593 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 89594 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 89597 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 89605 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 89607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 89608 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 89609 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 89610 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 89620 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 89621 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89624 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[3]
.sym 89625 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 89626 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 89627 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 89628 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 89629 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89634 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 89636 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 89639 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 89641 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 89643 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89644 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 89647 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 89649 soc.cpu.mem_do_rinst
.sym 89652 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 89655 soc.cpu.mem_do_rinst
.sym 89658 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 89659 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 89660 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 89661 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 89667 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 89670 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89671 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 89672 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 89673 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 89676 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 89677 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[3]
.sym 89678 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 89679 soc.cpu.mem_do_rinst
.sym 89682 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89683 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 89684 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89685 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 89689 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 89690 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 89697 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 89698 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89699 clk$SB_IO_IN_$glb_clk
.sym 89702 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 89705 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 89717 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 89724 soc.cpu.cpu_state[0]
.sym 89733 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 89855 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90397 $PACKER_VCC_NET
.sym 90402 flash_io1_oe
.sym 90405 flash_io0_oe
.sym 90409 flash_io0_do
.sym 90410 $PACKER_VCC_NET
.sym 90414 flash_io1_do
.sym 90416 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 90417 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 90418 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 90419 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 90420 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 90421 soc.spimemio.xfer.count[3]
.sym 90423 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 90440 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 90442 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 90448 soc.memory.rdata_1[18]
.sym 90449 soc.memory.rdata_1[28]
.sym 90450 soc.memory.rdata_1[19]
.sym 90451 soc.memory.rdata_1[29]
.sym 90458 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 90459 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90462 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 90463 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 90469 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90472 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 90475 soc.spimemio.xfer.xfer_ddr
.sym 90476 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90477 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 90478 soc.spimemio.xfer.count[0]
.sym 90485 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90488 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90489 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 90491 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 90492 soc.spimemio.xfer.xfer_ddr
.sym 90493 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90505 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90506 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90509 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90510 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 90511 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 90515 soc.spimemio.xfer.count[0]
.sym 90516 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 90517 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90518 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90527 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 90529 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90530 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 90535 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 90536 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 90537 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90538 clk$SB_IO_IN_$glb_clk
.sym 90539 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 90544 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 90545 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 90546 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 90547 soc.spimemio.xfer.count[1]
.sym 90548 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 90549 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 90550 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[3]
.sym 90551 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 90554 soc.spimemio.rd_addr[3]
.sym 90560 iomem_wdata[16]
.sym 90562 iomem_wdata[28]
.sym 90563 iomem_addr[16]
.sym 90564 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 90566 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90575 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 90577 flash_clk$SB_IO_OUT
.sym 90579 flash_csb$SB_IO_OUT
.sym 90582 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90587 soc.spimemio.xfer.count[3]
.sym 90589 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 90591 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90595 flash_clk_SB_LUT4_I1_I2[3]
.sym 90596 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90599 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90600 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 90601 soc.spimemio.din_data[4]
.sym 90606 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 90610 soc.spimemio.din_data[5]
.sym 90613 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 90625 soc.spimemio.xfer.count[0]
.sym 90627 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90628 $PACKER_VCC_NET
.sym 90634 soc.spimemio.xfer.count[3]
.sym 90636 $PACKER_VCC_NET
.sym 90638 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 90639 soc.spimemio.xfer_csb
.sym 90640 soc.spimemio.xfer.count[1]
.sym 90641 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 90642 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90643 soc.spimemio.xfer_clk
.sym 90648 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 90650 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 90651 soc.spimemio.xfer_clk
.sym 90653 $nextpnr_ICESTORM_LC_51$I3
.sym 90655 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90656 soc.spimemio.xfer.count[0]
.sym 90659 $nextpnr_ICESTORM_LC_51$COUT
.sym 90661 $PACKER_VCC_NET
.sym 90663 $nextpnr_ICESTORM_LC_51$I3
.sym 90665 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 90667 soc.spimemio.xfer.count[1]
.sym 90668 $PACKER_VCC_NET
.sym 90671 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 90672 soc.spimemio.xfer_clk
.sym 90673 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 90674 $PACKER_VCC_NET
.sym 90675 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 90678 soc.spimemio.xfer.count[3]
.sym 90679 $PACKER_VCC_NET
.sym 90680 soc.spimemio.xfer_clk
.sym 90681 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 90684 $PACKER_VCC_NET
.sym 90685 soc.spimemio.xfer.count[0]
.sym 90686 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90687 soc.spimemio.xfer_clk
.sym 90690 soc.spimemio.xfer_csb
.sym 90692 soc.spimemio.xfer_clk
.sym 90696 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 90697 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90698 soc.spimemio.xfer.count[1]
.sym 90699 soc.spimemio.xfer_clk
.sym 90700 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 90701 clk$SB_IO_IN_$glb_clk
.sym 90702 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 90704 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 90705 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 90706 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 90707 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 90708 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90709 soc.spimemio.din_rd
.sym 90710 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 90715 iomem_addr[8]
.sym 90717 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 90720 iomem_wdata[28]
.sym 90721 iomem_addr[2]
.sym 90723 iomem_addr[2]
.sym 90726 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 90727 soc.memory.rdata_1[17]
.sym 90728 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 90729 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 90732 soc.spimemio.din_data[3]
.sym 90733 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 90735 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90737 soc.memory.rdata_1[16]
.sym 90738 iomem_addr[16]
.sym 90744 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 90746 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 90748 soc.spimemio.xfer.obuffer[4]
.sym 90749 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 90750 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 90752 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 90754 soc.spimemio.xfer.obuffer[3]
.sym 90755 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 90756 soc.spimemio.din_data[7]
.sym 90757 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90758 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 90763 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 90764 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90765 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90766 soc.spimemio.xfer.obuffer[6]
.sym 90767 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 90771 soc.spimemio.din_data[6]
.sym 90772 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 90773 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90774 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90775 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90777 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 90779 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90784 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 90785 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 90786 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90789 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90790 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 90791 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90792 soc.spimemio.din_data[7]
.sym 90796 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 90797 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90802 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 90803 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90804 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 90807 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90808 soc.spimemio.xfer.obuffer[4]
.sym 90813 soc.spimemio.din_data[6]
.sym 90814 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 90815 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90816 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 90819 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90820 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90821 soc.spimemio.xfer.obuffer[3]
.sym 90822 soc.spimemio.xfer.obuffer[6]
.sym 90823 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 90824 clk$SB_IO_IN_$glb_clk
.sym 90826 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 90827 soc.spimemio.xfer.obuffer[0]
.sym 90829 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 90830 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 90831 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 90832 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 90833 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 90838 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 90839 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 90843 iomem_addr[8]
.sym 90844 $PACKER_VCC_NET
.sym 90848 $PACKER_VCC_NET
.sym 90851 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90852 soc.memory.rdata_1[31]
.sym 90853 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 90854 soc.memory.rdata_1[24]
.sym 90856 soc.memory.rdata_1[25]
.sym 90857 soc.spimemio.din_data[6]
.sym 90858 soc.spimemio.din_rd
.sym 90861 iomem_addr[10]
.sym 90867 soc.spimemio.din_data[2]
.sym 90870 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 90872 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90873 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90874 soc.spimemio.xfer.obuffer[2]
.sym 90875 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90876 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 90877 soc.spimemio.din_data[4]
.sym 90880 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90882 soc.spimemio.xfer.obuffer[2]
.sym 90884 soc.spimemio.xfer.obuffer[0]
.sym 90885 soc.spimemio.din_data[5]
.sym 90886 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 90888 soc.spimemio.xfer.obuffer[1]
.sym 90890 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 90891 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 90892 soc.spimemio.din_data[3]
.sym 90894 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 90895 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 90896 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90897 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 90898 soc.spimemio.din_data[1]
.sym 90900 soc.spimemio.din_data[5]
.sym 90901 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 90902 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90903 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 90908 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90909 soc.spimemio.xfer.obuffer[2]
.sym 90912 soc.spimemio.din_data[3]
.sym 90913 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 90914 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90918 soc.spimemio.xfer.obuffer[1]
.sym 90919 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90920 soc.spimemio.xfer.obuffer[2]
.sym 90921 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90924 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 90925 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 90926 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90927 soc.spimemio.din_data[4]
.sym 90930 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90931 soc.spimemio.din_data[1]
.sym 90932 soc.spimemio.xfer.obuffer[0]
.sym 90933 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90936 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90937 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90938 soc.spimemio.xfer.obuffer[2]
.sym 90939 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 90942 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 90943 soc.spimemio.din_data[2]
.sym 90945 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 90946 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 90947 clk$SB_IO_IN_$glb_clk
.sym 90950 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 90951 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 90952 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 90953 soc.spimemio.xfer.dummy_count[3]
.sym 90954 soc.spimemio.xfer.dummy_count[2]
.sym 90955 soc.spimemio.xfer.dummy_count[0]
.sym 90956 soc.spimemio.xfer.dummy_count[1]
.sym 90959 soc.simpleuart_reg_div_do[28]
.sym 90960 soc.simpleuart_reg_div_do[20]
.sym 90965 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 90966 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 90970 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 90976 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 90977 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 90978 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 90980 flash_clk_SB_LUT4_I1_I2[3]
.sym 90982 soc.spimemio.xfer.xfer_ddr
.sym 90983 soc.memory.rdata_0[19]
.sym 90984 soc.spimemio.din_data[1]
.sym 90991 soc.spimemio.xfer_clk
.sym 90994 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 90995 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 90998 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 91005 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 91006 soc.spimemio.din_valid
.sym 91008 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 91010 soc.spimemio.xfer.dummy_count[3]
.sym 91011 soc.spimemio.xfer.dummy_count[2]
.sym 91012 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 91013 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 91014 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 91019 $PACKER_VCC_NET
.sym 91020 soc.spimemio.xfer.dummy_count[0]
.sym 91021 soc.spimemio.xfer.dummy_count[1]
.sym 91023 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 91024 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 91025 soc.spimemio.din_valid
.sym 91026 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 91029 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 91030 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 91032 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 91036 soc.spimemio.xfer_clk
.sym 91043 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 91047 $PACKER_VCC_NET
.sym 91049 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 91050 soc.spimemio.xfer.dummy_count[0]
.sym 91054 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 91055 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 91059 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 91060 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 91061 soc.spimemio.din_valid
.sym 91062 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 91065 soc.spimemio.xfer.dummy_count[2]
.sym 91066 soc.spimemio.xfer.dummy_count[1]
.sym 91067 soc.spimemio.xfer.dummy_count[0]
.sym 91068 soc.spimemio.xfer.dummy_count[3]
.sym 91070 clk$SB_IO_IN_$glb_clk
.sym 91071 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 91072 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I3[3]
.sym 91074 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]
.sym 91075 soc.spimemio.xfer.last_fetch
.sym 91076 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 91077 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 91079 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 91090 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 91096 soc.simpleuart_reg_div_do[18]
.sym 91097 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 91098 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 91099 soc.spimemio.din_data[4]
.sym 91102 soc.spimemio.din_data[5]
.sym 91103 soc.spimemio_cfgreg_do[20]
.sym 91104 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 91105 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 91106 soc.memory.rdata_0[27]
.sym 91113 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 91116 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 91118 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 91119 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 91121 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 91123 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 91124 soc.spimemio.xfer.fetch
.sym 91125 soc.spimemio.xfer.xfer_ddr
.sym 91126 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 91127 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 91131 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 91132 soc.spimemio.xfer.last_fetch
.sym 91133 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 91134 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 91138 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 91139 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 91140 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 91142 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 91143 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 91144 soc.spimemio.state[7]
.sym 91146 soc.spimemio.state[7]
.sym 91147 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 91148 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 91149 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 91152 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 91153 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 91154 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 91155 soc.spimemio.xfer.fetch
.sym 91158 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 91160 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 91161 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 91164 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 91165 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 91166 soc.spimemio.xfer.last_fetch
.sym 91167 soc.spimemio.xfer.fetch
.sym 91170 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 91171 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 91172 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 91173 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 91178 soc.spimemio.xfer.xfer_ddr
.sym 91182 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 91184 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 91188 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 91189 soc.spimemio.state[7]
.sym 91190 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 91191 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 91193 clk$SB_IO_IN_$glb_clk
.sym 91195 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 91196 soc.spimemio.din_data[5]
.sym 91198 soc.spimemio.din_data[0]
.sym 91200 soc.spimemio.din_data[1]
.sym 91202 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 91207 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 91213 iomem_addr[8]
.sym 91219 soc.memory.rdata_1[17]
.sym 91220 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 91221 soc.spimemio.rd_inc
.sym 91222 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 91224 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 91227 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 91228 soc.spimemio.din_data[3]
.sym 91229 soc.memory.rdata_1[16]
.sym 91230 iomem_addr[16]
.sym 91239 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 91244 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 91246 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 91248 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 91252 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 91256 iomem_addr[17]
.sym 91257 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 91261 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 91263 soc.spimemio_cfgreg_do[20]
.sym 91264 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 91265 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 91267 soc.spimemio_cfgreg_do[17]
.sym 91275 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 91276 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 91277 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 91278 iomem_addr[17]
.sym 91281 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 91282 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 91283 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 91284 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 91287 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 91288 soc.spimemio_cfgreg_do[20]
.sym 91289 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 91290 soc.spimemio_cfgreg_do[17]
.sym 91300 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 91302 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 91305 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 91307 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 91312 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 91313 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 91316 clk$SB_IO_IN_$glb_clk
.sym 91318 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 91319 soc.spimemio.din_data[4]
.sym 91320 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I3[1]
.sym 91321 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 91322 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 91323 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 91324 soc.spimemio.din_data[7]
.sym 91342 iomem_addr[17]
.sym 91343 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 91344 soc.spimemio.din_data[6]
.sym 91345 iomem_addr[10]
.sym 91346 soc.memory.rdata_1[24]
.sym 91347 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 91348 soc.memory.rdata_1[25]
.sym 91349 iomem_addr[4]
.sym 91350 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 91351 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 91352 soc.memory.rdata_1[31]
.sym 91353 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 91373 soc.spimemio.rd_addr[4]
.sym 91375 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 91377 soc.spimemio.rd_addr[2]
.sym 91382 soc.spimemio.rd_addr[6]
.sym 91383 soc.spimemio.rd_addr[5]
.sym 91384 soc.spimemio.rd_addr[7]
.sym 91385 soc.spimemio.rd_addr[3]
.sym 91386 soc.spimemio.rd_addr[8]
.sym 91391 $nextpnr_ICESTORM_LC_47$O
.sym 91394 soc.spimemio.rd_addr[2]
.sym 91397 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 91400 soc.spimemio.rd_addr[3]
.sym 91401 soc.spimemio.rd_addr[2]
.sym 91403 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 91405 soc.spimemio.rd_addr[4]
.sym 91407 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 91409 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 91412 soc.spimemio.rd_addr[5]
.sym 91413 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 91415 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 91417 soc.spimemio.rd_addr[6]
.sym 91419 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 91421 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 91423 soc.spimemio.rd_addr[7]
.sym 91425 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 91427 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 91430 soc.spimemio.rd_addr[8]
.sym 91431 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 91433 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 91435 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 91437 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 91441 soc.spimemio.din_data[2]
.sym 91442 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 91443 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 91444 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 91445 soc.spimemio.din_data[3]
.sym 91446 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 91447 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 91448 soc.spimemio.din_data[6]
.sym 91451 flash_clk_SB_LUT4_I1_I2[3]
.sym 91454 soc.spimemio.din_data[7]
.sym 91455 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 91457 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 91461 soc.spimemio.rd_addr[4]
.sym 91465 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 91466 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 91467 flash_clk_SB_LUT4_I1_I2[3]
.sym 91468 iomem_addr[15]
.sym 91469 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 91470 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 91471 soc.memory.rdata_0[19]
.sym 91472 soc.spimemio_cfgreg_do[22]
.sym 91473 soc.spimemio_cfgreg_do[21]
.sym 91474 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 91475 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 91476 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 91477 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 91483 soc.spimemio.rd_addr[10]
.sym 91488 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 91498 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 91499 soc.spimemio.rd_addr[17]
.sym 91502 soc.spimemio.rd_addr[16]
.sym 91504 soc.spimemio.rd_addr[11]
.sym 91506 soc.spimemio.rd_addr[14]
.sym 91512 soc.spimemio.rd_addr[15]
.sym 91514 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 91516 soc.spimemio.rd_addr[10]
.sym 91518 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 91520 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 91522 soc.spimemio.rd_addr[11]
.sym 91524 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 91526 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 91529 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 91530 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 91532 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 91534 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 91536 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 91538 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 91540 soc.spimemio.rd_addr[14]
.sym 91542 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 91544 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 91547 soc.spimemio.rd_addr[15]
.sym 91548 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 91550 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 91553 soc.spimemio.rd_addr[16]
.sym 91554 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 91556 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 91559 soc.spimemio.rd_addr[17]
.sym 91560 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 91564 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 91565 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 91566 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 91567 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 91568 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 91569 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 91570 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[2]
.sym 91571 soc.spimemio.rd_valid
.sym 91582 iomem_addr[2]
.sym 91583 soc.spimemio.din_data[2]
.sym 91588 soc.spimemio.rd_addr[16]
.sym 91589 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 91590 soc.spimemio.rd_addr[11]
.sym 91591 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 91592 soc.simpleuart_reg_div_do[18]
.sym 91593 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 91594 soc.memory.rdata_0[27]
.sym 91595 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 91596 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 91597 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 91598 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 91599 soc.spimemio_cfgreg_do[20]
.sym 91600 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 91621 soc.spimemio.rd_addr[18]
.sym 91624 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 91626 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 91627 soc.spimemio.rd_addr[19]
.sym 91628 soc.spimemio.rd_addr[21]
.sym 91632 soc.spimemio.rd_inc
.sym 91633 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 91634 iomem_addr[4]
.sym 91636 soc.spimemio.rd_addr[23]
.sym 91637 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 91640 soc.spimemio.rd_addr[18]
.sym 91641 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 91643 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 91645 soc.spimemio.rd_addr[19]
.sym 91647 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 91649 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 91651 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 91653 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 91655 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 91658 soc.spimemio.rd_addr[21]
.sym 91659 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 91661 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 91663 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 91665 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 91667 $nextpnr_ICESTORM_LC_48$I3
.sym 91669 soc.spimemio.rd_addr[23]
.sym 91671 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 91677 $nextpnr_ICESTORM_LC_48$I3
.sym 91680 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 91681 iomem_addr[4]
.sym 91683 soc.spimemio.rd_inc
.sym 91684 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 91685 clk$SB_IO_IN_$glb_clk
.sym 91687 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 91688 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 91689 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I3[2]
.sym 91690 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[1]
.sym 91691 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 91692 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 91693 soc.spimemio.rd_addr[16]
.sym 91694 soc.spimemio.rd_addr[11]
.sym 91703 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 91705 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 91707 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 91711 soc.memory.rdata_1[17]
.sym 91712 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 91713 soc.spimemio.rd_addr[19]
.sym 91714 soc.spimemio.rd_addr[21]
.sym 91716 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 91717 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 91718 soc.spimemio.rd_inc
.sym 91719 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 91720 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 91721 soc.memory.rdata_1[16]
.sym 91722 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 91729 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 91730 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 91731 iomem_addr[8]
.sym 91735 soc.spimemio.rd_valid
.sym 91738 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 91739 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 91741 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 91742 iomem_addr[21]
.sym 91743 soc.spimemio.rd_addr[21]
.sym 91744 soc.spimemio.rd_addr[14]
.sym 91745 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 91746 iomem_addr[14]
.sym 91748 iomem_addr[7]
.sym 91749 soc.spimemio.rd_addr[8]
.sym 91750 soc.spimemio.rd_addr[16]
.sym 91751 soc.spimemio.rd_addr[11]
.sym 91752 iomem_addr[16]
.sym 91753 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 91754 iomem_addr[14]
.sym 91756 soc.spimemio.rd_addr[7]
.sym 91757 iomem_addr[11]
.sym 91761 iomem_addr[14]
.sym 91762 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 91763 soc.spimemio.rd_addr[14]
.sym 91764 soc.spimemio.rd_valid
.sym 91767 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 91768 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 91769 soc.spimemio.rd_addr[11]
.sym 91770 iomem_addr[11]
.sym 91773 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 91774 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 91775 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 91776 soc.spimemio.rd_valid
.sym 91779 iomem_addr[14]
.sym 91780 iomem_addr[11]
.sym 91781 soc.spimemio.rd_addr[11]
.sym 91782 soc.spimemio.rd_addr[14]
.sym 91785 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 91786 soc.spimemio.rd_valid
.sym 91787 soc.spimemio.rd_addr[21]
.sym 91788 iomem_addr[21]
.sym 91791 soc.spimemio.rd_addr[11]
.sym 91792 iomem_addr[11]
.sym 91793 iomem_addr[16]
.sym 91794 soc.spimemio.rd_addr[16]
.sym 91797 iomem_addr[14]
.sym 91798 soc.spimemio.rd_addr[8]
.sym 91799 soc.spimemio.rd_addr[14]
.sym 91800 iomem_addr[8]
.sym 91803 soc.spimemio.rd_addr[7]
.sym 91804 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 91806 iomem_addr[7]
.sym 91810 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 91811 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 91812 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 91813 soc.memory.ram01_WREN
.sym 91814 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 91815 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 91816 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 91817 soc.spimemio.rd_addr[19]
.sym 91824 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 91825 iomem_addr[8]
.sym 91834 soc.memory.rdata_1[24]
.sym 91835 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 91836 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 91837 flash_clk_SB_LUT4_I1_I2[3]
.sym 91838 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 91839 iomem_addr[4]
.sym 91840 soc.memory.rdata_1[25]
.sym 91841 iomem_addr[10]
.sym 91842 soc.spimemio_cfgreg_do[19]
.sym 91843 iomem_addr[3]
.sym 91844 soc.memory.rdata_1[31]
.sym 91845 soc.simpleuart_reg_div_do[21]
.sym 91852 soc.spimemio.rd_addr[3]
.sym 91853 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 91855 iomem_addr[18]
.sym 91856 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 91857 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 91858 iomem_addr[21]
.sym 91860 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 91861 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 91863 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 91864 iomem_addr[16]
.sym 91865 soc.spimemio.rd_addr[16]
.sym 91867 iomem_addr[3]
.sym 91868 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 91869 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 91871 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 91873 soc.spimemio.rd_inc
.sym 91875 soc.spimemio.rd_inc
.sym 91877 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 91878 soc.spimemio.rd_inc
.sym 91881 soc.spimemio.rd_inc
.sym 91882 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 91884 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 91885 soc.spimemio.rd_inc
.sym 91886 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 91891 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 91892 soc.spimemio.rd_inc
.sym 91893 iomem_addr[3]
.sym 91897 soc.spimemio.rd_addr[3]
.sym 91898 iomem_addr[3]
.sym 91902 soc.spimemio.rd_addr[16]
.sym 91903 iomem_addr[16]
.sym 91904 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 91905 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 91908 iomem_addr[18]
.sym 91909 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 91910 soc.spimemio.rd_inc
.sym 91914 soc.spimemio.rd_addr[16]
.sym 91915 iomem_addr[16]
.sym 91916 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 91917 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 91920 soc.spimemio.rd_inc
.sym 91921 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 91923 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 91927 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 91928 iomem_addr[21]
.sym 91929 soc.spimemio.rd_inc
.sym 91930 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 91931 clk$SB_IO_IN_$glb_clk
.sym 91933 soc.memory.wen[3]
.sym 91934 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 91935 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 91936 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 91937 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 91938 soc.memory.wen[2]
.sym 91939 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 91940 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 91948 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 91951 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 91952 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 91954 iomem_addr[21]
.sym 91957 soc.simpleuart_reg_div_do[19]
.sym 91958 iomem_wdata[18]
.sym 91960 iomem_wstrb[0]
.sym 91963 flash_clk_SB_LUT4_I1_I2[3]
.sym 91964 soc.spimemio_cfgreg_do[21]
.sym 91967 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 91968 soc.spimemio_cfgreg_do[22]
.sym 91974 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 91975 iomem_addr[21]
.sym 91976 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 91977 soc.spimemio.rd_addr[10]
.sym 91978 soc.spimemio.rd_addr[18]
.sym 91979 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 91980 soc.spimemio.rd_addr[8]
.sym 91981 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 91982 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 91983 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 91984 iomem_addr[18]
.sym 91985 soc.spimemio.rd_addr[19]
.sym 91987 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 91988 soc.spimemio_cfgreg_do[18]
.sym 91989 soc.spimemio.rd_addr[21]
.sym 91990 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 91993 iomem_addr[19]
.sym 91994 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 91996 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 91998 iomem_addr[8]
.sym 92001 iomem_addr[10]
.sym 92004 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 92007 soc.spimemio.rd_addr[18]
.sym 92008 iomem_addr[8]
.sym 92009 soc.spimemio.rd_addr[8]
.sym 92010 iomem_addr[18]
.sym 92013 iomem_addr[18]
.sym 92014 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 92015 soc.spimemio_cfgreg_do[18]
.sym 92016 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 92019 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 92020 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 92021 soc.spimemio.rd_addr[18]
.sym 92022 iomem_addr[18]
.sym 92025 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 92026 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 92027 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 92028 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 92031 iomem_addr[10]
.sym 92032 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 92033 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 92034 soc.spimemio.rd_addr[10]
.sym 92037 iomem_addr[19]
.sym 92040 soc.spimemio.rd_addr[19]
.sym 92043 soc.spimemio.rd_addr[21]
.sym 92044 iomem_addr[21]
.sym 92045 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 92046 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 92050 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 92054 clk$SB_IO_IN_$glb_clk
.sym 92056 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 92059 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 92060 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 92061 soc.simpleuart_reg_div_do[18]
.sym 92062 soc.simpleuart_reg_div_do[16]
.sym 92069 iomem_addr[21]
.sym 92070 iomem_addr[18]
.sym 92071 iomem_addr[16]
.sym 92078 iomem_addr[16]
.sym 92080 iomem_wdata[22]
.sym 92081 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 92082 iomem_wstrb[1]
.sym 92083 soc.simpleuart_reg_div_do[18]
.sym 92084 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 92085 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 92086 soc.spimemio_cfgreg_do[20]
.sym 92087 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 92088 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92091 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 92098 iomem_wdata[22]
.sym 92100 iomem_wstrb[1]
.sym 92101 iomem_wdata[17]
.sym 92106 iomem_wdata[19]
.sym 92107 iomem_wdata[16]
.sym 92108 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 92109 soc.spimemio_cfgreg_do[19]
.sym 92113 iomem_wstrb[3]
.sym 92117 soc.simpleuart_reg_div_do[19]
.sym 92118 iomem_wdata[18]
.sym 92120 iomem_wstrb[0]
.sym 92122 iomem_wstrb[2]
.sym 92125 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92126 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92127 flash_clk_SB_LUT4_I1_I2[0]
.sym 92128 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 92133 iomem_wdata[16]
.sym 92136 iomem_wstrb[1]
.sym 92137 iomem_wstrb[2]
.sym 92138 iomem_wstrb[0]
.sym 92139 iomem_wstrb[3]
.sym 92142 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 92143 flash_clk_SB_LUT4_I1_I2[0]
.sym 92144 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92145 soc.spimemio_cfgreg_do[19]
.sym 92150 iomem_wdata[22]
.sym 92156 iomem_wdata[19]
.sym 92163 iomem_wdata[17]
.sym 92169 iomem_wdata[18]
.sym 92172 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92173 soc.simpleuart_reg_div_do[19]
.sym 92176 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 92177 clk$SB_IO_IN_$glb_clk
.sym 92178 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 92180 soc.spimemio_cfgreg_do[20]
.sym 92182 soc.spimemio_cfgreg_do[21]
.sym 92198 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 92203 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 92205 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 92206 soc.spimemio.buffer[16]
.sym 92207 UART_RX_SB_LUT4_I2_O[3]
.sym 92209 soc.simpleuart_reg_div_do[18]
.sym 92211 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 92212 soc.spimemio_cfgreg_do[18]
.sym 92213 UART_RX_SB_LUT4_I2_O[3]
.sym 92220 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92222 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 92224 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92225 soc.spimemio_cfgreg_do[17]
.sym 92226 soc.simpleuart_reg_div_do[16]
.sym 92232 iomem_wdata[25]
.sym 92233 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92234 flash_clk_SB_LUT4_I1_I2[0]
.sym 92237 UART_RX_SB_LUT4_I2_O[3]
.sym 92239 UART_RX_SB_LUT4_I2_O[3]
.sym 92240 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 92242 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 92243 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 92245 soc.simpleuart_reg_div_do[17]
.sym 92248 iomem_wdata[28]
.sym 92251 iomem_wstrb[2]
.sym 92253 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92255 iomem_wstrb[2]
.sym 92256 UART_RX_SB_LUT4_I2_O[3]
.sym 92259 iomem_wdata[28]
.sym 92265 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92266 flash_clk_SB_LUT4_I1_I2[0]
.sym 92267 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92268 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 92271 UART_RX_SB_LUT4_I2_O[3]
.sym 92272 iomem_wstrb[2]
.sym 92274 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 92277 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92278 flash_clk_SB_LUT4_I1_I2[0]
.sym 92279 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 92280 soc.spimemio_cfgreg_do[17]
.sym 92285 iomem_wdata[25]
.sym 92289 soc.simpleuart_reg_div_do[17]
.sym 92291 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92296 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92298 soc.simpleuart_reg_div_do[16]
.sym 92299 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 92300 clk$SB_IO_IN_$glb_clk
.sym 92301 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 92304 soc.spimem_rdata[17]
.sym 92305 soc.spimem_rdata[16]
.sym 92308 soc.spimem_rdata[19]
.sym 92314 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 92317 soc.spimemio_cfgreg_do[21]
.sym 92318 iomem_wdata[21]
.sym 92323 soc.spimemio_cfgreg_do[20]
.sym 92328 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 92330 iomem_wstrb[3]
.sym 92331 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 92332 soc.simpleuart_reg_div_do[21]
.sym 92334 iomem_wstrb[0]
.sym 92337 iomem_wstrb[2]
.sym 92346 soc.spimemio_cfgreg_do[21]
.sym 92347 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 92349 iomem_wdata[20]
.sym 92356 iomem_wstrb[3]
.sym 92357 soc.mem_valid
.sym 92361 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 92363 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92367 UART_RX_SB_LUT4_I2_O[3]
.sym 92370 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 92373 iomem_wdata[21]
.sym 92378 iomem_wdata[20]
.sym 92382 soc.spimemio_cfgreg_do[21]
.sym 92383 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 92384 soc.mem_valid
.sym 92388 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92389 UART_RX_SB_LUT4_I2_O[3]
.sym 92390 iomem_wstrb[3]
.sym 92412 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 92414 iomem_wstrb[3]
.sym 92415 UART_RX_SB_LUT4_I2_O[3]
.sym 92420 iomem_wdata[21]
.sym 92422 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 92423 clk$SB_IO_IN_$glb_clk
.sym 92424 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 92440 soc.spimem_rdata[16]
.sym 92443 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 92445 soc.mem_valid
.sym 92448 soc.spimem_rdata[17]
.sym 92450 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 92454 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 92455 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 92456 soc.spimemio_cfgreg_do[22]
.sym 92457 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 92459 iomem_wstrb[0]
.sym 92460 flash_clk_SB_LUT4_I1_I2[3]
.sym 92466 soc.simpleuart_reg_div_do[20]
.sym 92467 iomem_addr[2]
.sym 92468 iomem_addr[2]
.sym 92470 soc.spimemio.dout_data[3]
.sym 92472 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 92473 soc.simpleuart_reg_div_do[21]
.sym 92474 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 92475 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[1]
.sym 92476 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 92477 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 92480 soc.spimemio.dout_data[1]
.sym 92481 soc.simpleuart_reg_div_do[18]
.sym 92482 soc.spimemio_cfgreg_do[18]
.sym 92484 flash_clk_SB_LUT4_I1_I2[3]
.sym 92485 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 92488 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 92490 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 92493 soc.mem_valid
.sym 92495 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[2]
.sym 92496 flash_clk_SB_LUT4_I1_I2[3]
.sym 92499 soc.mem_valid
.sym 92500 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 92501 soc.spimemio_cfgreg_do[18]
.sym 92505 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 92506 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[2]
.sym 92507 flash_clk_SB_LUT4_I1_I2[3]
.sym 92508 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[1]
.sym 92511 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 92512 iomem_addr[2]
.sym 92513 soc.simpleuart_reg_div_do[20]
.sym 92514 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 92517 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 92518 flash_clk_SB_LUT4_I1_I2[3]
.sym 92519 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 92520 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 92523 soc.spimemio.dout_data[3]
.sym 92529 soc.simpleuart_reg_div_do[21]
.sym 92530 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 92531 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 92532 iomem_addr[2]
.sym 92535 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 92536 iomem_addr[2]
.sym 92537 soc.simpleuart_reg_div_do[18]
.sym 92538 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 92541 soc.spimemio.dout_data[1]
.sym 92545 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 92546 clk$SB_IO_IN_$glb_clk
.sym 92552 soc.spimem_rdata[23]
.sym 92561 iomem_addr[2]
.sym 92562 iomem_addr[2]
.sym 92572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 92573 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 92577 iomem_wstrb[1]
.sym 92578 iomem_wstrb[1]
.sym 92579 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 92589 soc.spimem_rdata[21]
.sym 92591 soc.spimemio.dout_data[4]
.sym 92592 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 92593 soc.spimemio_cfgreg_do[20]
.sym 92596 soc.spimemio.dout_data[7]
.sym 92597 soc.spimemio.config_cont_SB_LUT4_I2_1_O[1]
.sym 92598 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 92599 soc.spimemio.config_cont_SB_LUT4_I2_1_O[2]
.sym 92600 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 92601 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 92603 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 92606 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 92607 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 92609 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 92610 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 92612 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 92614 soc.mem_valid
.sym 92615 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 92616 soc.spimemio_cfgreg_do[22]
.sym 92618 flash_clk_SB_LUT4_I1_I2[3]
.sym 92620 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 92622 soc.spimemio_cfgreg_do[20]
.sym 92623 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 92624 soc.mem_valid
.sym 92628 soc.spimemio.dout_data[7]
.sym 92634 soc.spimem_rdata[21]
.sym 92635 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 92636 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 92637 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 92640 soc.spimemio.config_cont_SB_LUT4_I2_1_O[2]
.sym 92641 flash_clk_SB_LUT4_I1_I2[3]
.sym 92642 soc.spimemio.config_cont_SB_LUT4_I2_1_O[1]
.sym 92643 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 92646 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 92647 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 92648 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 92649 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 92655 soc.spimemio.dout_data[4]
.sym 92658 flash_clk_SB_LUT4_I1_I2[3]
.sym 92659 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 92660 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 92661 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 92664 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 92665 soc.mem_valid
.sym 92667 soc.spimemio_cfgreg_do[22]
.sym 92668 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 92669 clk$SB_IO_IN_$glb_clk
.sym 92674 soc.spimemio.buffer[22]
.sym 92695 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 92696 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 92697 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 92700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 92701 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 92703 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 92712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 92713 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 92715 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 92716 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 92717 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 92718 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 92720 soc.spimemio.buffer[21]
.sym 92723 soc.spimem_rdata[20]
.sym 92724 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 92725 soc.spimemio.buffer[20]
.sym 92726 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 92727 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 92729 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 92731 soc.spimemio.buffer[22]
.sym 92733 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 92735 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 92738 soc.spimem_rdata[22]
.sym 92739 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 92743 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 92748 soc.spimemio.buffer[21]
.sym 92751 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 92752 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 92753 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 92754 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 92760 soc.spimemio.buffer[22]
.sym 92764 soc.spimemio.buffer[20]
.sym 92770 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 92771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 92772 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 92775 soc.spimem_rdata[22]
.sym 92776 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 92777 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 92778 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 92781 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 92782 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 92783 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 92784 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 92787 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 92788 soc.spimem_rdata[20]
.sym 92789 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 92790 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 92791 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 92792 clk$SB_IO_IN_$glb_clk
.sym 92820 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 92821 iomem_wstrb[3]
.sym 92823 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 92825 iomem_wstrb[0]
.sym 92829 iomem_wstrb[2]
.sym 92836 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 92840 soc.spimemio.dout_data[4]
.sym 92843 soc.spimemio.dout_data[1]
.sym 92846 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 92848 soc.spimemio.dout_data[6]
.sym 92855 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 92868 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 92869 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 92870 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 92883 soc.spimemio.dout_data[1]
.sym 92898 soc.spimemio.dout_data[4]
.sym 92913 soc.spimemio.dout_data[6]
.sym 92914 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 92915 clk$SB_IO_IN_$glb_clk
.sym 92932 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 92941 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 92945 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 92948 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 92949 soc.mem_rdata[22]
.sym 92951 iomem_wstrb[0]
.sym 92961 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 92962 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 92966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 92973 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 92975 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 92977 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 92979 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 92980 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 92983 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 92992 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 92993 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 92994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 93006 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 93009 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 93010 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 93015 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 93016 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 93017 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 93018 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 93027 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93029 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 93033 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 93034 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 93035 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 93036 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 93038 clk$SB_IO_IN_$glb_clk
.sym 93039 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 93040 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 93041 iomem_wstrb[3]
.sym 93042 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 93043 iomem_wstrb[0]
.sym 93045 iomem_wstrb[2]
.sym 93046 iomem_wstrb[1]
.sym 93066 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 93068 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 93069 iomem_wstrb[1]
.sym 93071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 93073 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 93074 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93075 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93083 soc.cpu.last_mem_valid
.sym 93086 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 93087 soc.cpu.mem_la_firstword_reg
.sym 93088 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 93089 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 93090 soc.mem_rdata[22]
.sym 93091 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 93093 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 93094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 93099 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93101 UART_RX_SB_LUT4_I2_O[3]
.sym 93103 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 93104 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 93105 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 93106 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93115 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 93116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 93121 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93123 UART_RX_SB_LUT4_I2_O[3]
.sym 93126 soc.cpu.last_mem_valid
.sym 93127 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 93128 soc.cpu.mem_la_firstword_reg
.sym 93132 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 93134 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 93135 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 93138 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 93141 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 93144 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 93146 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 93147 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93153 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 93157 soc.mem_rdata[22]
.sym 93158 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 93159 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 93161 clk$SB_IO_IN_$glb_clk
.sym 93162 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 93169 $PACKER_GND_NET
.sym 93178 iomem_wstrb[0]
.sym 93190 UART_RX_SB_LUT4_I2_O[3]
.sym 93192 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93195 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 93204 soc.mem_rdata[25]
.sym 93208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 93211 soc.mem_rdata[18]
.sym 93213 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 93214 soc.mem_rdata[20]
.sym 93216 soc.cpu.mem_la_firstword_xfer
.sym 93218 soc.mem_rdata[21]
.sym 93221 soc.mem_rdata[22]
.sym 93222 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 93225 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 93229 UART_RX_SB_LUT4_I2_O[3]
.sym 93231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 93232 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 93233 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93238 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 93239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 93245 soc.mem_rdata[22]
.sym 93249 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 93251 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93252 soc.cpu.mem_la_firstword_xfer
.sym 93256 soc.mem_rdata[25]
.sym 93261 UART_RX_SB_LUT4_I2_O[3]
.sym 93262 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 93263 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 93267 soc.mem_rdata[21]
.sym 93276 soc.mem_rdata[20]
.sym 93281 soc.mem_rdata[18]
.sym 93283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 93284 clk$SB_IO_IN_$glb_clk
.sym 93290 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 93291 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93310 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 93311 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 93313 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93315 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 93317 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 93319 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 93320 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93328 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 93329 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 93330 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 93334 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 93336 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 93337 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 93338 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 93339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 93340 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 93342 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 93343 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93345 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93346 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93347 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 93349 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 93350 UART_RX_SB_LUT4_I2_O[3]
.sym 93351 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 93353 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93354 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93355 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 93358 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 93360 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 93361 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 93366 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 93367 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 93368 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 93372 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 93374 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 93375 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 93378 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93379 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93380 UART_RX_SB_LUT4_I2_O[3]
.sym 93381 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 93385 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 93387 UART_RX_SB_LUT4_I2_O[3]
.sym 93390 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 93391 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 93393 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93396 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93397 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93398 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93399 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 93402 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 93403 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 93404 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93405 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 93406 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 93407 clk$SB_IO_IN_$glb_clk
.sym 93408 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 93411 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93439 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93450 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93451 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 93452 soc.cpu.mem_la_read_SB_LUT4_O_I2[3]
.sym 93454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 93457 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 93458 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 93459 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93461 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93462 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93463 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 93465 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 93467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 93468 soc.cpu.clear_prefetched_high_word
.sym 93469 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 93470 UART_RX_SB_LUT4_I2_O[3]
.sym 93476 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93477 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 93479 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 93480 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93481 soc.cpu.mem_do_rinst
.sym 93484 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93485 soc.cpu.clear_prefetched_high_word
.sym 93489 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 93490 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 93491 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 93492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 93495 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93496 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93497 UART_RX_SB_LUT4_I2_O[3]
.sym 93498 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 93501 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93502 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93503 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93504 soc.cpu.mem_do_rinst
.sym 93510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 93513 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 93514 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93515 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 93516 soc.cpu.mem_la_read_SB_LUT4_O_I2[3]
.sym 93521 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 93525 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93526 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93528 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 93529 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 93530 clk$SB_IO_IN_$glb_clk
.sym 93531 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 93544 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 93577 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93592 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 93597 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 93598 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93600 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 93602 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 93612 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 93613 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93614 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 93615 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93630 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 93631 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 93632 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 93633 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 93652 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 93653 clk$SB_IO_IN_$glb_clk
.sym 93654 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94234 flash_csb$SB_IO_OUT
.sym 94240 flash_clk$SB_IO_OUT
.sym 94255 soc.spimemio.din_data[2]
.sym 94272 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 94273 soc.memory.rdata_0[21]
.sym 94274 iomem_addr[7]
.sym 94282 soc.memory.rdata_0[21]
.sym 94283 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 94285 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 94286 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94288 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 94289 iomem_addr[16]
.sym 94290 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 94291 soc.memory.rdata_1[21]
.sym 94292 iomem_addr[16]
.sym 94293 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 94294 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94296 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 94297 soc.spimemio.xfer.xfer_ddr
.sym 94298 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 94301 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 94302 soc.spimemio.xfer.count[3]
.sym 94304 soc.memory.rdata_1[29]
.sym 94305 soc.spimemio.xfer.xfer_ddr
.sym 94306 flash_clk_SB_LUT4_I1_I2[3]
.sym 94308 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 94309 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 94310 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 94311 soc.spimemio.xfer_clk
.sym 94312 soc.memory.rdata_0[29]
.sym 94314 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 94315 soc.spimemio.xfer_clk
.sym 94316 soc.spimemio.xfer.xfer_ddr
.sym 94317 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 94320 soc.spimemio.xfer.xfer_ddr
.sym 94322 soc.spimemio.xfer_clk
.sym 94323 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94326 soc.memory.rdata_0[29]
.sym 94327 iomem_addr[16]
.sym 94328 flash_clk_SB_LUT4_I1_I2[3]
.sym 94329 soc.memory.rdata_1[29]
.sym 94332 soc.memory.rdata_0[21]
.sym 94333 iomem_addr[16]
.sym 94334 soc.memory.rdata_1[21]
.sym 94335 flash_clk_SB_LUT4_I1_I2[3]
.sym 94338 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 94339 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 94340 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 94341 soc.spimemio.xfer.count[3]
.sym 94344 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 94345 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 94346 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94356 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 94357 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 94358 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 94359 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 94360 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 94361 clk$SB_IO_IN_$glb_clk
.sym 94362 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 94396 iomem_addr[16]
.sym 94398 soc.memory.rdata_1[16]
.sym 94400 soc.memory.rdata_1[17]
.sym 94409 soc.memory.rdata_1[23]
.sym 94411 iomem_wdata[21]
.sym 94412 iomem_wdata[31]
.sym 94414 iomem_wdata[23]
.sym 94416 iomem_wdata[21]
.sym 94417 iomem_wdata[26]
.sym 94419 soc.memory.rdata_0[29]
.sym 94420 soc.memory.rdata_1[20]
.sym 94421 iomem_wdata[17]
.sym 94422 soc.memory.rdata_1[21]
.sym 94423 soc.spimemio.xfer.count[3]
.sym 94424 soc.memory.rdata_1[22]
.sym 94425 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 94427 iomem_wdata[18]
.sym 94428 iomem_addr[14]
.sym 94441 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 94442 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 94443 soc.spimemio.xfer.count[1]
.sym 94445 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 94446 soc.spimemio.xfer_clk
.sym 94447 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 94448 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 94450 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 94451 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 94452 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 94453 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 94454 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[3]
.sym 94455 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 94456 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94460 soc.spimemio.xfer.count[0]
.sym 94462 soc.spimemio.xfer.count[3]
.sym 94464 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 94465 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 94467 $PACKER_VCC_NET
.sym 94468 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 94473 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 94474 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 94475 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 94476 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 94479 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 94480 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94481 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 94482 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 94485 soc.spimemio.xfer_clk
.sym 94486 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 94487 $PACKER_VCC_NET
.sym 94488 soc.spimemio.xfer.count[1]
.sym 94491 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[3]
.sym 94492 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 94493 soc.spimemio.xfer.count[1]
.sym 94494 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94497 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 94499 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94500 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 94503 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 94504 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94505 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 94506 soc.spimemio.xfer.count[0]
.sym 94509 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94510 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 94512 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 94515 soc.spimemio.xfer.count[1]
.sym 94516 soc.spimemio.xfer.count[3]
.sym 94518 soc.spimemio.xfer.count[0]
.sym 94519 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 94520 clk$SB_IO_IN_$glb_clk
.sym 94521 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 94552 iomem_addr[10]
.sym 94553 iomem_addr[15]
.sym 94555 soc.memory.rdata_1[31]
.sym 94556 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 94557 soc.memory.rdata_1[24]
.sym 94559 soc.memory.rdata_1[25]
.sym 94560 iomem_addr[4]
.sym 94562 soc.memory.rdata_1[26]
.sym 94563 iomem_wdata[30]
.sym 94564 soc.memory.rdata_1[27]
.sym 94566 soc.memory.wen[2]
.sym 94567 soc.memory.wen[3]
.sym 94568 soc.memory.rdata_0[25]
.sym 94569 iomem_addr[16]
.sym 94570 soc.memory.rdata_1[30]
.sym 94571 soc.memory.rdata_0[16]
.sym 94573 soc.memory.wen[2]
.sym 94580 $PACKER_VCC_NET
.sym 94583 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 94584 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 94586 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 94587 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 94588 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 94589 soc.spimemio.xfer.count[3]
.sym 94590 soc.spimemio.xfer.count[1]
.sym 94592 $PACKER_VCC_NET
.sym 94594 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 94597 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 94598 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 94600 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 94601 soc.spimemio.xfer_clk
.sym 94603 soc.spimemio.xfer.xfer_ddr
.sym 94605 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94606 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 94608 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 94609 soc.spimemio.xfer_clk
.sym 94610 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 94611 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 94613 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 94614 soc.spimemio.xfer.count[1]
.sym 94617 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 94618 soc.spimemio.xfer_clk
.sym 94619 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 94620 $PACKER_VCC_NET
.sym 94621 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 94624 $PACKER_VCC_NET
.sym 94625 soc.spimemio.xfer.count[3]
.sym 94626 soc.spimemio.xfer_clk
.sym 94627 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 94630 soc.spimemio.xfer.xfer_ddr
.sym 94631 soc.spimemio.xfer_clk
.sym 94632 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94633 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 94636 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 94637 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 94638 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 94639 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 94642 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 94645 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 94650 $PACKER_VCC_NET
.sym 94655 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 94656 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 94657 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 94658 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 94659 clk$SB_IO_IN_$glb_clk
.sym 94660 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 94689 iomem_addr[15]
.sym 94690 iomem_addr[4]
.sym 94692 soc.memory.rdata_0[19]
.sym 94701 soc.memory.rdata_0[18]
.sym 94702 iomem_addr[3]
.sym 94703 soc.memory.rdata_1[23]
.sym 94704 soc.memory.rdata_0[29]
.sym 94705 soc.memory.rdata_0[20]
.sym 94706 soc.memory.rdata_0[30]
.sym 94708 iomem_addr[11]
.sym 94709 soc.memory.rdata_0[22]
.sym 94710 soc.memory.rdata_0[24]
.sym 94711 soc.memory.rdata_0[23]
.sym 94712 iomem_addr[5]
.sym 94719 soc.memory.rdata_0[18]
.sym 94720 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 94722 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94725 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 94726 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 94727 soc.memory.rdata_1[18]
.sym 94728 soc.spimemio.xfer.obuffer[3]
.sym 94730 soc.spimemio.xfer.obuffer[4]
.sym 94731 soc.spimemio.xfer.obuffer[1]
.sym 94732 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 94733 iomem_addr[16]
.sym 94735 soc.spimemio.xfer.obuffer[0]
.sym 94737 flash_clk_SB_LUT4_I1_I2[3]
.sym 94740 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94743 soc.spimemio.xfer.obuffer[0]
.sym 94744 soc.spimemio.din_data[0]
.sym 94746 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 94749 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94751 iomem_addr[16]
.sym 94752 soc.memory.rdata_0[18]
.sym 94753 soc.memory.rdata_1[18]
.sym 94754 flash_clk_SB_LUT4_I1_I2[3]
.sym 94757 soc.spimemio.din_data[0]
.sym 94769 soc.spimemio.xfer.obuffer[3]
.sym 94771 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 94775 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94776 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 94777 soc.spimemio.xfer.obuffer[0]
.sym 94778 soc.spimemio.xfer.obuffer[3]
.sym 94781 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 94782 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94783 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 94787 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94788 soc.spimemio.xfer.obuffer[4]
.sym 94789 soc.spimemio.xfer.obuffer[1]
.sym 94790 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 94793 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 94794 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 94795 soc.spimemio.xfer.obuffer[0]
.sym 94796 soc.spimemio.xfer.obuffer[1]
.sym 94797 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 94798 clk$SB_IO_IN_$glb_clk
.sym 94799 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94831 soc.memory.rdata_0[27]
.sym 94840 soc.memory.rdata_0[26]
.sym 94841 soc.memory.rdata_1[20]
.sym 94842 iomem_addr[10]
.sym 94844 soc.memory.rdata_0[28]
.sym 94845 soc.memory.rdata_1[22]
.sym 94846 soc.spimemio.din_data[0]
.sym 94847 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 94849 iomem_addr[7]
.sym 94850 soc.memory.rdata_0[31]
.sym 94851 iomem_wdata[18]
.sym 94859 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 94861 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 94862 soc.spimemio.xfer.dummy_count[2]
.sym 94863 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94866 soc.spimemio.din_data[3]
.sym 94867 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 94868 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 94869 soc.spimemio.din_rd
.sym 94871 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94872 soc.spimemio.din_data[0]
.sym 94873 soc.spimemio.din_data[2]
.sym 94875 $PACKER_VCC_NET
.sym 94880 soc.spimemio.xfer.dummy_count[1]
.sym 94882 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 94883 soc.spimemio.din_data[1]
.sym 94884 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 94885 soc.spimemio.xfer.dummy_count[3]
.sym 94886 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 94887 soc.spimemio.xfer.dummy_count[0]
.sym 94889 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 94891 soc.spimemio.xfer.dummy_count[0]
.sym 94892 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 94895 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 94897 $PACKER_VCC_NET
.sym 94898 soc.spimemio.xfer.dummy_count[1]
.sym 94899 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 94901 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 94903 soc.spimemio.xfer.dummy_count[2]
.sym 94904 $PACKER_VCC_NET
.sym 94905 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 94909 $PACKER_VCC_NET
.sym 94910 soc.spimemio.xfer.dummy_count[3]
.sym 94911 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 94914 soc.spimemio.din_data[3]
.sym 94915 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94916 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 94917 soc.spimemio.din_rd
.sym 94920 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 94921 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94922 soc.spimemio.din_rd
.sym 94923 soc.spimemio.din_data[2]
.sym 94926 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 94927 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94928 soc.spimemio.din_data[0]
.sym 94929 soc.spimemio.din_rd
.sym 94932 soc.spimemio.din_rd
.sym 94933 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 94934 soc.spimemio.din_data[1]
.sym 94935 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 94936 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 94937 clk$SB_IO_IN_$glb_clk
.sym 94938 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 94968 soc.spimemio.din_data[3]
.sym 94979 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 94980 soc.memory.rdata_1[28]
.sym 94981 soc.memory.rdata_0[17]
.sym 94986 soc.memory.rdata_1[19]
.sym 94987 flash_io0_di
.sym 94988 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 94989 $PACKER_GND_NET
.sym 94990 soc.memory.ram01_WREN
.sym 94996 soc.memory.rdata_1[28]
.sym 94998 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 94999 flash_clk_SB_LUT4_I1_I2[3]
.sym 95001 soc.spimemio.xfer.xfer_ddr
.sym 95004 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95005 iomem_addr[8]
.sym 95009 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 95010 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95011 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 95014 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]
.sym 95016 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 95019 iomem_addr[16]
.sym 95020 soc.memory.rdata_0[28]
.sym 95022 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95023 soc.spimemio.xfer.fetch
.sym 95027 iomem_addr[16]
.sym 95029 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]
.sym 95030 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95031 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 95032 iomem_addr[16]
.sym 95042 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95043 iomem_addr[8]
.sym 95048 soc.spimemio.xfer.fetch
.sym 95053 iomem_addr[16]
.sym 95054 soc.memory.rdata_0[28]
.sym 95055 soc.memory.rdata_1[28]
.sym 95056 flash_clk_SB_LUT4_I1_I2[3]
.sym 95060 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 95061 soc.spimemio.xfer.xfer_ddr
.sym 95073 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95074 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95076 clk$SB_IO_IN_$glb_clk
.sym 95077 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 95104 soc.spimemio_cfgreg_do[21]
.sym 95112 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 95114 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95118 soc.memory.wen[3]
.sym 95119 iomem_wdata[30]
.sym 95120 iomem_addr[16]
.sym 95121 soc.memory.wen[2]
.sym 95122 soc.memory.rdata_1[30]
.sym 95123 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 95125 soc.memory.rdata_1[27]
.sym 95126 soc.memory.rdata_1[26]
.sym 95127 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 95128 soc.memory.rdata_0[16]
.sym 95129 soc.memory.rdata_0[25]
.sym 95135 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 95136 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 95138 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 95139 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 95140 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 95141 soc.spimemio_cfgreg_do[22]
.sym 95143 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I3[3]
.sym 95144 soc.spimemio_cfgreg_do[21]
.sym 95145 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95146 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95148 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95150 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 95151 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95157 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95161 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95163 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 95165 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95166 iomem_addr[5]
.sym 95168 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95169 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95170 iomem_addr[5]
.sym 95171 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95174 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 95175 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 95186 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 95187 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95188 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I3[3]
.sym 95189 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95198 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 95199 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95200 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 95201 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 95211 soc.spimemio_cfgreg_do[21]
.sym 95212 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95213 soc.spimemio_cfgreg_do[22]
.sym 95214 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95215 clk$SB_IO_IN_$glb_clk
.sym 95216 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 95248 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95253 soc.spimemio_cfgreg_do[22]
.sym 95256 soc.spimemio_cfgreg_do[21]
.sym 95257 soc.memory.rdata_0[20]
.sym 95258 soc.memory.rdata_0[22]
.sym 95260 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95262 soc.memory.rdata_0[30]
.sym 95263 soc.memory.rdata_0[23]
.sym 95264 soc.memory.rdata_1[23]
.sym 95265 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 95266 soc.memory.rdata_0[24]
.sym 95267 soc.simpleuart_reg_div_do[18]
.sym 95268 iomem_addr[5]
.sym 95275 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95276 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I3[1]
.sym 95277 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 95279 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95282 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95283 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 95284 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95285 soc.spimemio_cfgreg_do[20]
.sym 95287 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 95289 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95290 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 95292 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95293 soc.spimemio_cfgreg_do[22]
.sym 95294 soc.spimemio_cfgreg_do[21]
.sym 95295 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 95296 iomem_addr[4]
.sym 95298 iomem_addr[7]
.sym 95299 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95300 iomem_addr[23]
.sym 95301 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95302 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 95303 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 95305 iomem_addr[15]
.sym 95307 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95308 iomem_addr[7]
.sym 95309 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95310 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95313 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 95316 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I3[1]
.sym 95319 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95320 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95321 iomem_addr[4]
.sym 95322 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 95325 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95326 iomem_addr[15]
.sym 95327 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95328 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 95331 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95333 soc.spimemio_cfgreg_do[20]
.sym 95334 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95337 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95338 soc.spimemio_cfgreg_do[21]
.sym 95339 soc.spimemio_cfgreg_do[22]
.sym 95340 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 95343 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95344 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 95345 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 95346 iomem_addr[23]
.sym 95353 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95354 clk$SB_IO_IN_$glb_clk
.sym 95355 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 95389 soc.spimemio_cfgreg_do[20]
.sym 95396 soc.memory.rdata_0[26]
.sym 95397 soc.memory.rdata_1[20]
.sym 95398 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 95399 soc.spimemio.rd_valid
.sym 95400 iomem_addr[7]
.sym 95401 soc.memory.rdata_0[31]
.sym 95402 soc.memory.rdata_1[22]
.sym 95403 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 95405 iomem_addr[14]
.sym 95406 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95407 iomem_wdata[18]
.sym 95413 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95414 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95415 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 95416 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 95417 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 95419 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 95421 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95422 iomem_addr[2]
.sym 95424 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 95426 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95427 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[2]
.sym 95428 iomem_addr[10]
.sym 95429 iomem_addr[14]
.sym 95431 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95432 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95433 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 95434 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 95435 soc.spimemio_cfgreg_do[22]
.sym 95436 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95438 iomem_addr[6]
.sym 95439 soc.spimemio_cfgreg_do[21]
.sym 95441 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95442 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 95443 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 95444 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[1]
.sym 95446 iomem_addr[10]
.sym 95447 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 95448 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 95449 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95452 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95453 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 95454 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95455 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 95458 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95459 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95460 iomem_addr[2]
.sym 95461 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95464 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 95465 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95466 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95467 iomem_addr[6]
.sym 95470 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[1]
.sym 95472 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 95473 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[2]
.sym 95476 soc.spimemio_cfgreg_do[21]
.sym 95477 soc.spimemio_cfgreg_do[22]
.sym 95478 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95482 iomem_addr[14]
.sym 95483 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95484 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95485 soc.spimemio_cfgreg_do[21]
.sym 95488 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95489 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 95490 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 95491 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 95492 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95493 clk$SB_IO_IN_$glb_clk
.sym 95494 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 95537 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 95540 soc.spimemio.dout_data[6]
.sym 95541 soc.memory.ram01_WREN
.sym 95542 soc.memory.rdata_1[19]
.sym 95543 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 95544 $PACKER_GND_NET
.sym 95545 soc.memory.rdata_0[17]
.sym 95546 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[1]
.sym 95552 iomem_addr[21]
.sym 95553 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 95554 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 95556 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 95557 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 95560 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95561 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 95562 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95563 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95564 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 95565 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 95566 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 95567 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 95570 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 95571 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 95572 iomem_addr[19]
.sym 95573 iomem_addr[11]
.sym 95576 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 95577 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 95579 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 95580 $PACKER_VCC_NET
.sym 95581 iomem_addr[16]
.sym 95582 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 95585 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95586 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95587 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 95588 iomem_addr[11]
.sym 95593 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 95594 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 95597 iomem_addr[16]
.sym 95598 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 95599 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 95600 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 95603 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 95604 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 95606 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 95609 iomem_addr[21]
.sym 95610 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95611 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 95612 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 95615 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 95616 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 95617 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 95618 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 95622 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 95623 iomem_addr[19]
.sym 95624 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 95629 $PACKER_VCC_NET
.sym 95631 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 95632 clk$SB_IO_IN_$glb_clk
.sym 95633 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 95672 iomem_addr[21]
.sym 95674 soc.memory.wen[3]
.sym 95675 soc.memory.rdata_1[26]
.sym 95676 iomem_addr[16]
.sym 95677 soc.memory.rdata_0[16]
.sym 95678 soc.memory.rdata_1[30]
.sym 95681 soc.memory.rdata_0[25]
.sym 95682 soc.memory.rdata_1[27]
.sym 95683 iomem_addr[16]
.sym 95684 soc.memory.wen[2]
.sym 95691 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 95692 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95694 iomem_addr[16]
.sym 95695 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 95696 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 95697 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 95699 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 95700 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95701 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 95702 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 95703 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 95705 iomem_addr[8]
.sym 95706 soc.memory.rdata_0[19]
.sym 95707 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 95708 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 95710 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95711 soc.spimemio_cfgreg_do[19]
.sym 95712 iomem_addr[3]
.sym 95713 soc.spimemio.rd_inc
.sym 95714 flash_clk_SB_LUT4_I1_I2[3]
.sym 95715 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 95716 iomem_addr[4]
.sym 95718 soc.memory.rdata_1[19]
.sym 95719 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 95720 iomem_addr[6]
.sym 95721 soc.spimemio.rd_inc
.sym 95722 iomem_addr[11]
.sym 95725 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 95727 iomem_addr[3]
.sym 95730 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 95731 iomem_addr[6]
.sym 95732 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 95733 iomem_addr[4]
.sym 95736 soc.memory.rdata_1[19]
.sym 95737 flash_clk_SB_LUT4_I1_I2[3]
.sym 95738 soc.memory.rdata_0[19]
.sym 95739 iomem_addr[16]
.sym 95742 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 95743 soc.spimemio_cfgreg_do[19]
.sym 95744 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 95745 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 95748 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 95749 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 95750 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 95751 iomem_addr[8]
.sym 95754 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 95755 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 95756 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 95757 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 95761 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 95762 soc.spimemio.rd_inc
.sym 95763 iomem_addr[16]
.sym 95767 iomem_addr[11]
.sym 95768 soc.spimemio.rd_inc
.sym 95769 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 95770 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 95771 clk$SB_IO_IN_$glb_clk
.sym 95799 iomem_wstrb[3]
.sym 95813 iomem_addr[18]
.sym 95814 soc.memory.rdata_0[22]
.sym 95815 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 95817 iomem_wstrb[2]
.sym 95818 soc.memory.rdata_0[30]
.sym 95819 soc.memory.rdata_0[23]
.sym 95820 soc.memory.rdata_1[23]
.sym 95821 soc.memory.rdata_0[20]
.sym 95822 soc.memory.rdata_0[24]
.sym 95823 soc.simpleuart_reg_div_do[18]
.sym 95824 iomem_addr[11]
.sym 95831 iomem_addr[18]
.sym 95833 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 95835 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 95836 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 95837 soc.memory.rdata_0[27]
.sym 95838 soc.memory.wen[3]
.sym 95839 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 95841 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 95842 soc.memory.rdata_1[17]
.sym 95843 soc.memory.wen[2]
.sym 95844 soc.memory.rdata_1[16]
.sym 95846 iomem_addr[19]
.sym 95849 soc.memory.rdata_0[17]
.sym 95851 soc.spimemio.rd_inc
.sym 95853 soc.memory.rdata_0[16]
.sym 95854 iomem_addr[3]
.sym 95858 soc.memory.rdata_1[27]
.sym 95859 iomem_addr[16]
.sym 95861 flash_clk_SB_LUT4_I1_I2[3]
.sym 95863 flash_clk_SB_LUT4_I1_I2[3]
.sym 95864 soc.memory.rdata_0[16]
.sym 95865 iomem_addr[16]
.sym 95866 soc.memory.rdata_1[16]
.sym 95869 soc.memory.rdata_0[27]
.sym 95870 iomem_addr[16]
.sym 95871 soc.memory.rdata_1[27]
.sym 95872 flash_clk_SB_LUT4_I1_I2[3]
.sym 95876 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 95877 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 95878 soc.spimemio.rd_inc
.sym 95881 soc.memory.wen[3]
.sym 95884 soc.memory.wen[2]
.sym 95887 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 95888 iomem_addr[18]
.sym 95889 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 95890 iomem_addr[3]
.sym 95893 soc.memory.rdata_1[17]
.sym 95894 flash_clk_SB_LUT4_I1_I2[3]
.sym 95895 soc.memory.rdata_0[17]
.sym 95896 iomem_addr[16]
.sym 95899 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 95900 iomem_addr[18]
.sym 95901 iomem_addr[19]
.sym 95902 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 95905 soc.spimemio.rd_inc
.sym 95906 iomem_addr[19]
.sym 95907 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 95909 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 95910 clk$SB_IO_IN_$glb_clk
.sym 95952 soc.memory.rdata_0[26]
.sym 95953 soc.memory.rdata_0[31]
.sym 95958 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 95959 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 95960 iomem_wdata[18]
.sym 95961 soc.memory.rdata_1[20]
.sym 95963 soc.memory.rdata_1[22]
.sym 95969 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 95970 soc.memory.rdata_0[26]
.sym 95971 soc.memory.rdata_1[25]
.sym 95972 iomem_addr[16]
.sym 95973 soc.memory.rdata_1[24]
.sym 95974 iomem_addr[16]
.sym 95975 iomem_addr[16]
.sym 95976 flash_clk_SB_LUT4_I1_I2[3]
.sym 95977 soc.memory.rdata_1[26]
.sym 95978 soc.spimemio.config_qspi_SB_LUT4_I2_1_I3[3]
.sym 95982 soc.memory.rdata_1[30]
.sym 95983 soc.memory.rdata_0[25]
.sym 95984 flash_clk_SB_LUT4_I1_I2[3]
.sym 95988 soc.spimemio_cfgreg_do[22]
.sym 95990 iomem_wstrb[3]
.sym 95991 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 95993 iomem_wstrb[2]
.sym 95994 soc.memory.rdata_0[30]
.sym 95995 soc.memory.rdata_0[23]
.sym 95996 soc.memory.rdata_1[23]
.sym 95998 soc.memory.rdata_0[24]
.sym 95999 soc.spimemio_cfgreg_do[21]
.sym 96004 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 96005 iomem_wstrb[3]
.sym 96008 iomem_addr[16]
.sym 96009 soc.memory.rdata_0[30]
.sym 96010 flash_clk_SB_LUT4_I1_I2[3]
.sym 96011 soc.memory.rdata_1[30]
.sym 96014 iomem_addr[16]
.sym 96015 soc.memory.rdata_0[23]
.sym 96016 soc.memory.rdata_1[23]
.sym 96017 flash_clk_SB_LUT4_I1_I2[3]
.sym 96020 soc.memory.rdata_0[26]
.sym 96021 iomem_addr[16]
.sym 96022 soc.memory.rdata_1[26]
.sym 96023 flash_clk_SB_LUT4_I1_I2[3]
.sym 96026 soc.spimemio.config_qspi_SB_LUT4_I2_1_I3[3]
.sym 96027 soc.spimemio_cfgreg_do[21]
.sym 96028 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 96029 soc.spimemio_cfgreg_do[22]
.sym 96033 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 96034 iomem_wstrb[2]
.sym 96038 soc.memory.rdata_1[24]
.sym 96039 flash_clk_SB_LUT4_I1_I2[3]
.sym 96040 soc.memory.rdata_0[24]
.sym 96041 iomem_addr[16]
.sym 96044 soc.memory.rdata_0[25]
.sym 96045 soc.memory.rdata_1[25]
.sym 96046 iomem_addr[16]
.sym 96047 flash_clk_SB_LUT4_I1_I2[3]
.sym 96087 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 96092 $PACKER_GND_NET
.sym 96095 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 96097 soc.spimemio.dout_data[6]
.sym 96116 soc.memory.rdata_0[22]
.sym 96119 soc.memory.rdata_1[31]
.sym 96121 iomem_wdata[16]
.sym 96125 soc.memory.rdata_0[20]
.sym 96126 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 96128 iomem_addr[16]
.sym 96129 soc.memory.rdata_0[31]
.sym 96131 flash_clk_SB_LUT4_I1_I2[3]
.sym 96136 iomem_wdata[18]
.sym 96137 soc.memory.rdata_1[20]
.sym 96139 soc.memory.rdata_1[22]
.sym 96141 iomem_addr[16]
.sym 96142 flash_clk_SB_LUT4_I1_I2[3]
.sym 96143 soc.memory.rdata_1[31]
.sym 96144 soc.memory.rdata_0[31]
.sym 96159 soc.memory.rdata_0[22]
.sym 96160 iomem_addr[16]
.sym 96161 flash_clk_SB_LUT4_I1_I2[3]
.sym 96162 soc.memory.rdata_1[22]
.sym 96165 soc.memory.rdata_1[20]
.sym 96166 flash_clk_SB_LUT4_I1_I2[3]
.sym 96167 iomem_addr[16]
.sym 96168 soc.memory.rdata_0[20]
.sym 96171 iomem_wdata[18]
.sym 96177 iomem_wdata[16]
.sym 96187 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 96188 clk$SB_IO_IN_$glb_clk
.sym 96189 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 96230 iomem_addr[16]
.sym 96237 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 96254 iomem_wdata[21]
.sym 96258 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 96266 iomem_wdata[20]
.sym 96288 iomem_wdata[20]
.sym 96300 iomem_wdata[21]
.sym 96326 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 96327 clk$SB_IO_IN_$glb_clk
.sym 96328 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 96372 iomem_wstrb[2]
.sym 96373 soc.spimem_rdata[19]
.sym 96375 iomem_wstrb[2]
.sym 96376 iomem_wstrb[3]
.sym 96393 soc.spimemio.buffer[16]
.sym 96406 soc.spimemio.buffer[19]
.sym 96409 soc.spimemio.buffer[17]
.sym 96434 soc.spimemio.buffer[17]
.sym 96439 soc.spimemio.buffer[16]
.sym 96455 soc.spimemio.buffer[19]
.sym 96465 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 96466 clk$SB_IO_IN_$glb_clk
.sym 96498 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 96648 $PACKER_GND_NET
.sym 96649 soc.spimemio.dout_data[6]
.sym 96673 soc.spimemio.buffer[23]
.sym 96723 soc.spimemio.buffer[23]
.sym 96743 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_$glb_ce
.sym 96744 clk$SB_IO_IN_$glb_clk
.sym 96784 soc.spimem_rdata[23]
.sym 96825 soc.spimemio.dout_data[6]
.sym 96830 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 96855 soc.spimemio.dout_data[6]
.sym 96882 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 96883 clk$SB_IO_IN_$glb_clk
.sym 96927 iomem_wstrb[3]
.sym 96935 iomem_wstrb[2]
.sym 97204 $PACKER_GND_NET
.sym 97220 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 97223 iomem_wstrb[0]
.sym 97226 iomem_wstrb[1]
.sym 97228 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 97229 iomem_wstrb[3]
.sym 97230 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 97231 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 97236 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 97240 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97241 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 97244 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 97248 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 97249 iomem_wstrb[2]
.sym 97251 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97253 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97256 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 97259 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 97260 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 97261 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 97262 iomem_wstrb[3]
.sym 97265 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97268 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 97271 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 97272 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 97273 iomem_wstrb[0]
.sym 97274 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 97283 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 97284 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 97285 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 97286 iomem_wstrb[2]
.sym 97289 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 97290 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 97291 iomem_wstrb[1]
.sym 97292 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 97299 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 97300 clk$SB_IO_IN_$glb_clk
.sym 97500 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 97502 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 97509 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 97510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 97529 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 97555 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 97557 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 97563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 97577 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 97578 clk$SB_IO_IN_$glb_clk
.sym 97579 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 97612 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 97662 soc.cpu.cpu_state[0]
.sym 97684 soc.cpu.cpu_state[0]
.sym 97717 clk$SB_IO_IN_$glb_clk
.sym 97718 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 98492 clk$SB_IO_IN_$glb_clk
.sym 98497 iomem_wdata[29]
.sym 98498 iomem_wdata[30]
.sym 98500 iomem_wdata[23]
.sym 98501 iomem_wdata[21]
.sym 98502 iomem_wdata[26]
.sym 98505 iomem_wdata[21]
.sym 98506 iomem_wdata[31]
.sym 98508 iomem_wdata[23]
.sym 98513 iomem_wdata[19]
.sym 98514 iomem_wdata[17]
.sym 98515 iomem_wdata[16]
.sym 98516 iomem_wdata[20]
.sym 98517 iomem_wdata[25]
.sym 98518 iomem_wdata[22]
.sym 98519 iomem_wdata[18]
.sym 98520 iomem_wdata[24]
.sym 98521 iomem_wdata[19]
.sym 98522 iomem_wdata[17]
.sym 98523 iomem_wdata[16]
.sym 98524 iomem_wdata[20]
.sym 98525 iomem_wdata[28]
.sym 98526 iomem_wdata[22]
.sym 98527 iomem_wdata[18]
.sym 98528 iomem_wdata[27]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_1[16]
.sym 98601 soc.memory.rdata_1[17]
.sym 98602 soc.memory.rdata_1[18]
.sym 98603 soc.memory.rdata_1[19]
.sym 98604 soc.memory.rdata_1[20]
.sym 98605 soc.memory.rdata_1[21]
.sym 98606 soc.memory.rdata_1[22]
.sym 98607 soc.memory.rdata_1[23]
.sym 98608 iomem_wdata[29]
.sym 98610 iomem_wdata[19]
.sym 98613 iomem_wdata[31]
.sym 98623 iomem_wdata[25]
.sym 98635 iomem_wdata[29]
.sym 98637 iomem_wdata[30]
.sym 98696 clk$SB_IO_IN_$glb_clk
.sym 98703 iomem_addr[14]
.sym 98706 iomem_addr[4]
.sym 98707 iomem_addr[7]
.sym 98709 iomem_addr[3]
.sym 98710 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 98711 iomem_wdata[26]
.sym 98712 iomem_addr[5]
.sym 98713 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 98714 iomem_addr[3]
.sym 98715 iomem_addr[15]
.sym 98716 iomem_addr[10]
.sym 98717 iomem_wdata[27]
.sym 98718 iomem_addr[6]
.sym 98720 iomem_wdata[28]
.sym 98722 iomem_wdata[30]
.sym 98723 iomem_addr[2]
.sym 98725 iomem_addr[8]
.sym 98726 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 98727 iomem_wdata[24]
.sym 98728 iomem_wdata[25]
.sym 98729 iomem_addr[2]
.sym 98730 iomem_wdata[31]
.sym 98731 iomem_addr[11]
.sym 98732 iomem_wdata[29]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_1[24]
.sym 98797 soc.memory.rdata_1[25]
.sym 98798 soc.memory.rdata_1[26]
.sym 98799 soc.memory.rdata_1[27]
.sym 98800 soc.memory.rdata_1[28]
.sym 98801 soc.memory.rdata_1[29]
.sym 98802 soc.memory.rdata_1[30]
.sym 98803 soc.memory.rdata_1[31]
.sym 98807 iomem_wdata[24]
.sym 98808 iomem_addr[3]
.sym 98812 iomem_wdata[26]
.sym 98813 iomem_addr[5]
.sym 98815 iomem_addr[3]
.sym 98874 iomem_addr[14]
.sym 98875 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 98876 soc.memory.ram01_WREN
.sym 98879 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98881 iomem_addr[10]
.sym 98882 iomem_addr[7]
.sym 98884 soc.memory.ram01_WREN
.sym 98885 iomem_addr[4]
.sym 98886 iomem_addr[15]
.sym 98887 iomem_addr[6]
.sym 98890 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 98892 iomem_addr[8]
.sym 98893 soc.memory.wen[3]
.sym 98898 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 98899 soc.memory.wen[2]
.sym 98900 iomem_addr[11]
.sym 98901 soc.memory.wen[3]
.sym 98902 soc.memory.wen[2]
.sym 98903 iomem_addr[16]
.sym 98904 iomem_addr[5]
.sym 98905 soc.memory.wen[2]
.sym 98906 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 98923 soc.memory.wen[3]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[16]
.sym 98969 soc.memory.rdata_0[17]
.sym 98970 soc.memory.rdata_0[18]
.sym 98971 soc.memory.rdata_0[19]
.sym 98972 soc.memory.rdata_0[20]
.sym 98973 soc.memory.rdata_0[21]
.sym 98974 soc.memory.rdata_0[22]
.sym 98975 soc.memory.rdata_0[23]
.sym 98981 iomem_addr[7]
.sym 98988 iomem_addr[6]
.sym 98990 iomem_addr[10]
.sym 98991 iomem_addr[14]
.sym 99048 $PACKER_GND_NET
.sym 99051 $PACKER_VCC_NET
.sym 99056 $PACKER_GND_NET
.sym 99059 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[24]
.sym 99141 soc.memory.rdata_0[25]
.sym 99142 soc.memory.rdata_0[26]
.sym 99143 soc.memory.rdata_0[27]
.sym 99144 soc.memory.rdata_0[28]
.sym 99145 soc.memory.rdata_0[29]
.sym 99146 soc.memory.rdata_0[30]
.sym 99147 soc.memory.rdata_0[31]
.sym 99155 $PACKER_GND_NET
.sym 99159 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 99160 $PACKER_VCC_NET
.sym 99310 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 103394 soc.cpu.count_instr[0]
.sym 103399 soc.cpu.count_instr[1]
.sym 103400 soc.cpu.count_instr[0]
.sym 103403 soc.cpu.count_instr[2]
.sym 103404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 103407 soc.cpu.count_instr[3]
.sym 103408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 103411 soc.cpu.count_instr[4]
.sym 103412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 103415 soc.cpu.count_instr[5]
.sym 103416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 103419 soc.cpu.count_instr[6]
.sym 103420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 103423 soc.cpu.count_instr[7]
.sym 103424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 103427 soc.cpu.count_instr[8]
.sym 103428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 103431 soc.cpu.count_instr[9]
.sym 103432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 103435 soc.cpu.count_instr[10]
.sym 103436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 103439 soc.cpu.count_instr[11]
.sym 103440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 103443 soc.cpu.count_instr[12]
.sym 103444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 103447 soc.cpu.count_instr[13]
.sym 103448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 103451 soc.cpu.count_instr[14]
.sym 103452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 103455 soc.cpu.count_instr[15]
.sym 103456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 103459 soc.cpu.count_instr[16]
.sym 103460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 103463 soc.cpu.count_instr[17]
.sym 103464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 103467 soc.cpu.count_instr[18]
.sym 103468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 103471 soc.cpu.count_instr[19]
.sym 103472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 103475 soc.cpu.count_instr[20]
.sym 103476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 103479 soc.cpu.count_instr[21]
.sym 103480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 103483 soc.cpu.count_instr[22]
.sym 103484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 103487 soc.cpu.count_instr[23]
.sym 103488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 103491 soc.cpu.count_instr[24]
.sym 103492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 103495 soc.cpu.count_instr[25]
.sym 103496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 103499 soc.cpu.count_instr[26]
.sym 103500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 103503 soc.cpu.count_instr[27]
.sym 103504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 103507 soc.cpu.count_instr[28]
.sym 103508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 103511 soc.cpu.count_instr[29]
.sym 103512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 103515 soc.cpu.count_instr[30]
.sym 103516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 103519 soc.cpu.count_instr[31]
.sym 103520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 103523 soc.cpu.count_instr[32]
.sym 103524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 103527 soc.cpu.count_instr[33]
.sym 103528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 103531 soc.cpu.count_instr[34]
.sym 103532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 103535 soc.cpu.count_instr[35]
.sym 103536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 103539 soc.cpu.count_instr[36]
.sym 103540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 103543 soc.cpu.count_instr[37]
.sym 103544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 103547 soc.cpu.count_instr[38]
.sym 103548 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 103551 soc.cpu.count_instr[39]
.sym 103552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 103555 soc.cpu.count_instr[40]
.sym 103556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 103559 soc.cpu.count_instr[41]
.sym 103560 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 103563 soc.cpu.count_instr[42]
.sym 103564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 103567 soc.cpu.count_instr[43]
.sym 103568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 103571 soc.cpu.count_instr[44]
.sym 103572 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 103575 soc.cpu.count_instr[45]
.sym 103576 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 103579 soc.cpu.count_instr[46]
.sym 103580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 103583 soc.cpu.count_instr[47]
.sym 103584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 103587 soc.cpu.count_instr[48]
.sym 103588 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 103591 soc.cpu.count_instr[49]
.sym 103592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 103595 soc.cpu.count_instr[50]
.sym 103596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 103599 soc.cpu.count_instr[51]
.sym 103600 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 103603 soc.cpu.count_instr[52]
.sym 103604 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 103607 soc.cpu.count_instr[53]
.sym 103608 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 103611 soc.cpu.count_instr[54]
.sym 103612 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 103615 soc.cpu.count_instr[55]
.sym 103616 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 103619 soc.cpu.count_instr[56]
.sym 103620 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 103623 soc.cpu.count_instr[57]
.sym 103624 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 103627 soc.cpu.count_instr[58]
.sym 103628 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 103631 soc.cpu.count_instr[59]
.sym 103632 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 103635 soc.cpu.count_instr[60]
.sym 103636 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 103639 soc.cpu.count_instr[61]
.sym 103640 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 103643 soc.cpu.count_instr[62]
.sym 103644 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 103647 soc.cpu.count_instr[63]
.sym 103648 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 103649 soc.cpu.count_cycle[48]
.sym 103650 soc.cpu.instr_rdcycleh
.sym 103651 soc.cpu.instr_rdinstr
.sym 103652 soc.cpu.count_instr[16]
.sym 103653 soc.cpu.count_cycle[60]
.sym 103654 soc.cpu.instr_rdcycleh
.sym 103655 soc.cpu.instr_rdinstr
.sym 103656 soc.cpu.count_instr[28]
.sym 103657 soc.cpu.count_cycle[58]
.sym 103658 soc.cpu.instr_rdcycleh
.sym 103659 soc.cpu.instr_rdinstr
.sym 103660 soc.cpu.count_instr[26]
.sym 103661 soc.cpu.count_cycle[62]
.sym 103662 soc.cpu.instr_rdcycleh
.sym 103663 soc.cpu.instr_rdinstr
.sym 103664 soc.cpu.count_instr[30]
.sym 103666 soc.cpu.count_instr[58]
.sym 103667 soc.cpu.instr_rdinstrh
.sym 103668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 103669 soc.cpu.instr_rdinstrh
.sym 103670 soc.cpu.count_instr[60]
.sym 103671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 103672 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 103674 soc.cpu.count_cycle[28]
.sym 103675 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 103676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 103678 soc.cpu.count_instr[62]
.sym 103679 soc.cpu.instr_rdinstrh
.sym 103680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 103681 soc.cpu.count_instr[22]
.sym 103682 soc.cpu.instr_rdinstr
.sym 103683 soc.cpu.instr_rdinstrh
.sym 103684 soc.cpu.count_instr[54]
.sym 103685 soc.cpu.instr_rdinstrh
.sym 103686 soc.cpu.count_instr[48]
.sym 103687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 103688 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 103689 soc.cpu.count_instr[21]
.sym 103690 soc.cpu.instr_rdinstr
.sym 103691 soc.cpu.instr_rdinstrh
.sym 103692 soc.cpu.count_instr[53]
.sym 103693 soc.cpu.count_cycle[55]
.sym 103694 soc.cpu.instr_rdcycleh
.sym 103695 soc.cpu.instr_rdinstr
.sym 103696 soc.cpu.count_instr[23]
.sym 103697 soc.cpu.instr_rdinstrh
.sym 103698 soc.cpu.count_instr[55]
.sym 103699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 103700 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 103701 soc.cpu.count_cycle[51]
.sym 103702 soc.cpu.instr_rdcycleh
.sym 103703 soc.cpu.instr_rdinstrh
.sym 103704 soc.cpu.count_instr[51]
.sym 103706 soc.cpu.count_instr[19]
.sym 103707 soc.cpu.instr_rdinstr
.sym 103708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 103709 soc.cpu.count_cycle[63]
.sym 103710 soc.cpu.instr_rdcycleh
.sym 103711 soc.cpu.instr_rdinstr
.sym 103712 soc.cpu.count_instr[31]
.sym 103714 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 103718 soc.cpu.reg_sh[3]
.sym 103719 $PACKER_VCC_NET
.sym 103721 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 103722 soc.cpu.reg_sh[4]
.sym 103723 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 103724 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 103726 soc.cpu.count_instr[17]
.sym 103727 soc.cpu.instr_rdinstr
.sym 103728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 103729 soc.cpu.instr_rdinstrh
.sym 103730 soc.cpu.count_instr[63]
.sym 103731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 103732 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 103733 soc.cpu.count_cycle[49]
.sym 103734 soc.cpu.instr_rdcycleh
.sym 103735 soc.cpu.instr_rdinstrh
.sym 103736 soc.cpu.count_instr[49]
.sym 103741 soc.cpu.count_instr[20]
.sym 103742 soc.cpu.instr_rdinstr
.sym 103743 soc.cpu.instr_rdinstrh
.sym 103744 soc.cpu.count_instr[52]
.sym 103746 soc.cpu.reg_sh[0]
.sym 103750 soc.cpu.reg_sh[1]
.sym 103751 $PACKER_VCC_NET
.sym 103754 $PACKER_VCC_NET
.sym 103756 $nextpnr_ICESTORM_LC_36$I3
.sym 103758 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 103759 $PACKER_VCC_NET
.sym 103762 $PACKER_VCC_NET
.sym 103764 $nextpnr_ICESTORM_LC_37$I3
.sym 103766 soc.cpu.reg_sh[3]
.sym 103767 $PACKER_VCC_NET
.sym 103772 $nextpnr_ICESTORM_LC_38$I3
.sym 103773 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 103774 soc.cpu.reg_sh[3]
.sym 103775 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 103776 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 103777 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 103778 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 103779 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 103780 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 103782 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103783 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 103784 soc.cpu.cpu_state[4]
.sym 103788 soc.cpu.reg_sh[0]
.sym 103792 soc.cpu.reg_sh[4]
.sym 103796 soc.cpu.reg_sh[3]
.sym 103800 soc.cpu.reg_sh[1]
.sym 103802 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 103803 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 103804 soc.cpu.cpu_state[4]
.sym 103805 soc.cpu.reg_sh[4]
.sym 103806 soc.cpu.reg_sh[1]
.sym 103807 soc.cpu.reg_sh[3]
.sym 103808 soc.cpu.reg_sh[0]
.sym 103810 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 103815 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 103818 $PACKER_VCC_NET
.sym 103819 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 103823 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 103827 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 103830 $PACKER_VCC_NET
.sym 103832 $nextpnr_ICESTORM_LC_40$I3
.sym 103834 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 103835 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 103836 $nextpnr_ICESTORM_LC_40$COUT
.sym 103837 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 103838 soc.cpu.reg_sh[1]
.sym 103839 soc.cpu.cpu_state[4]
.sym 103840 soc.cpu.reg_sh[0]
.sym 103848 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 103855 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 103856 soc.cpu.cpu_state[4]
.sym 103862 soc.cpu.reg_sh[0]
.sym 103863 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 103864 soc.cpu.cpu_state[4]
.sym 104002 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104003 UART_RX_SB_LUT4_I2_O[3]
.sym 104004 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 104007 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 104008 soc.cpu.irq_mask[2]
.sym 104015 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 104016 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 104026 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 104027 soc.cpu.irq_pending[1]
.sym 104028 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 104034 UART_RX_SB_LUT4_I2_O[3]
.sym 104035 soc.cpu.mem_do_rinst
.sym 104036 soc.cpu.reg_next_pc[0]
.sym 104037 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 104038 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 104039 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 104040 UART_RX_SB_LUT4_I2_O[3]
.sym 104042 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 104043 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 104044 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 104046 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 104047 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 104048 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 104049 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 104050 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 104051 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 104052 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O[3]
.sym 104054 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 104055 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 104056 soc.cpu.cpu_state[2]
.sym 104058 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 104059 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 104060 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 104062 UART_RX_SB_LUT4_I2_O[3]
.sym 104063 soc.cpu.mem_do_rinst
.sym 104064 soc.cpu.reg_next_pc[0]
.sym 104067 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 104068 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 104070 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 104071 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 104072 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 104074 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 104075 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 104076 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 104078 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 104079 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 104080 UART_RX_SB_LUT4_I2_O[3]
.sym 104081 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 104082 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 104083 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 104084 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 104085 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 104086 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 104087 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 104088 UART_RX_SB_LUT4_I2_O[3]
.sym 104091 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 104092 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 104093 soc.cpu.irq_mask[2]
.sym 104094 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 104095 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 104096 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 104099 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 104100 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 104102 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 104103 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 104104 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 104106 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 104107 soc.cpu.cpu_state[0]
.sym 104108 UART_RX_SB_LUT4_I2_O[3]
.sym 104109 $PACKER_GND_NET
.sym 104113 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 104114 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 104115 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 104116 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 104119 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 104120 UART_RX_SB_LUT4_I2_O[3]
.sym 104125 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 104126 soc.cpu.cpu_state[1]
.sym 104127 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 104128 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[3]
.sym 104134 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 104135 soc.cpu.cpu_state[0]
.sym 104136 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[2]
.sym 104144 UART_RX_SB_LUT4_I2_O[3]
.sym 104151 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 104152 UART_RX_SB_LUT4_I2_O[3]
.sym 104158 soc.cpu.resetn_SB_LUT4_I3_O
.sym 104159 reset_cnt[0]
.sym 104162 soc.cpu.resetn_SB_LUT4_I3_O
.sym 104163 reset_cnt[0]
.sym 104167 reset_cnt[1]
.sym 104168 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 104171 reset_cnt[2]
.sym 104172 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 104175 reset_cnt[3]
.sym 104176 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 104179 reset_cnt[4]
.sym 104180 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 104183 reset_cnt[5]
.sym 104184 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 104186 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 104187 reset_cnt[0]
.sym 104188 reset_cnt[1]
.sym 104189 reset_cnt[2]
.sym 104190 reset_cnt[3]
.sym 104191 reset_cnt[4]
.sym 104192 reset_cnt[5]
.sym 104354 soc.cpu.count_cycle[0]
.sym 104359 soc.cpu.count_cycle[1]
.sym 104360 soc.cpu.count_cycle[0]
.sym 104363 soc.cpu.count_cycle[2]
.sym 104364 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104367 soc.cpu.count_cycle[3]
.sym 104368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104371 soc.cpu.count_cycle[4]
.sym 104372 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104375 soc.cpu.count_cycle[5]
.sym 104376 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104379 soc.cpu.count_cycle[6]
.sym 104380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104383 soc.cpu.count_cycle[7]
.sym 104384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104387 soc.cpu.count_cycle[8]
.sym 104388 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104391 soc.cpu.count_cycle[9]
.sym 104392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104395 soc.cpu.count_cycle[10]
.sym 104396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104399 soc.cpu.count_cycle[11]
.sym 104400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104403 soc.cpu.count_cycle[12]
.sym 104404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104407 soc.cpu.count_cycle[13]
.sym 104408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104411 soc.cpu.count_cycle[14]
.sym 104412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104415 soc.cpu.count_cycle[15]
.sym 104416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104419 soc.cpu.count_cycle[16]
.sym 104420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104423 soc.cpu.count_cycle[17]
.sym 104424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104427 soc.cpu.count_cycle[18]
.sym 104428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104431 soc.cpu.count_cycle[19]
.sym 104432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104435 soc.cpu.count_cycle[20]
.sym 104436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104439 soc.cpu.count_cycle[21]
.sym 104440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104443 soc.cpu.count_cycle[22]
.sym 104444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104447 soc.cpu.count_cycle[23]
.sym 104448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104451 soc.cpu.count_cycle[24]
.sym 104452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 104455 soc.cpu.count_cycle[25]
.sym 104456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 104459 soc.cpu.count_cycle[26]
.sym 104460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 104463 soc.cpu.count_cycle[27]
.sym 104464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 104467 soc.cpu.count_cycle[28]
.sym 104468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 104471 soc.cpu.count_cycle[29]
.sym 104472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 104475 soc.cpu.count_cycle[30]
.sym 104476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 104479 soc.cpu.count_cycle[31]
.sym 104480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 104483 soc.cpu.count_cycle[32]
.sym 104484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 104487 soc.cpu.count_cycle[33]
.sym 104488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 104491 soc.cpu.count_cycle[34]
.sym 104492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 104495 soc.cpu.count_cycle[35]
.sym 104496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 104499 soc.cpu.count_cycle[36]
.sym 104500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 104503 soc.cpu.count_cycle[37]
.sym 104504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 104507 soc.cpu.count_cycle[38]
.sym 104508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 104511 soc.cpu.count_cycle[39]
.sym 104512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 104515 soc.cpu.count_cycle[40]
.sym 104516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 104519 soc.cpu.count_cycle[41]
.sym 104520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 104523 soc.cpu.count_cycle[42]
.sym 104524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 104527 soc.cpu.count_cycle[43]
.sym 104528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 104531 soc.cpu.count_cycle[44]
.sym 104532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 104535 soc.cpu.count_cycle[45]
.sym 104536 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 104539 soc.cpu.count_cycle[46]
.sym 104540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 104543 soc.cpu.count_cycle[47]
.sym 104544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 104547 soc.cpu.count_cycle[48]
.sym 104548 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 104551 soc.cpu.count_cycle[49]
.sym 104552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 104555 soc.cpu.count_cycle[50]
.sym 104556 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 104559 soc.cpu.count_cycle[51]
.sym 104560 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 104563 soc.cpu.count_cycle[52]
.sym 104564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 104567 soc.cpu.count_cycle[53]
.sym 104568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 104571 soc.cpu.count_cycle[54]
.sym 104572 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 104575 soc.cpu.count_cycle[55]
.sym 104576 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 104579 soc.cpu.count_cycle[56]
.sym 104580 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 104583 soc.cpu.count_cycle[57]
.sym 104584 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 104587 soc.cpu.count_cycle[58]
.sym 104588 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 104591 soc.cpu.count_cycle[59]
.sym 104592 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 104595 soc.cpu.count_cycle[60]
.sym 104596 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 104599 soc.cpu.count_cycle[61]
.sym 104600 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 104603 soc.cpu.count_cycle[62]
.sym 104604 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 104607 soc.cpu.count_cycle[63]
.sym 104608 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 104609 soc.cpu.instr_rdinstr
.sym 104610 soc.cpu.count_instr[29]
.sym 104611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104612 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104613 soc.cpu.count_cycle[57]
.sym 104614 soc.cpu.instr_rdcycleh
.sym 104615 soc.cpu.instr_rdinstrh
.sym 104616 soc.cpu.count_instr[57]
.sym 104617 soc.cpu.count_cycle[47]
.sym 104618 soc.cpu.instr_rdcycleh
.sym 104619 soc.cpu.instr_rdinstr
.sym 104620 soc.cpu.count_instr[15]
.sym 104621 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104622 soc.cpu.count_cycle[27]
.sym 104623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 104624 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104625 soc.cpu.count_cycle[59]
.sym 104626 soc.cpu.instr_rdcycleh
.sym 104627 soc.cpu.instr_rdinstr
.sym 104628 soc.cpu.count_instr[27]
.sym 104630 soc.cpu.count_instr[59]
.sym 104631 soc.cpu.instr_rdinstrh
.sym 104632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104633 soc.cpu.instr_rdinstrh
.sym 104634 soc.cpu.count_instr[47]
.sym 104635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104636 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104637 soc.cpu.count_cycle[61]
.sym 104638 soc.cpu.instr_rdcycleh
.sym 104639 soc.cpu.instr_rdinstrh
.sym 104640 soc.cpu.count_instr[61]
.sym 104641 soc.cpu.count_cycle[50]
.sym 104642 soc.cpu.instr_rdcycleh
.sym 104643 soc.cpu.instr_rdinstr
.sym 104644 soc.cpu.count_instr[18]
.sym 104646 soc.cpu.count_cycle[54]
.sym 104647 soc.cpu.instr_rdcycleh
.sym 104648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104649 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104650 soc.cpu.count_cycle[30]
.sym 104651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104652 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104653 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104654 soc.cpu.count_cycle[18]
.sym 104655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104656 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104658 soc.cpu.count_instr[25]
.sym 104659 soc.cpu.instr_rdinstr
.sym 104660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104661 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104662 soc.cpu.count_cycle[26]
.sym 104663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104664 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104666 soc.cpu.count_instr[50]
.sym 104667 soc.cpu.instr_rdinstrh
.sym 104668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104669 soc.cpu.count_cycle[56]
.sym 104670 soc.cpu.instr_rdcycleh
.sym 104671 soc.cpu.instr_rdinstr
.sym 104672 soc.cpu.count_instr[24]
.sym 104673 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104674 soc.cpu.count_cycle[25]
.sym 104675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104676 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104677 soc.cpu.instr_rdinstrh
.sym 104678 soc.cpu.count_instr[56]
.sym 104679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104680 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104681 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104682 soc.cpu.count_cycle[17]
.sym 104683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104684 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104685 soc.cpu.count_cycle[19]
.sym 104686 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104688 soc.cpu.instr_maskirq
.sym 104689 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104690 soc.cpu.count_cycle[22]
.sym 104691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104692 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104694 soc.cpu.count_cycle[53]
.sym 104695 soc.cpu.instr_rdcycleh
.sym 104696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 104697 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104698 soc.cpu.count_cycle[20]
.sym 104699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104700 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 104702 soc.cpu.count_cycle[52]
.sym 104703 soc.cpu.instr_rdcycleh
.sym 104704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104705 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 104706 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 104707 soc.cpu.cpuregs_rs1[22]
.sym 104708 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 104710 soc.cpu.instr_rdinstrh
.sym 104711 soc.cpu.instr_rdinstr
.sym 104712 soc.cpu.instr_rdcycleh
.sym 104713 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 104714 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 104715 soc.cpu.cpuregs_rs1[24]
.sym 104716 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 104721 soc.cpu.count_cycle[31]
.sym 104722 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 104723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104725 soc.cpu.count_cycle[24]
.sym 104726 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 104727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 104728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104729 soc.cpu.count_cycle[21]
.sym 104730 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104732 soc.cpu.instr_maskirq
.sym 104737 soc.cpu.instr_maskirq
.sym 104738 soc.cpu.irq_mask[24]
.sym 104739 soc.cpu.instr_timer
.sym 104740 soc.cpu.timer[24]
.sym 104741 soc.cpu.timer[24]
.sym 104742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 104743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 104744 soc.cpu.timer[27]
.sym 104745 soc.cpu.instr_maskirq
.sym 104746 soc.cpu.irq_mask[16]
.sym 104747 soc.cpu.instr_timer
.sym 104748 soc.cpu.timer[16]
.sym 104750 soc.cpu.count_cycle[16]
.sym 104751 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 104752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 104753 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 104754 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 104755 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 104756 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 104757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 104758 soc.cpu.timer[21]
.sym 104759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 104760 soc.cpu.timer[23]
.sym 104761 soc.cpu.instr_retirq
.sym 104762 soc.cpu.cpuregs_rs1[16]
.sym 104763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 104764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 104766 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 104767 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 104768 soc.cpu.cpu_state[4]
.sym 104769 soc.cpu.instr_maskirq
.sym 104770 soc.cpu.irq_mask[27]
.sym 104771 soc.cpu.instr_timer
.sym 104772 soc.cpu.timer[27]
.sym 104773 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 104774 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 104775 soc.cpu.cpuregs_rs1[19]
.sym 104776 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 104779 soc.cpu.instr_maskirq
.sym 104780 soc.cpu.irq_mask[17]
.sym 104781 soc.cpu.instr_retirq
.sym 104782 soc.cpu.cpuregs_rs1[17]
.sym 104783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 104784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104785 soc.cpu.instr_retirq
.sym 104786 soc.cpu.cpuregs_rs1[22]
.sym 104787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 104788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104789 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 104790 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 104791 soc.cpu.cpuregs_rs1[27]
.sym 104792 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 104795 soc.cpu.instr_maskirq
.sym 104796 soc.cpu.irq_mask[22]
.sym 104797 soc.cpu.instr_timer
.sym 104798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 104799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104800 soc.cpu.cpu_state[2]
.sym 104801 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 104802 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 104803 soc.cpu.cpuregs_rs1[29]
.sym 104804 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 104805 soc.cpu.instr_timer
.sym 104806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104807 soc.cpu.cpuregs_rs1[19]
.sym 104808 soc.cpu.instr_retirq
.sym 104809 soc.cpu.cpuregs_rs1[24]
.sym 104810 soc.cpu.instr_retirq
.sym 104811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104812 soc.cpu.cpu_state[2]
.sym 104813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 104814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[1]
.sym 104815 soc.cpu.cpu_state[2]
.sym 104816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 104821 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 104822 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 104823 soc.cpu.cpuregs_rs1[26]
.sym 104824 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 104825 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 104826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 104827 soc.cpu.cpuregs_rs1[25]
.sym 104828 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 104829 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 104830 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 104831 soc.cpu.cpuregs_rs1[23]
.sym 104832 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 104834 soc.cpu.count_cycle[29]
.sym 104835 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 104836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 104838 soc.cpu.count_cycle[23]
.sym 104839 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 104840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 104842 soc.cpu.instr_retirq
.sym 104843 soc.cpu.cpuregs_rs1[27]
.sym 104844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 104845 soc.cpu.instr_retirq
.sym 104846 soc.cpu.cpuregs_rs1[29]
.sym 104847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 104848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104849 soc.cpu.instr_maskirq
.sym 104850 soc.cpu.irq_mask[29]
.sym 104851 soc.cpu.instr_timer
.sym 104852 soc.cpu.timer[29]
.sym 104853 soc.cpu.instr_retirq
.sym 104854 soc.cpu.cpuregs_rs1[23]
.sym 104855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 104856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104865 soc.cpu.instr_retirq
.sym 104866 soc.cpu.cpuregs_rs1[26]
.sym 104867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 104868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104871 soc.cpu.instr_maskirq
.sym 104872 soc.cpu.irq_mask[25]
.sym 104877 soc.cpu.instr_timer
.sym 104878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 104879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104880 soc.cpu.cpu_state[2]
.sym 104883 soc.cpu.instr_maskirq
.sym 104884 soc.cpu.irq_mask[26]
.sym 104889 soc.cpu.instr_retirq
.sym 104890 soc.cpu.cpuregs_rs1[25]
.sym 104891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 104892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104897 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 104926 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 104927 soc.cpu.irq_delay
.sym 104928 soc.cpu.decoder_trigger
.sym 104930 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 104931 soc.cpu.cpu_state[4]
.sym 104932 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 104934 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 104935 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 104936 soc.cpu.cpu_state[4]
.sym 104942 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 104943 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 104944 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 104951 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 104952 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104957 soc.cpu.irq_mask[2]
.sym 104958 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104959 soc.cpu.irq_pending[2]
.sym 104960 UART_RX_SB_LUT4_I2_O[3]
.sym 104964 soc.cpu.cpu_state[2]
.sym 104970 soc.cpu.instr_retirq
.sym 104971 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 104972 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 104975 UART_RX_SB_LUT4_I2_O[3]
.sym 104976 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 104977 soc.cpu.cpu_state[2]
.sym 104978 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 104979 soc.cpu.cpu_state[1]
.sym 104980 UART_RX_SB_LUT4_I2_O[3]
.sym 104982 soc.cpu.cpu_state[3]
.sym 104983 soc.cpu.cpu_state[0]
.sym 104984 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 104994 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 104995 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 104996 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 104997 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 104998 soc.cpu.decoder_trigger_SB_LUT4_I1_O[1]
.sym 104999 soc.cpu.cpu_state[1]
.sym 105000 soc.cpu.decoder_trigger_SB_LUT4_I1_O[3]
.sym 105001 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105002 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 105003 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 105004 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 105006 soc.cpu.cpu_state[2]
.sym 105007 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 105008 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 105009 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 105010 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 105011 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 105012 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 105013 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 105014 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 105015 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 105016 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 105017 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 105018 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[1]
.sym 105019 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O[2]
.sym 105020 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 105022 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105023 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105024 soc.cpu.cpu_state[3]
.sym 105025 $PACKER_GND_NET
.sym 105029 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 105030 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 105031 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 105032 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 105034 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 105035 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 105036 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 105039 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105040 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 105042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105043 UART_RX_SB_LUT4_I2_O[3]
.sym 105044 soc.cpu.cpu_state[3]
.sym 105045 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 105046 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 105047 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 105048 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 105049 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 105050 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105051 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 105052 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105053 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105054 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 105055 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 105056 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105059 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 105060 UART_RX_SB_LUT4_I2_O[3]
.sym 105063 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105064 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 105065 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 105070 soc.cpu.cpu_state[0]
.sym 105071 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105072 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 105074 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 105075 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 105076 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[2]
.sym 105078 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 105079 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105080 soc.cpu.cpu_state[3]
.sym 105082 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 105083 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105084 UART_RX_SB_LUT4_I2_O[3]
.sym 105087 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 105088 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105090 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 105091 soc.cpu.is_slli_srli_srai
.sym 105092 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 105093 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[0]
.sym 105094 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[1]
.sym 105095 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[2]
.sym 105096 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105097 soc.cpu.cpu_state[4]
.sym 105098 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 105099 soc.cpu.cpu_state[2]
.sym 105100 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 105101 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 105102 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 105103 soc.cpu.cpu_state[5]
.sym 105104 UART_RX_SB_LUT4_I2_O[3]
.sym 105106 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 105107 soc.cpu.cpu_state[6]
.sym 105108 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 105109 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 105110 soc.cpu.cpu_state[2]
.sym 105111 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105112 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 105119 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 105120 soc.cpu.cpu_state[2]
.sym 105121 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105122 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 105123 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 105124 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 105126 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 105127 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105128 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 105129 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105130 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 105131 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 105132 UART_RX_SB_LUT4_I2_O[3]
.sym 105134 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 105135 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 105136 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105139 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105140 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 105142 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 105143 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105144 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 105145 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 105146 soc.cpu.cpu_state[2]
.sym 105147 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105148 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 105149 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 105150 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.sym 105151 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 105152 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 105158 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 105159 soc.cpu.cpu_state[5]
.sym 105160 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105169 soc.cpu.cpu_state[2]
.sym 105170 soc.cpu.is_slli_srli_srai
.sym 105171 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 105172 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
.sym 105178 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 105179 soc.cpu.cpu_state[2]
.sym 105180 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105181 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 105182 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 105183 soc.cpu.cpu_state[2]
.sym 105184 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[3]
.sym 105313 soc.memory.rdata_0[10]
.sym 105314 soc.memory.rdata_1[10]
.sym 105315 iomem_addr[16]
.sym 105316 flash_clk_SB_LUT4_I1_I2[3]
.sym 105319 soc.memory.wen[0]
.sym 105320 soc.memory.wen[1]
.sym 105321 soc.memory.rdata_0[4]
.sym 105322 soc.memory.rdata_1[4]
.sym 105323 iomem_addr[16]
.sym 105324 flash_clk_SB_LUT4_I1_I2[3]
.sym 105325 soc.memory.rdata_0[8]
.sym 105326 soc.memory.rdata_1[8]
.sym 105327 iomem_addr[16]
.sym 105328 flash_clk_SB_LUT4_I1_I2[3]
.sym 105329 soc.memory.rdata_0[7]
.sym 105330 soc.memory.rdata_1[7]
.sym 105331 iomem_addr[16]
.sym 105332 flash_clk_SB_LUT4_I1_I2[3]
.sym 105333 soc.memory.rdata_0[11]
.sym 105334 soc.memory.rdata_1[11]
.sym 105335 iomem_addr[16]
.sym 105336 flash_clk_SB_LUT4_I1_I2[3]
.sym 105337 soc.memory.rdata_0[12]
.sym 105338 soc.memory.rdata_1[12]
.sym 105339 iomem_addr[16]
.sym 105340 flash_clk_SB_LUT4_I1_I2[3]
.sym 105341 soc.memory.rdata_0[15]
.sym 105342 soc.memory.rdata_1[15]
.sym 105343 iomem_addr[16]
.sym 105344 flash_clk_SB_LUT4_I1_I2[3]
.sym 105357 soc.memory.rdata_0[3]
.sym 105358 soc.memory.rdata_1[3]
.sym 105359 iomem_addr[16]
.sym 105360 flash_clk_SB_LUT4_I1_I2[3]
.sym 105365 soc.memory.rdata_0[1]
.sym 105366 soc.memory.rdata_1[1]
.sym 105367 iomem_addr[16]
.sym 105368 flash_clk_SB_LUT4_I1_I2[3]
.sym 105376 soc.cpu.count_instr[0]
.sym 105377 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 105378 soc.cpu.count_cycle[13]
.sym 105379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105380 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 105382 soc.cpu.count_instr[6]
.sym 105383 soc.cpu.instr_rdinstr
.sym 105384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105385 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 105386 soc.cpu.count_cycle[5]
.sym 105387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105388 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 105390 soc.cpu.count_instr[7]
.sym 105391 soc.cpu.instr_rdinstr
.sym 105392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105393 soc.cpu.instr_rdinstr
.sym 105394 soc.cpu.count_instr[0]
.sym 105395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 105396 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 105397 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 105398 soc.cpu.count_cycle[8]
.sym 105399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105400 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 105402 soc.cpu.count_instr[3]
.sym 105403 soc.cpu.instr_rdinstr
.sym 105404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105406 soc.cpu.count_instr[5]
.sym 105407 soc.cpu.instr_rdinstr
.sym 105408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105410 soc.cpu.count_instr[45]
.sym 105411 soc.cpu.instr_rdinstrh
.sym 105412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105413 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 105414 soc.cpu.count_cycle[2]
.sym 105415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 105416 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 105418 soc.cpu.count_instr[34]
.sym 105419 soc.cpu.instr_rdinstrh
.sym 105420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105421 soc.cpu.count_cycle[35]
.sym 105422 soc.cpu.instr_rdcycleh
.sym 105423 soc.cpu.instr_rdinstrh
.sym 105424 soc.cpu.count_instr[35]
.sym 105425 soc.cpu.count_cycle[40]
.sym 105426 soc.cpu.instr_rdcycleh
.sym 105427 soc.cpu.instr_rdinstr
.sym 105428 soc.cpu.count_instr[8]
.sym 105430 soc.cpu.count_instr[40]
.sym 105431 soc.cpu.instr_rdinstrh
.sym 105432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105433 soc.cpu.count_cycle[45]
.sym 105434 soc.cpu.instr_rdcycleh
.sym 105435 soc.cpu.instr_rdinstr
.sym 105436 soc.cpu.count_instr[13]
.sym 105437 soc.cpu.count_cycle[34]
.sym 105438 soc.cpu.instr_rdcycleh
.sym 105439 soc.cpu.instr_rdinstr
.sym 105440 soc.cpu.count_instr[2]
.sym 105441 soc.cpu.count_cycle[32]
.sym 105442 soc.cpu.instr_rdcycleh
.sym 105443 soc.cpu.instr_rdinstrh
.sym 105444 soc.cpu.count_instr[32]
.sym 105445 soc.cpu.instr_rdinstrh
.sym 105446 soc.cpu.count_instr[36]
.sym 105447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 105448 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 105449 soc.cpu.count_cycle[37]
.sym 105450 soc.cpu.instr_rdcycleh
.sym 105451 soc.cpu.instr_rdinstrh
.sym 105452 soc.cpu.count_instr[37]
.sym 105453 soc.cpu.count_cycle[39]
.sym 105454 soc.cpu.instr_rdcycleh
.sym 105455 soc.cpu.instr_rdinstrh
.sym 105456 soc.cpu.count_instr[39]
.sym 105457 soc.cpu.count_cycle[36]
.sym 105458 soc.cpu.instr_rdcycleh
.sym 105459 soc.cpu.instr_rdinstr
.sym 105460 soc.cpu.count_instr[4]
.sym 105461 soc.cpu.count_instr[1]
.sym 105462 soc.cpu.instr_rdinstr
.sym 105463 soc.cpu.instr_rdinstrh
.sym 105464 soc.cpu.count_instr[33]
.sym 105466 soc.cpu.count_cycle[33]
.sym 105467 soc.cpu.instr_rdcycleh
.sym 105468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105469 soc.cpu.count_cycle[38]
.sym 105470 soc.cpu.instr_rdcycleh
.sym 105471 soc.cpu.instr_rdinstrh
.sym 105472 soc.cpu.count_instr[38]
.sym 105473 soc.cpu.instr_rdinstrh
.sym 105474 soc.cpu.count_instr[46]
.sym 105475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 105476 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 105478 soc.cpu.count_instr[43]
.sym 105479 soc.cpu.instr_rdinstrh
.sym 105480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105481 soc.cpu.count_cycle[42]
.sym 105482 soc.cpu.instr_rdcycleh
.sym 105483 soc.cpu.instr_rdinstrh
.sym 105484 soc.cpu.count_instr[42]
.sym 105486 soc.cpu.count_cycle[12]
.sym 105487 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 105488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105489 soc.cpu.count_cycle[43]
.sym 105490 soc.cpu.instr_rdcycleh
.sym 105491 soc.cpu.instr_rdinstr
.sym 105492 soc.cpu.count_instr[11]
.sym 105493 soc.cpu.count_cycle[41]
.sym 105494 soc.cpu.instr_rdcycleh
.sym 105495 soc.cpu.instr_rdinstr
.sym 105496 soc.cpu.count_instr[9]
.sym 105497 soc.cpu.count_cycle[46]
.sym 105498 soc.cpu.instr_rdcycleh
.sym 105499 soc.cpu.instr_rdinstr
.sym 105500 soc.cpu.count_instr[14]
.sym 105501 soc.cpu.count_cycle[44]
.sym 105502 soc.cpu.instr_rdcycleh
.sym 105503 soc.cpu.instr_rdinstr
.sym 105504 soc.cpu.count_instr[12]
.sym 105505 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105506 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 105507 soc.cpu.cpuregs_rs1[3]
.sym 105508 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105509 soc.cpu.instr_rdinstr
.sym 105510 soc.cpu.count_instr[10]
.sym 105511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 105512 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 105514 soc.cpu.timer[1]
.sym 105515 $PACKER_VCC_NET
.sym 105516 soc.cpu.timer[0]
.sym 105517 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105518 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 105519 soc.cpu.cpuregs_rs1[1]
.sym 105520 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105522 soc.cpu.count_cycle[10]
.sym 105523 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 105524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105525 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 105526 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 105527 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 105528 soc.cpu.timer[0]
.sym 105529 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105530 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 105531 soc.cpu.cpuregs_rs1[2]
.sym 105532 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105534 soc.cpu.cpu_state[2]
.sym 105535 soc.cpu.instr_maskirq
.sym 105536 UART_RX_SB_LUT4_I2_O[3]
.sym 105538 soc.cpu.timer[0]
.sym 105542 soc.cpu.timer[1]
.sym 105543 $PACKER_VCC_NET
.sym 105546 soc.cpu.timer[2]
.sym 105547 $PACKER_VCC_NET
.sym 105548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105551 $PACKER_VCC_NET
.sym 105552 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 105554 soc.cpu.timer[4]
.sym 105555 $PACKER_VCC_NET
.sym 105556 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 105558 soc.cpu.timer[5]
.sym 105559 $PACKER_VCC_NET
.sym 105560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 105562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105563 $PACKER_VCC_NET
.sym 105564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 105566 soc.cpu.timer[7]
.sym 105567 $PACKER_VCC_NET
.sym 105568 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 105570 soc.cpu.timer[8]
.sym 105571 $PACKER_VCC_NET
.sym 105572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 105574 soc.cpu.timer[9]
.sym 105575 $PACKER_VCC_NET
.sym 105576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 105578 soc.cpu.timer[10]
.sym 105579 $PACKER_VCC_NET
.sym 105580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 105582 soc.cpu.timer[11]
.sym 105583 $PACKER_VCC_NET
.sym 105584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 105586 soc.cpu.timer[12]
.sym 105587 $PACKER_VCC_NET
.sym 105588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 105590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105591 $PACKER_VCC_NET
.sym 105592 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 105594 soc.cpu.timer[14]
.sym 105595 $PACKER_VCC_NET
.sym 105596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 105598 soc.cpu.timer[15]
.sym 105599 $PACKER_VCC_NET
.sym 105600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 105602 soc.cpu.timer[16]
.sym 105603 $PACKER_VCC_NET
.sym 105604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 105606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105607 $PACKER_VCC_NET
.sym 105608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 105610 soc.cpu.timer[18]
.sym 105611 $PACKER_VCC_NET
.sym 105612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 105614 soc.cpu.timer[19]
.sym 105615 $PACKER_VCC_NET
.sym 105616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 105618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105619 $PACKER_VCC_NET
.sym 105620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 105622 soc.cpu.timer[21]
.sym 105623 $PACKER_VCC_NET
.sym 105624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 105626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105627 $PACKER_VCC_NET
.sym 105628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 105630 soc.cpu.timer[23]
.sym 105631 $PACKER_VCC_NET
.sym 105632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 105634 soc.cpu.timer[24]
.sym 105635 $PACKER_VCC_NET
.sym 105636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 105638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105639 $PACKER_VCC_NET
.sym 105640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 105642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105643 $PACKER_VCC_NET
.sym 105644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 105646 soc.cpu.timer[27]
.sym 105647 $PACKER_VCC_NET
.sym 105648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 105650 soc.cpu.timer[28]
.sym 105651 $PACKER_VCC_NET
.sym 105652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 105654 soc.cpu.timer[29]
.sym 105655 $PACKER_VCC_NET
.sym 105656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 105658 soc.cpu.timer[30]
.sym 105659 $PACKER_VCC_NET
.sym 105660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 105662 soc.cpu.timer[31]
.sym 105663 $PACKER_VCC_NET
.sym 105664 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 105665 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105666 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 105667 soc.cpu.cpuregs_rs1[17]
.sym 105668 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105669 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105670 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 105671 soc.cpu.cpuregs_rs1[31]
.sym 105672 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105673 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 105674 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 105675 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 105676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 105677 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 105678 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 105679 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 105680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 105681 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105682 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 105683 soc.cpu.cpuregs_rs1[18]
.sym 105684 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105685 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105686 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 105687 soc.cpu.cpuregs_rs1[16]
.sym 105688 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105689 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 105691 soc.cpu.cpuregs_rs1[28]
.sym 105692 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105693 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 105694 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 105695 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 105696 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 105697 soc.cpu.timer[28]
.sym 105698 soc.cpu.timer[29]
.sym 105699 soc.cpu.timer[30]
.sym 105700 soc.cpu.timer[31]
.sym 105701 soc.cpu.instr_maskirq
.sym 105702 soc.cpu.irq_mask[18]
.sym 105703 soc.cpu.instr_timer
.sym 105704 soc.cpu.timer[18]
.sym 105705 soc.cpu.instr_maskirq
.sym 105706 soc.cpu.irq_mask[31]
.sym 105707 soc.cpu.instr_timer
.sym 105708 soc.cpu.timer[31]
.sym 105709 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105710 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 105711 soc.cpu.cpuregs_rs1[20]
.sym 105712 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105713 soc.cpu.instr_retirq
.sym 105714 soc.cpu.cpuregs_rs1[18]
.sym 105715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 105716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 105717 soc.cpu.timer[16]
.sym 105718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105719 soc.cpu.timer[18]
.sym 105720 soc.cpu.timer[19]
.sym 105721 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 105722 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 105723 soc.cpu.cpuregs_rs1[21]
.sym 105724 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 105725 soc.cpu.instr_timer
.sym 105726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105728 soc.cpu.cpu_state[2]
.sym 105729 soc.cpu.cpuregs_rs1[21]
.sym 105733 soc.cpu.instr_maskirq
.sym 105734 soc.cpu.irq_mask[21]
.sym 105735 soc.cpu.instr_timer
.sym 105736 soc.cpu.timer[21]
.sym 105737 soc.cpu.cpuregs_rs1[22]
.sym 105741 soc.cpu.instr_timer
.sym 105742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105743 soc.cpu.cpuregs_rs1[21]
.sym 105744 soc.cpu.instr_retirq
.sym 105745 soc.cpu.cpuregs_rs1[24]
.sym 105749 soc.cpu.cpuregs_rs1[18]
.sym 105753 soc.cpu.cpuregs_rs1[27]
.sym 105757 soc.cpu.cpuregs_rs1[17]
.sym 105761 soc.cpu.instr_timer
.sym 105762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105764 soc.cpu.cpu_state[2]
.sym 105765 soc.cpu.cpuregs_rs1[20]
.sym 105769 soc.cpu.instr_retirq
.sym 105770 soc.cpu.cpuregs_rs1[20]
.sym 105771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 105772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 105773 soc.cpu.instr_maskirq
.sym 105774 soc.cpu.irq_mask[19]
.sym 105775 soc.cpu.instr_timer
.sym 105776 soc.cpu.timer[19]
.sym 105777 soc.cpu.cpuregs_rs1[19]
.sym 105783 soc.cpu.instr_maskirq
.sym 105784 soc.cpu.irq_mask[20]
.sym 105785 soc.cpu.cpu_state[4]
.sym 105786 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 105788 soc.cpu.irq_pending[19]
.sym 105789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 105790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105791 soc.cpu.cpu_state[2]
.sym 105792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 105793 soc.cpu.instr_maskirq
.sym 105794 soc.cpu.irq_mask[28]
.sym 105795 soc.cpu.instr_timer
.sym 105796 soc.cpu.timer[28]
.sym 105798 soc.cpu.irq_pending[28]
.sym 105799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 105800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105802 soc.cpu.instr_retirq
.sym 105803 soc.cpu.cpuregs_rs1[28]
.sym 105804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 105805 soc.cpu.cpuregs_rs1[23]
.sym 105809 soc.cpu.instr_maskirq
.sym 105810 soc.cpu.irq_mask[23]
.sym 105811 soc.cpu.instr_timer
.sym 105812 soc.cpu.timer[23]
.sym 105813 soc.cpu.cpuregs_rs1[29]
.sym 105817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 105818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]
.sym 105819 soc.cpu.cpu_state[2]
.sym 105820 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]
.sym 105821 soc.cpu.cpuregs_rs1[31]
.sym 105825 soc.cpu.cpuregs_rs1[25]
.sym 105829 soc.cpu.cpuregs_rs1[16]
.sym 105833 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 105834 soc.cpu.irq_pending[29]
.sym 105835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 105836 soc.cpu.cpu_state[2]
.sym 105838 soc.cpu.instr_retirq
.sym 105839 soc.cpu.cpuregs_rs1[31]
.sym 105840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 105842 soc.cpu.irq_mask[29]
.sym 105843 soc.cpu.irq_pending[29]
.sym 105844 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105845 soc.cpu.cpuregs_rs1[28]
.sym 105849 soc.cpu.cpuregs_rs1[26]
.sym 105855 soc.cpu.irq_mask[28]
.sym 105856 soc.cpu.irq_pending[28]
.sym 105863 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105864 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 105866 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 105867 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 105868 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 105869 soc.cpu.instr_timer
.sym 105870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105872 soc.cpu.cpu_state[2]
.sym 105873 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 105879 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105880 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 105889 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105890 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105891 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105892 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105895 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105896 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105899 soc.cpu.instr_rdcycle
.sym 105900 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 105902 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105903 soc.cpu.cpu_state[1]
.sym 105904 UART_RX_SB_LUT4_I2_O[3]
.sym 105905 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105906 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105907 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 105908 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105913 soc.cpu.cpu_state[2]
.sym 105914 soc.cpu.cpu_state[3]
.sym 105915 soc.cpu.cpu_state[4]
.sym 105916 soc.cpu.cpu_state[6]
.sym 105919 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 105920 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105921 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 105927 soc.cpu.cpu_state[4]
.sym 105928 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105935 soc.cpu.cpu_state[2]
.sym 105936 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 105938 soc.cpu.do_waitirq
.sym 105939 soc.cpu.decoder_trigger
.sym 105940 soc.cpu.instr_waitirq
.sym 105943 soc.cpu.instr_waitirq
.sym 105944 soc.cpu.decoder_trigger
.sym 105947 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 105948 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 105949 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 105950 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 105951 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 105952 UART_RX_SB_LUT4_I2_O[3]
.sym 105955 soc.cpu.decoder_trigger
.sym 105956 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 105957 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 105958 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 105959 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 105960 soc.cpu.cpu_state[1]
.sym 105962 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 105963 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 105964 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 105966 soc.cpu.decoder_trigger
.sym 105967 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 105968 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105969 soc.cpu.instr_waitirq
.sym 105970 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 105971 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 105972 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 105975 soc.cpu.cpu_state[3]
.sym 105976 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.sym 105977 soc.cpu.do_waitirq
.sym 105978 soc.cpu.decoder_trigger
.sym 105979 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 105980 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 105981 soc.cpu.decoder_trigger_SB_LUT4_I1_O[0]
.sym 105982 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 105983 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 105984 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 105987 soc.cpu.decoder_pseudo_trigger
.sym 105988 soc.cpu.decoder_trigger
.sym 105990 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 105991 UART_RX_SB_LUT4_I2_O[3]
.sym 105992 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 105993 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 105994 soc.cpu.cpu_state[6]
.sym 105995 soc.cpu.cpu_state[5]
.sym 105996 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 105999 soc.cpu.instr_jalr
.sym 106000 soc.cpu.instr_retirq
.sym 106001 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 106002 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 106003 soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 106004 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106010 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 106011 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 106012 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106015 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 106016 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 106019 soc.cpu.cpu_state[5]
.sym 106020 soc.cpu.cpu_state[6]
.sym 106022 soc.cpu.instr_lh
.sym 106023 soc.cpu.instr_lhu
.sym 106024 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 106025 soc.cpu.cpu_state[1]
.sym 106026 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 106027 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106028 UART_RX_SB_LUT4_I2_O[3]
.sym 106031 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106032 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106034 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 106035 soc.cpu.instr_lbu_SB_LUT4_I1_O[1]
.sym 106036 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 106038 soc.cpu.instr_lb
.sym 106039 soc.cpu.instr_lbu
.sym 106040 soc.cpu.mem_do_rdata_SB_DFFESS_Q_S[2]
.sym 106042 soc.cpu.instr_lbu
.sym 106043 soc.cpu.instr_lb
.sym 106044 soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.sym 106047 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106048 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106049 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 106050 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 106051 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 106052 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 106053 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 106054 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 106055 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 106056 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 106057 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 106058 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 106059 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 106060 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 106063 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 106064 soc.cpu.instr_sb
.sym 106067 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 106068 soc.cpu.instr_sh
.sym 106070 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 106071 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106072 soc.cpu.instr_lbu_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 106074 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 106075 soc.cpu.instr_sw_SB_LUT4_I0_O[1]
.sym 106076 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 106077 soc.cpu.instr_sw_SB_LUT4_I0_1_O[0]
.sym 106078 soc.cpu.instr_sw_SB_LUT4_I0_1_O[1]
.sym 106079 UART_RX_SB_LUT4_I2_O[3]
.sym 106080 soc.cpu.cpu_state[5]
.sym 106082 soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 106083 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106084 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106087 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 106088 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106089 soc.cpu.instr_sll
.sym 106090 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 106091 soc.cpu.instr_sll_SB_LUT4_I0_I2[2]
.sym 106092 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106093 soc.cpu.cpu_state[4]
.sym 106094 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 106095 soc.cpu.cpu_state[2]
.sym 106096 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106099 soc.cpu.cpu_state[1]
.sym 106100 UART_RX_SB_LUT4_I2_O[3]
.sym 106101 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 106102 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106103 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106104 soc.cpu.is_alu_reg_imm
.sym 106107 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 106108 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106113 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 106114 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 106115 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106116 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106127 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106128 soc.cpu.is_alu_reg_imm
.sym 106139 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106140 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 106273 soc.memory.rdata_0[14]
.sym 106274 soc.memory.rdata_1[14]
.sym 106275 iomem_addr[16]
.sym 106276 flash_clk_SB_LUT4_I1_I2[3]
.sym 106281 soc.memory.rdata_0[6]
.sym 106282 soc.memory.rdata_1[6]
.sym 106283 iomem_addr[16]
.sym 106284 flash_clk_SB_LUT4_I1_I2[3]
.sym 106293 soc.memory.rdata_0[5]
.sym 106294 soc.memory.rdata_1[5]
.sym 106295 iomem_addr[16]
.sym 106296 flash_clk_SB_LUT4_I1_I2[3]
.sym 106300 soc.cpu.count_cycle[0]
.sym 106341 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106342 soc.cpu.count_cycle[7]
.sym 106343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106344 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 106345 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106346 soc.cpu.count_cycle[6]
.sym 106347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106348 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 106349 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106350 soc.cpu.count_cycle[3]
.sym 106351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106352 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 106355 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106356 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 106357 soc.cpu.count_cycle[0]
.sym 106358 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 106359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106369 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106370 soc.cpu.count_cycle[1]
.sym 106371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 106372 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 106374 soc.cpu.instr_timer
.sym 106375 soc.cpu.instr_maskirq
.sym 106376 soc.cpu.instr_retirq
.sym 106377 soc.cpu.instr_maskirq
.sym 106378 soc.cpu.irq_mask[4]
.sym 106379 soc.cpu.instr_timer
.sym 106380 soc.cpu.timer[4]
.sym 106381 soc.cpu.instr_maskirq
.sym 106382 soc.cpu.irq_mask[14]
.sym 106383 soc.cpu.instr_timer
.sym 106384 soc.cpu.timer[14]
.sym 106387 soc.cpu.cpu_state[2]
.sym 106388 soc.cpu.instr_timer
.sym 106389 soc.cpu.instr_maskirq
.sym 106390 soc.cpu.irq_mask[0]
.sym 106391 soc.cpu.instr_timer
.sym 106392 soc.cpu.timer[0]
.sym 106394 soc.cpu.count_cycle[14]
.sym 106395 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 106396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 106398 soc.cpu.count_cycle[4]
.sym 106399 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 106400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 106401 soc.cpu.instr_maskirq
.sym 106402 soc.cpu.irq_mask[2]
.sym 106403 soc.cpu.instr_timer
.sym 106404 soc.cpu.timer[2]
.sym 106405 soc.cpu.instr_retirq
.sym 106406 soc.cpu.cpuregs_rs1[3]
.sym 106407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 106408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 106411 soc.cpu.instr_maskirq
.sym 106412 soc.cpu.irq_mask[3]
.sym 106413 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106414 soc.cpu.count_cycle[11]
.sym 106415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106416 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 106417 soc.cpu.instr_retirq
.sym 106418 soc.cpu.cpuregs_rs1[6]
.sym 106419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 106420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 106421 soc.cpu.instr_timer
.sym 106422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 106424 soc.cpu.cpu_state[2]
.sym 106425 soc.cpu.instr_retirq
.sym 106426 soc.cpu.cpuregs_rs1[2]
.sym 106427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 106428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 106429 soc.cpu.instr_retirq
.sym 106430 soc.cpu.cpuregs_rs1[4]
.sym 106431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 106432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 106433 soc.cpu.count_cycle[9]
.sym 106434 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 106435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 106436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 106437 soc.cpu.instr_rdinstrh
.sym 106438 soc.cpu.count_instr[44]
.sym 106439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106440 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 106441 soc.cpu.instr_retirq
.sym 106442 soc.cpu.cpuregs_rs1[14]
.sym 106443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 106444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 106445 soc.cpu.timer[0]
.sym 106446 soc.cpu.timer[1]
.sym 106447 soc.cpu.timer[2]
.sym 106448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106449 soc.cpu.instr_rdinstrh
.sym 106450 soc.cpu.count_instr[41]
.sym 106451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106452 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 106453 soc.cpu.instr_timer
.sym 106454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 106456 soc.cpu.cpu_state[2]
.sym 106457 soc.cpu.instr_retirq
.sym 106458 soc.cpu.cpuregs_rs1[13]
.sym 106459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 106460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 106463 soc.cpu.instr_maskirq
.sym 106464 soc.cpu.irq_mask[13]
.sym 106465 soc.cpu.timer[4]
.sym 106466 soc.cpu.timer[5]
.sym 106467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106468 soc.cpu.timer[7]
.sym 106469 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106470 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 106471 soc.cpu.cpuregs_rs1[5]
.sym 106472 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106473 soc.cpu.instr_maskirq
.sym 106474 soc.cpu.irq_mask[9]
.sym 106475 soc.cpu.instr_timer
.sym 106476 soc.cpu.timer[9]
.sym 106477 soc.cpu.instr_timer
.sym 106478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 106480 soc.cpu.cpu_state[2]
.sym 106481 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106482 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 106483 soc.cpu.cpuregs_rs1[7]
.sym 106484 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106485 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106486 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 106487 soc.cpu.cpuregs_rs1[4]
.sym 106488 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106489 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106490 soc.cpu.timer[0]
.sym 106491 soc.cpu.cpuregs_rs1[0]
.sym 106492 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106493 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106494 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106495 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106496 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106497 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106498 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 106499 soc.cpu.cpuregs_rs1[9]
.sym 106500 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106501 soc.cpu.timer[12]
.sym 106502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106503 soc.cpu.timer[14]
.sym 106504 soc.cpu.timer[15]
.sym 106505 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106506 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 106507 soc.cpu.cpuregs_rs1[6]
.sym 106508 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106509 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106510 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 106511 soc.cpu.cpuregs_rs1[11]
.sym 106512 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106513 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106514 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 106515 soc.cpu.cpuregs_rs1[13]
.sym 106516 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106517 soc.cpu.timer[8]
.sym 106518 soc.cpu.timer[9]
.sym 106519 soc.cpu.timer[10]
.sym 106520 soc.cpu.timer[11]
.sym 106521 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106522 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 106523 soc.cpu.cpuregs_rs1[14]
.sym 106524 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106525 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 106526 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 106527 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 106528 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 106529 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106530 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 106531 soc.cpu.cpuregs_rs1[15]
.sym 106532 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106535 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106536 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106537 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106538 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 106539 soc.cpu.cpuregs_rs1[8]
.sym 106540 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106541 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 106542 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 106543 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 106544 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 106545 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106546 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 106547 soc.cpu.cpuregs_rs1[10]
.sym 106548 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106549 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 106550 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 106551 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 106552 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 106553 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 106555 soc.cpu.cpuregs_rs1[12]
.sym 106556 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106557 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106558 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 106559 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 106560 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 106561 soc.cpu.irq_mask[0]
.sym 106562 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106563 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 106564 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106567 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 106568 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 106570 soc.cpu.count_cycle[15]
.sym 106571 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 106572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 106573 soc.cpu.instr_maskirq
.sym 106574 soc.cpu.irq_mask[12]
.sym 106575 soc.cpu.instr_timer
.sym 106576 soc.cpu.timer[12]
.sym 106577 soc.cpu.instr_retirq
.sym 106578 soc.cpu.cpuregs_rs1[12]
.sym 106579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 106580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 106583 UART_RX_SB_LUT4_I2_O[3]
.sym 106584 soc.cpu.irq_pending[0]
.sym 106585 soc.cpu.instr_retirq
.sym 106586 soc.cpu.cpuregs_rs1[15]
.sym 106587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 106588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 106589 soc.cpu.instr_maskirq
.sym 106590 soc.cpu.irq_mask[15]
.sym 106591 soc.cpu.instr_timer
.sym 106592 soc.cpu.timer[15]
.sym 106593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 106594 soc.cpu.irq_pending[12]
.sym 106595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 106596 soc.cpu.cpu_state[2]
.sym 106597 soc.cpu.irq_pending[12]
.sym 106598 soc.cpu.irq_pending[13]
.sym 106599 soc.cpu.irq_pending[14]
.sym 106600 soc.cpu.irq_pending[15]
.sym 106601 soc.cpu.cpuregs_rs1[15]
.sym 106605 soc.cpu.cpuregs_rs1[14]
.sym 106609 soc.cpu.cpuregs_rs1[13]
.sym 106614 soc.cpu.irq_mask[12]
.sym 106615 soc.cpu.irq_pending[12]
.sym 106616 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 106619 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 106620 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106621 soc.cpu.cpuregs_rs1[12]
.sym 106625 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 106626 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 106627 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 106628 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 106631 soc.cpu.irq_pending[12]
.sym 106632 soc.cpu.irq_mask[12]
.sym 106633 soc.cpu.irq_mask[12]
.sym 106634 soc.cpu.irq_pending[12]
.sym 106635 soc.cpu.irq_mask[0]
.sym 106636 soc.cpu.irq_pending[0]
.sym 106639 soc.cpu.irq_pending[15]
.sym 106640 soc.cpu.irq_mask[15]
.sym 106641 soc.cpu.irq_pending[0]
.sym 106642 soc.cpu.irq_pending[1]
.sym 106643 soc.cpu.irq_pending[2]
.sym 106644 soc.cpu.irq_pending[3]
.sym 106645 soc.cpu.cpuregs_rs1[9]
.sym 106646 soc.cpu.instr_retirq
.sym 106647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 106648 soc.cpu.cpu_state[2]
.sym 106649 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 106650 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 106651 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 106652 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 106655 soc.cpu.irq_mask[15]
.sym 106656 soc.cpu.irq_pending[15]
.sym 106659 soc.cpu.irq_mask[18]
.sym 106660 soc.cpu.irq_pending[18]
.sym 106661 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 106662 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 106663 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 106664 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 106667 soc.cpu.instr_timer
.sym 106668 soc.cpu.timer[30]
.sym 106669 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 106670 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106671 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106672 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 106673 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 106674 soc.cpu.cpu_state[4]
.sym 106675 soc.cpu.cpu_state[3]
.sym 106676 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 106677 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106678 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 106679 soc.cpu.cpuregs_rs1[30]
.sym 106680 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106683 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 106684 UART_RX_SB_LUT4_I2_O[3]
.sym 106685 soc.cpu.instr_retirq
.sym 106686 soc.cpu.cpuregs_rs1[30]
.sym 106687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 106688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 106690 soc.cpu.irq_pending[27]
.sym 106691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 106692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106695 soc.cpu.cpu_state[2]
.sym 106696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106699 soc.cpu.irq_pending[24]
.sym 106700 soc.cpu.irq_mask[24]
.sym 106703 soc.cpu.irq_pending[27]
.sym 106704 soc.cpu.irq_mask[27]
.sym 106707 soc.cpu.irq_pending[17]
.sym 106708 soc.cpu.irq_mask[17]
.sym 106711 soc.cpu.irq_pending[18]
.sym 106712 soc.cpu.irq_mask[18]
.sym 106715 soc.cpu.irq_mask[27]
.sym 106716 soc.cpu.irq_pending[27]
.sym 106719 soc.cpu.irq_mask[24]
.sym 106720 soc.cpu.irq_pending[24]
.sym 106721 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 106722 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 106723 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 106724 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 106725 soc.cpu.instr_maskirq
.sym 106726 soc.cpu.irq_mask[30]
.sym 106727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106728 soc.cpu.cpu_state[2]
.sym 106729 soc.cpu.cpuregs_rs1[30]
.sym 106733 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 106734 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 106735 soc.cpu.cpu_state[4]
.sym 106736 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106737 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 106738 soc.cpu.cpu_state[4]
.sym 106739 soc.cpu.cpu_state[3]
.sym 106740 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 106741 soc.cpu.irq_mask[29]
.sym 106742 soc.cpu.irq_pending[29]
.sym 106743 soc.cpu.irq_mask[17]
.sym 106744 soc.cpu.irq_pending[17]
.sym 106745 soc.cpu.irq_pending[16]
.sym 106746 soc.cpu.irq_pending[17]
.sym 106747 soc.cpu.irq_pending[18]
.sym 106748 soc.cpu.irq_pending[19]
.sym 106749 soc.cpu.irq_pending[24]
.sym 106750 soc.cpu.irq_pending[25]
.sym 106751 soc.cpu.irq_pending[26]
.sym 106752 soc.cpu.irq_pending[27]
.sym 106755 soc.cpu.irq_pending[23]
.sym 106756 soc.cpu.irq_mask[23]
.sym 106759 soc.cpu.irq_mask[23]
.sym 106760 soc.cpu.irq_pending[23]
.sym 106763 soc.cpu.irq_pending[25]
.sym 106764 soc.cpu.irq_mask[25]
.sym 106767 soc.cpu.irq_pending[30]
.sym 106768 soc.cpu.irq_mask[30]
.sym 106769 soc.cpu.irq_pending[28]
.sym 106770 soc.cpu.irq_pending[29]
.sym 106771 soc.cpu.irq_pending[30]
.sym 106772 soc.cpu.irq_pending[31]
.sym 106775 soc.cpu.irq_mask[25]
.sym 106776 soc.cpu.irq_pending[25]
.sym 106779 soc.cpu.irq_pending[29]
.sym 106780 soc.cpu.irq_mask[29]
.sym 106783 soc.cpu.irq_pending[19]
.sym 106784 soc.cpu.irq_mask[19]
.sym 106787 soc.cpu.irq_pending[28]
.sym 106788 soc.cpu.irq_mask[28]
.sym 106791 soc.cpu.irq_pending[16]
.sym 106792 soc.cpu.irq_mask[16]
.sym 106795 soc.cpu.irq_pending[31]
.sym 106796 soc.cpu.irq_mask[31]
.sym 106799 soc.cpu.irq_mask[16]
.sym 106800 soc.cpu.irq_pending[16]
.sym 106803 soc.cpu.irq_mask[26]
.sym 106804 soc.cpu.irq_pending[26]
.sym 106805 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106806 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106807 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106808 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106811 soc.cpu.irq_pending[26]
.sym 106812 soc.cpu.irq_mask[26]
.sym 106815 soc.cpu.irq_mask[31]
.sym 106816 soc.cpu.irq_pending[31]
.sym 106817 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 106818 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106819 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106820 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 106821 soc.cpu.cpu_state[3]
.sym 106822 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 106823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 106824 soc.cpu.irq_pending[26]
.sym 106825 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 106826 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 106827 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106828 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106831 soc.cpu.cpu_state[4]
.sym 106832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 106833 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 106834 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 106835 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106836 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 106837 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 106838 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 106839 soc.cpu.cpu_state[4]
.sym 106840 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 106841 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[0]
.sym 106842 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 106843 soc.cpu.cpu_state[4]
.sym 106844 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 106845 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[0]
.sym 106846 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 106847 soc.cpu.cpu_state[4]
.sym 106848 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 106849 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 106850 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 106851 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 106852 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 106853 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 106854 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 106855 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106856 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106857 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 106858 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 106859 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 106860 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 106861 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 106862 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 106863 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106864 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106865 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 106866 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 106867 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106868 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 106869 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 106870 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 106871 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106872 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 106873 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 106874 soc.cpu.cpu_state[4]
.sym 106875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 106876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 106879 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106880 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 106882 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106883 soc.cpu.cpu_state[4]
.sym 106884 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106885 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 106886 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 106887 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 106888 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106891 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 106892 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 106893 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 106894 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 106895 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106896 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106897 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 106898 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 106899 soc.cpu.cpu_state[4]
.sym 106900 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 106901 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106902 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 106903 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106904 soc.cpu.instr_sra_SB_LUT4_I0_O[3]
.sym 106905 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106906 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 106907 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106908 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106909 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 106910 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 106911 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106912 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106914 soc.cpu.cpu_state[1]
.sym 106915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 106916 UART_RX_SB_LUT4_I2_O[3]
.sym 106929 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 106930 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 106931 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 106932 soc.cpu.cpu_state[2]
.sym 106938 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 106939 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 106940 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 106941 soc.cpu.cpu_state[3]
.sym 106942 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106943 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 106944 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 106945 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 106946 soc.cpu.cpu_state[2]
.sym 106947 soc.cpu.cpu_state[4]
.sym 106948 soc.cpu.cpu_state[6]
.sym 106954 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 106955 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 106956 soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 106958 soc.cpu.cpu_state[6]
.sym 106959 soc.cpu.cpu_state[1]
.sym 106960 UART_RX_SB_LUT4_I2_O[3]
.sym 106971 soc.cpu.cpu_state[6]
.sym 106972 soc.cpu.instr_lb
.sym 106975 soc.cpu.cpu_state[6]
.sym 106976 soc.cpu.instr_lh
.sym 106977 soc.cpu.instr_lbu
.sym 106978 soc.cpu.instr_lh
.sym 106979 soc.cpu.instr_lb
.sym 106980 soc.cpu.instr_beq
.sym 106983 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106984 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106986 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106987 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 106988 soc.cpu.cpu_state[6]
.sym 106989 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 106990 UART_RX_SB_LUT4_I2_O[3]
.sym 106991 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 106992 soc.cpu.instr_lw
.sym 106993 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 106994 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106995 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 106996 soc.cpu.instr_sh_SB_LUT4_I1_O[3]
.sym 106998 soc.cpu.instr_lw
.sym 106999 soc.cpu.instr_lhu
.sym 107000 soc.cpu.instr_lh
.sym 107003 soc.cpu.mem_do_rinst
.sym 107004 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 107009 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 107010 soc.cpu.instr_sh
.sym 107011 soc.cpu.instr_sb
.sym 107012 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 107013 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107014 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107015 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107016 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107019 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107020 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107021 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107022 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107023 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107025 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 107026 soc.cpu.instr_sh
.sym 107027 soc.cpu.instr_sb
.sym 107028 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 107029 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 107030 soc.cpu.instr_bltu_SB_LUT4_I0_O[1]
.sym 107031 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 107032 soc.cpu.instr_bltu_SB_LUT4_I0_O[3]
.sym 107035 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107036 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107037 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107038 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107039 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107040 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107041 soc.cpu.instr_and
.sym 107042 soc.cpu.instr_or
.sym 107043 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 107044 soc.cpu.instr_srl
.sym 107045 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107046 soc.cpu.instr_srli
.sym 107047 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 107048 soc.cpu.instr_andi
.sym 107049 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 107050 soc.cpu.instr_srl
.sym 107051 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107052 soc.cpu.instr_srli
.sym 107053 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 107054 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 107055 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 107056 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 107059 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107060 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107061 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107062 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107063 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 107064 soc.cpu.is_alu_reg_imm
.sym 107066 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107067 soc.cpu.is_alu_reg_imm
.sym 107068 soc.cpu.instr_jalr
.sym 107069 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 107070 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107071 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107072 soc.cpu.is_alu_reg_imm
.sym 107073 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107074 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107075 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107076 soc.cpu.is_alu_reg_imm
.sym 107079 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107080 soc.cpu.is_alu_reg_imm
.sym 107083 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107084 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107085 soc.cpu.instr_ori
.sym 107086 soc.cpu.instr_xori
.sym 107087 soc.cpu.instr_addi
.sym 107088 soc.cpu.instr_lhu
.sym 107089 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107090 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107091 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 107092 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 107095 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107096 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107098 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107099 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107100 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107101 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107102 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107103 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107104 soc.cpu.is_alu_reg_imm
.sym 107298 soc.cpu.irq_pending[0]
.sym 107299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107301 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 107302 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 107303 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107304 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107305 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 107306 soc.cpu.cpu_state[4]
.sym 107307 soc.cpu.cpu_state[3]
.sym 107308 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107310 soc.cpu.decoded_imm[0]
.sym 107311 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 107317 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107318 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[1]
.sym 107319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[2]
.sym 107320 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 107322 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]
.sym 107323 soc.cpu.cpu_state[4]
.sym 107324 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]
.sym 107326 soc.cpu.cpu_state[2]
.sym 107327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 107328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 107331 soc.cpu.instr_timer
.sym 107332 soc.cpu.timer[7]
.sym 107333 soc.cpu.instr_lui
.sym 107334 soc.cpu.reg_next_pc[0]
.sym 107335 soc.cpu.cpuregs_rs1[0]
.sym 107336 soc.cpu.is_lui_auipc_jal
.sym 107338 soc.cpu.decoded_imm[0]
.sym 107339 soc.cpu.reg_next_pc[0]
.sym 107341 soc.cpu.instr_maskirq
.sym 107342 soc.cpu.irq_mask[7]
.sym 107343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107344 soc.cpu.cpu_state[2]
.sym 107345 soc.cpu.cpuregs_rs1[7]
.sym 107349 soc.cpu.cpuregs_rs1[0]
.sym 107353 soc.cpu.instr_retirq
.sym 107354 soc.cpu.cpuregs_rs1[7]
.sym 107355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107357 soc.cpu.cpuregs_rs1[4]
.sym 107361 soc.cpu.instr_maskirq
.sym 107362 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107363 soc.cpu.instr_timer
.sym 107364 soc.cpu.timer[1]
.sym 107365 soc.cpu.irq_pending[6]
.sym 107366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 107368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 107370 soc.cpu.instr_retirq
.sym 107371 soc.cpu.cpuregs_rs1[1]
.sym 107372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 107373 soc.cpu.cpuregs_rs1[1]
.sym 107379 soc.cpu.instr_maskirq
.sym 107380 soc.cpu.irq_mask[6]
.sym 107381 soc.cpu.cpuregs_rs1[3]
.sym 107385 soc.cpu.cpuregs_rs1[6]
.sym 107389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[0]
.sym 107390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[1]
.sym 107391 soc.cpu.cpu_state[2]
.sym 107392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I0[3]
.sym 107395 soc.cpu.irq_pending[3]
.sym 107396 soc.cpu.irq_mask[3]
.sym 107398 soc.cpu.cpu_state[2]
.sym 107399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2[1]
.sym 107400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2[2]
.sym 107402 soc.cpu.irq_pending[2]
.sym 107403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107407 soc.cpu.irq_pending[6]
.sym 107408 soc.cpu.irq_mask[6]
.sym 107411 soc.cpu.irq_mask[3]
.sym 107412 soc.cpu.irq_pending[3]
.sym 107414 soc.cpu.irq_mask[7]
.sym 107415 soc.cpu.irq_pending[7]
.sym 107416 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 107419 soc.cpu.irq_mask[6]
.sym 107420 soc.cpu.irq_pending[6]
.sym 107421 soc.cpu.instr_retirq
.sym 107422 soc.cpu.cpuregs_rs1[11]
.sym 107423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107425 soc.cpu.cpuregs_rs1[5]
.sym 107429 soc.cpu.cpuregs_rs1[2]
.sym 107435 soc.cpu.irq_mask[5]
.sym 107436 soc.cpu.irq_pending[5]
.sym 107437 soc.cpu.instr_maskirq
.sym 107438 soc.cpu.irq_mask[5]
.sym 107439 soc.cpu.instr_timer
.sym 107440 soc.cpu.timer[5]
.sym 107441 soc.cpu.irq_pending[4]
.sym 107442 soc.cpu.irq_pending[5]
.sym 107443 soc.cpu.irq_pending[6]
.sym 107444 soc.cpu.irq_pending[7]
.sym 107445 soc.cpu.cpuregs_rs1[11]
.sym 107449 soc.cpu.instr_maskirq
.sym 107450 soc.cpu.irq_mask[11]
.sym 107451 soc.cpu.instr_timer
.sym 107452 soc.cpu.timer[11]
.sym 107453 soc.cpu.instr_retirq
.sym 107454 soc.cpu.cpuregs_rs1[5]
.sym 107455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 107456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 107457 soc.cpu.irq_mask[7]
.sym 107458 soc.cpu.irq_pending[7]
.sym 107459 soc.cpu.irq_mask[4]
.sym 107460 soc.cpu.irq_pending[4]
.sym 107463 soc.cpu.irq_pending[8]
.sym 107464 soc.cpu.irq_mask[8]
.sym 107467 soc.cpu.irq_pending[5]
.sym 107468 soc.cpu.irq_mask[5]
.sym 107471 soc.cpu.irq_mask[11]
.sym 107472 soc.cpu.irq_pending[11]
.sym 107475 soc.cpu.irq_pending[7]
.sym 107476 soc.cpu.irq_mask[7]
.sym 107479 soc.cpu.irq_mask[2]
.sym 107480 soc.cpu.irq_pending[2]
.sym 107483 soc.cpu.irq_pending[11]
.sym 107484 soc.cpu.irq_mask[11]
.sym 107487 soc.cpu.irq_pending[4]
.sym 107488 soc.cpu.irq_mask[4]
.sym 107489 soc.cpu.instr_retirq
.sym 107490 soc.cpu.cpuregs_rs1[8]
.sym 107491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107493 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 107494 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 107495 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 107496 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 107498 soc.cpu.irq_pending[1]
.sym 107499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107500 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 107501 soc.cpu.cpuregs_rs1[8]
.sym 107505 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 107506 soc.cpu.cpu_state[4]
.sym 107507 soc.cpu.cpu_state[3]
.sym 107508 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 107509 soc.cpu.instr_maskirq
.sym 107510 soc.cpu.irq_mask[8]
.sym 107511 soc.cpu.instr_timer
.sym 107512 soc.cpu.timer[8]
.sym 107515 soc.cpu.irq_mask[8]
.sym 107516 soc.cpu.irq_pending[8]
.sym 107517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107518 soc.cpu.irq_pending[11]
.sym 107519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2]
.sym 107520 soc.cpu.cpu_state[2]
.sym 107521 soc.cpu.instr_maskirq
.sym 107522 soc.cpu.irq_mask[10]
.sym 107523 soc.cpu.instr_timer
.sym 107524 soc.cpu.timer[10]
.sym 107525 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 107526 soc.cpu.cpu_state[4]
.sym 107527 soc.cpu.cpu_state[3]
.sym 107528 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 107529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[0]
.sym 107530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[1]
.sym 107531 soc.cpu.cpu_state[2]
.sym 107532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0[3]
.sym 107534 soc.cpu.instr_retirq
.sym 107535 soc.cpu.cpuregs_rs1[10]
.sym 107536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 107537 soc.cpu.cpuregs_rs1[9]
.sym 107541 soc.cpu.cpu_state[3]
.sym 107542 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 107543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107544 soc.cpu.irq_pending[10]
.sym 107545 soc.cpu.irq_pending[13]
.sym 107546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 107548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 107549 soc.cpu.cpuregs_rs1[10]
.sym 107555 soc.cpu.irq_mask[14]
.sym 107556 soc.cpu.irq_pending[14]
.sym 107559 soc.cpu.irq_pending[14]
.sym 107560 soc.cpu.irq_mask[14]
.sym 107563 soc.cpu.irq_pending[13]
.sym 107564 soc.cpu.irq_mask[13]
.sym 107567 soc.cpu.irq_pending[9]
.sym 107568 soc.cpu.irq_mask[9]
.sym 107571 soc.cpu.irq_mask[13]
.sym 107572 soc.cpu.irq_pending[13]
.sym 107575 soc.cpu.irq_mask[9]
.sym 107576 soc.cpu.irq_pending[9]
.sym 107577 soc.cpu.irq_pending[8]
.sym 107578 soc.cpu.irq_pending[9]
.sym 107579 soc.cpu.irq_pending[10]
.sym 107580 soc.cpu.irq_pending[11]
.sym 107583 soc.cpu.irq_pending[10]
.sym 107584 soc.cpu.irq_mask[10]
.sym 107585 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[0]
.sym 107586 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 107587 soc.cpu.cpu_state[4]
.sym 107588 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 107589 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 107590 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 107591 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107592 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 107594 soc.cpu.irq_mask[0]
.sym 107595 soc.cpu.irq_pending[0]
.sym 107596 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 107597 soc.cpu.irq_pending[9]
.sym 107598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 107600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 107601 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 107602 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 107603 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107604 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107605 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 107606 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 107607 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 107608 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 107611 soc.cpu.irq_mask[10]
.sym 107612 soc.cpu.irq_pending[10]
.sym 107613 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 107614 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 107615 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 107616 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 107617 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 107618 soc.cpu.cpu_state[4]
.sym 107619 soc.cpu.cpu_state[3]
.sym 107620 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 107621 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 107622 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107623 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107624 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107625 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107626 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107627 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107628 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107629 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 107630 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 107631 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107632 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 107635 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107636 soc.cpu.irq_pending[1]
.sym 107637 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 107638 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 107639 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 107640 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 107641 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 107642 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 107643 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 107644 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 107645 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[0]
.sym 107646 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 107647 soc.cpu.cpu_state[4]
.sym 107648 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 107651 soc.cpu.irq_pending[21]
.sym 107652 soc.cpu.irq_mask[21]
.sym 107653 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 107654 soc.cpu.cpu_state[4]
.sym 107655 soc.cpu.cpu_state[3]
.sym 107656 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 107657 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 107658 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 107659 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 107660 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 107661 soc.cpu.irq_pending[22]
.sym 107662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 107664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 107667 soc.cpu.irq_mask[22]
.sym 107668 soc.cpu.irq_pending[22]
.sym 107669 soc.cpu.cpu_state[3]
.sym 107670 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 107671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107672 soc.cpu.irq_pending[24]
.sym 107675 soc.cpu.irq_mask[21]
.sym 107676 soc.cpu.irq_pending[21]
.sym 107679 soc.cpu.irq_pending[22]
.sym 107680 soc.cpu.irq_mask[22]
.sym 107681 soc.cpu.instr_lui
.sym 107682 soc.cpu.reg_pc[26]
.sym 107683 soc.cpu.cpuregs_rs1[26]
.sym 107684 soc.cpu.is_lui_auipc_jal
.sym 107686 soc.cpu.irq_mask[20]
.sym 107687 soc.cpu.irq_pending[20]
.sym 107688 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 107689 soc.cpu.irq_pending[20]
.sym 107690 soc.cpu.irq_pending[21]
.sym 107691 soc.cpu.irq_pending[22]
.sym 107692 soc.cpu.irq_pending[23]
.sym 107693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[0]
.sym 107694 soc.cpu.cpu_state[3]
.sym 107695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 107696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3]
.sym 107697 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 107698 soc.cpu.cpu_state[4]
.sym 107699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 107700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 107701 soc.cpu.cpu_state[4]
.sym 107702 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 107703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107704 soc.cpu.irq_pending[20]
.sym 107707 soc.cpu.irq_pending[20]
.sym 107708 soc.cpu.irq_mask[20]
.sym 107709 soc.cpu.irq_mask[20]
.sym 107710 soc.cpu.irq_pending[20]
.sym 107711 soc.cpu.irq_mask[19]
.sym 107712 soc.cpu.irq_pending[19]
.sym 107715 soc.cpu.irq_mask[30]
.sym 107716 soc.cpu.irq_pending[30]
.sym 107717 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 107718 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 107719 soc.cpu.cpu_state[4]
.sym 107720 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107721 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[0]
.sym 107722 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 107723 soc.cpu.cpu_state[4]
.sym 107724 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[3]
.sym 107725 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 107726 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 107727 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107728 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107729 soc.cpu.instr_lui
.sym 107730 soc.cpu.reg_pc[19]
.sym 107731 soc.cpu.cpuregs_rs1[19]
.sym 107732 soc.cpu.is_lui_auipc_jal
.sym 107733 soc.cpu.irq_pending[30]
.sym 107734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 107735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 107736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3]
.sym 107737 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 107738 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107739 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107740 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 107741 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 107742 soc.cpu.cpu_state[4]
.sym 107743 soc.cpu.cpu_state[3]
.sym 107744 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 107746 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107747 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 107748 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 107749 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 107750 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 107751 soc.cpu.cpu_state[4]
.sym 107752 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107753 soc.cpu.instr_lbu_SB_LUT4_I1_O[2]
.sym 107754 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 107755 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 107756 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 107757 soc.cpu.instr_lui
.sym 107758 soc.cpu.reg_pc[28]
.sym 107759 soc.cpu.cpuregs_rs1[28]
.sym 107760 soc.cpu.is_lui_auipc_jal
.sym 107762 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107763 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 107764 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 107765 soc.cpu.instr_lui
.sym 107766 soc.cpu.reg_pc[24]
.sym 107767 soc.cpu.cpuregs_rs1[24]
.sym 107768 soc.cpu.is_lui_auipc_jal
.sym 107769 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 107770 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 107771 soc.cpu.cpu_state[4]
.sym 107772 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107773 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 107775 soc.cpu.cpu_state[4]
.sym 107776 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107777 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[0]
.sym 107778 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 107779 soc.cpu.cpu_state[4]
.sym 107780 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 107781 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 107782 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 107783 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107784 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 107788 soc.cpu.cpuregs.wen
.sym 107789 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 107790 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 107791 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107792 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107793 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[0]
.sym 107794 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 107795 soc.cpu.cpu_state[4]
.sym 107796 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 107797 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[0]
.sym 107798 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 107799 soc.cpu.cpu_state[4]
.sym 107800 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 107801 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[0]
.sym 107802 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 107803 soc.cpu.cpu_state[4]
.sym 107804 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 107805 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[0]
.sym 107806 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 107807 soc.cpu.cpu_state[4]
.sym 107808 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 107809 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 107810 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 107811 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107812 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 107813 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 107814 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 107815 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107816 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107817 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 107818 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 107819 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107820 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 107821 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 107822 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 107823 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107824 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 107825 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 107826 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 107827 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107828 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107829 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 107830 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 107831 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107832 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 107833 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 107834 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 107835 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107836 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107837 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 107838 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 107839 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107840 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 107842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 107843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 107844 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 107845 soc.cpu.instr_lui
.sym 107846 soc.cpu.reg_pc[30]
.sym 107847 soc.cpu.cpuregs_rs1[30]
.sym 107848 soc.cpu.is_lui_auipc_jal
.sym 107849 soc.cpu.irq_mask[19]
.sym 107850 soc.cpu.irq_pending[19]
.sym 107851 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 107852 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3[3]
.sym 107853 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107854 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 107855 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 107856 soc.cpu.cpu_state[4]
.sym 107857 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 107858 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 107859 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107860 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107861 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107862 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 107863 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 107864 soc.cpu.cpu_state[4]
.sym 107865 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107866 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.sym 107867 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 107868 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 107869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 107870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 107871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 107872 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 107875 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 107876 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107886 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 107887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 107888 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107889 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107890 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 107891 soc.cpu.cpu_state[1]
.sym 107892 UART_RX_SB_LUT4_I2_O[3]
.sym 107894 soc.cpu.latched_store
.sym 107895 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107896 soc.cpu.reg_next_pc[0]
.sym 107899 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107900 soc.cpu.latched_store
.sym 107905 soc.cpu.instr_retirq
.sym 107906 UART_RX_SB_LUT4_I2_O[3]
.sym 107907 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 107908 soc.cpu.cpu_state[2]
.sym 107921 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107922 soc.cpu.instr_jalr
.sym 107923 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 107924 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 107930 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107931 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 107932 soc.cpu.cpu_state[3]
.sym 107939 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107940 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 107947 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 107948 soc.cpu.cpu_state[3]
.sym 107959 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 107960 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 107963 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 107964 UART_RX_SB_LUT4_I2_O[3]
.sym 107967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107968 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 107969 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107970 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107971 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107972 soc.cpu.is_alu_reg_imm
.sym 107975 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107976 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107977 soc.cpu.instr_slti
.sym 107978 soc.cpu.instr_slt
.sym 107979 soc.cpu.instr_sltiu
.sym 107980 soc.cpu.instr_sltu
.sym 107981 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107982 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107983 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107984 soc.cpu.is_alu_reg_imm
.sym 107985 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107986 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107987 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107988 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107989 soc.cpu.instr_lw
.sym 107990 soc.cpu.instr_blt
.sym 107991 soc.cpu.instr_bge
.sym 107992 soc.cpu.instr_bne
.sym 107993 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 107994 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107995 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107996 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107999 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108000 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108001 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108002 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108003 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 108004 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 108006 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108007 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 108008 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 108011 soc.cpu.instr_and
.sym 108012 soc.cpu.instr_andi
.sym 108015 soc.cpu.is_lui_auipc_jal
.sym 108016 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108019 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108020 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108021 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108022 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108023 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108024 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108025 soc.cpu.instr_xor
.sym 108026 soc.cpu.instr_sll
.sym 108027 soc.cpu.instr_sub
.sym 108028 soc.cpu.instr_add
.sym 108031 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108032 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108033 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108034 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108035 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108036 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108039 soc.cpu.instr_xor
.sym 108040 soc.cpu.instr_xori
.sym 108042 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 108043 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108044 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 108047 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108048 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108049 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108050 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108051 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108052 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108057 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108058 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108059 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108060 soc.cpu.is_alu_reg_imm
.sym 108063 soc.cpu.instr_or
.sym 108064 soc.cpu.instr_ori
.sym 108209 soc.memory.rdata_0[0]
.sym 108210 soc.memory.rdata_1[0]
.sym 108211 iomem_addr[16]
.sym 108212 flash_clk_SB_LUT4_I1_I2[3]
.sym 108226 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 108227 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 108228 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108229 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 108230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 108231 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108232 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 108233 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[0]
.sym 108234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 108235 soc.cpu.cpu_state[4]
.sym 108236 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 108238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 108239 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 108240 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108241 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 108242 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 108243 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108244 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108245 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 108246 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 108247 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108248 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108249 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108250 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 108251 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 108252 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108253 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108254 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 108255 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 108256 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108257 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 108258 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 108259 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108260 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108261 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[0]
.sym 108262 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 108263 soc.cpu.cpu_state[4]
.sym 108264 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[3]
.sym 108266 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1[0]
.sym 108267 soc.cpu.cpu_state[4]
.sym 108268 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1[2]
.sym 108269 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 108270 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 108271 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108272 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 108273 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 108274 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 108275 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108276 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108277 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[0]
.sym 108278 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 108279 soc.cpu.cpu_state[4]
.sym 108280 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 108281 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108282 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 108283 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 108284 soc.cpu.cpu_state[4]
.sym 108285 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 108286 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 108287 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108288 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 108289 soc.cpu.instr_lui
.sym 108290 soc.cpu.reg_pc[2]
.sym 108291 soc.cpu.cpuregs_rs1[2]
.sym 108292 soc.cpu.is_lui_auipc_jal
.sym 108293 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 108294 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 108295 soc.cpu.cpu_state[4]
.sym 108296 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108297 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 108298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 108299 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108300 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 108301 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[0]
.sym 108302 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 108303 soc.cpu.cpu_state[4]
.sym 108304 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 108306 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1[0]
.sym 108307 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 108308 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1[2]
.sym 108309 soc.cpu.cpu_state[4]
.sym 108310 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[1]
.sym 108311 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[2]
.sym 108312 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108313 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[0]
.sym 108314 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 108315 soc.cpu.cpu_state[4]
.sym 108316 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 108317 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 108318 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 108319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108320 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 108321 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108322 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[1]
.sym 108323 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_O_I2[2]
.sym 108324 soc.cpu.cpu_state[4]
.sym 108325 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 108326 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 108327 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108328 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108329 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[0]
.sym 108330 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 108331 soc.cpu.cpu_state[4]
.sym 108332 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 108333 soc.cpu.instr_lui
.sym 108334 soc.cpu.reg_pc[8]
.sym 108335 soc.cpu.cpuregs_rs1[8]
.sym 108336 soc.cpu.is_lui_auipc_jal
.sym 108337 soc.cpu.instr_lui
.sym 108338 soc.cpu.reg_pc[1]
.sym 108339 soc.cpu.cpuregs_rs1[1]
.sym 108340 soc.cpu.is_lui_auipc_jal
.sym 108341 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 108342 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 108343 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108344 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 108346 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1[0]
.sym 108347 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 108348 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_I1[2]
.sym 108349 soc.cpu.instr_lui
.sym 108350 soc.cpu.reg_pc[3]
.sym 108351 soc.cpu.cpuregs_rs1[3]
.sym 108352 soc.cpu.is_lui_auipc_jal
.sym 108353 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 108354 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 108355 soc.cpu.cpu_state[4]
.sym 108356 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108357 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 108358 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 108359 soc.cpu.cpu_state[4]
.sym 108360 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108361 soc.cpu.instr_lui
.sym 108362 soc.cpu.reg_pc[13]
.sym 108363 soc.cpu.cpuregs_rs1[13]
.sym 108364 soc.cpu.is_lui_auipc_jal
.sym 108365 soc.cpu.instr_lui
.sym 108366 soc.cpu.reg_pc[9]
.sym 108367 soc.cpu.cpuregs_rs1[9]
.sym 108368 soc.cpu.is_lui_auipc_jal
.sym 108369 soc.cpu.cpu_state[3]
.sym 108370 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 108371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 108372 soc.cpu.irq_pending[3]
.sym 108373 soc.cpu.instr_lui
.sym 108374 soc.cpu.reg_pc[14]
.sym 108375 soc.cpu.cpuregs_rs1[14]
.sym 108376 soc.cpu.is_lui_auipc_jal
.sym 108377 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 108378 soc.cpu.cpu_state[4]
.sym 108379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 108380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 108381 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 108382 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 108383 soc.cpu.cpu_state[4]
.sym 108384 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108386 soc.cpu.irq_mask[4]
.sym 108387 soc.cpu.irq_pending[4]
.sym 108388 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 108389 soc.cpu.instr_lui
.sym 108390 soc.cpu.reg_pc[15]
.sym 108391 soc.cpu.cpuregs_rs1[15]
.sym 108392 soc.cpu.is_lui_auipc_jal
.sym 108393 soc.cpu.irq_pending[7]
.sym 108394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 108395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 108396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 108397 soc.cpu.instr_lui
.sym 108398 soc.cpu.reg_pc[12]
.sym 108399 soc.cpu.cpuregs_rs1[12]
.sym 108400 soc.cpu.is_lui_auipc_jal
.sym 108401 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 108402 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 108403 soc.cpu.cpu_state[4]
.sym 108404 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108405 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 108406 soc.cpu.cpu_state[4]
.sym 108407 soc.cpu.cpu_state[3]
.sym 108408 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 108409 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 108410 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 108411 soc.cpu.cpu_state[4]
.sym 108412 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108415 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 108416 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 108418 soc.cpu.decoded_imm[0]
.sym 108419 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 108422 soc.cpu.decoded_imm[1]
.sym 108423 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 108424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 108426 soc.cpu.decoded_imm[2]
.sym 108427 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 108428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108430 soc.cpu.decoded_imm[3]
.sym 108431 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 108432 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 108434 soc.cpu.decoded_imm[4]
.sym 108435 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 108436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 108438 soc.cpu.decoded_imm[5]
.sym 108439 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 108440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 108442 soc.cpu.decoded_imm[6]
.sym 108443 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 108446 soc.cpu.decoded_imm[7]
.sym 108447 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 108448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 108450 soc.cpu.decoded_imm[8]
.sym 108451 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 108452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 108454 soc.cpu.decoded_imm[9]
.sym 108455 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 108456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 108458 soc.cpu.decoded_imm[10]
.sym 108459 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 108460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 108462 soc.cpu.decoded_imm[11]
.sym 108463 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 108464 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 108466 soc.cpu.decoded_imm[12]
.sym 108467 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 108468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 108470 soc.cpu.decoded_imm[13]
.sym 108471 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 108472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 108474 soc.cpu.decoded_imm[14]
.sym 108475 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 108476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 108478 soc.cpu.decoded_imm[15]
.sym 108479 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 108480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 108482 soc.cpu.decoded_imm[16]
.sym 108483 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 108484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 108486 soc.cpu.decoded_imm[17]
.sym 108487 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 108488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 108490 soc.cpu.decoded_imm[18]
.sym 108491 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 108492 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 108494 soc.cpu.decoded_imm[19]
.sym 108495 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 108496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 108498 soc.cpu.decoded_imm[20]
.sym 108499 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 108500 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 108502 soc.cpu.decoded_imm[21]
.sym 108503 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 108504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 108506 soc.cpu.decoded_imm[22]
.sym 108507 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 108508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 108510 soc.cpu.decoded_imm[23]
.sym 108511 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 108512 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 108514 soc.cpu.decoded_imm[24]
.sym 108515 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 108516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 108518 soc.cpu.decoded_imm[25]
.sym 108519 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 108520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 108522 soc.cpu.decoded_imm[26]
.sym 108523 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 108524 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 108526 soc.cpu.decoded_imm[27]
.sym 108527 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 108528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 108530 soc.cpu.decoded_imm[28]
.sym 108531 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 108532 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 108534 soc.cpu.decoded_imm[29]
.sym 108535 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 108536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 108538 soc.cpu.decoded_imm[30]
.sym 108539 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 108540 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 108542 soc.cpu.decoded_imm[31]
.sym 108543 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 108544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 108545 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 108546 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 108547 soc.cpu.cpu_state[4]
.sym 108548 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108549 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 108550 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 108551 soc.cpu.cpu_state[4]
.sym 108552 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108553 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 108554 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 108555 soc.cpu.cpu_state[4]
.sym 108556 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108557 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 108558 soc.cpu.cpu_state[4]
.sym 108559 soc.cpu.cpu_state[3]
.sym 108560 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 108561 soc.cpu.instr_lui
.sym 108562 soc.cpu.reg_pc[17]
.sym 108563 soc.cpu.cpuregs_rs1[17]
.sym 108564 soc.cpu.is_lui_auipc_jal
.sym 108565 soc.cpu.instr_lui
.sym 108566 soc.cpu.reg_pc[16]
.sym 108567 soc.cpu.cpuregs_rs1[16]
.sym 108568 soc.cpu.is_lui_auipc_jal
.sym 108569 soc.cpu.instr_lui
.sym 108570 soc.cpu.reg_pc[18]
.sym 108571 soc.cpu.cpuregs_rs1[18]
.sym 108572 soc.cpu.is_lui_auipc_jal
.sym 108573 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 108574 soc.cpu.cpu_state[4]
.sym 108575 soc.cpu.cpu_state[3]
.sym 108576 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 108577 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[0]
.sym 108578 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 108579 soc.cpu.cpu_state[4]
.sym 108580 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 108582 soc.cpu.cpuregs_raddr2[2]
.sym 108583 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 108584 soc.cpu.is_slli_srli_srai
.sym 108585 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 108586 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 108587 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108588 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108589 soc.cpu.irq_pending[17]
.sym 108590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 108591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 108592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 108593 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 108594 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 108595 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108596 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 108597 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 108598 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 108599 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108600 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 108601 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 108602 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 108603 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108604 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108605 soc.cpu.reg_next_pc[0]
.sym 108606 soc.cpu.latched_compr
.sym 108607 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 108608 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 108609 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 108610 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 108611 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108612 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108613 soc.cpu.cpuregs_wrdata[9]
.sym 108617 soc.cpu.cpuregs_wrdata[2]
.sym 108621 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 108622 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 108623 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108624 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108625 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 108626 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[1]
.sym 108627 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108628 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108629 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 108630 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108631 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108632 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108633 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 108634 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 108635 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108636 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108637 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 108638 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 108639 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108640 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108641 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 108642 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 108643 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108644 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108645 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 108646 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 108647 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108648 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108649 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 108650 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108651 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108652 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108653 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 108654 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 108655 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108656 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108657 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 108658 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 108659 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108660 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108662 soc.cpu.irq_mask[17]
.sym 108663 soc.cpu.irq_pending[17]
.sym 108664 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 108665 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 108666 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 108667 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108668 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108669 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 108670 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 108671 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108672 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108673 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 108674 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 108675 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108676 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108677 soc.cpu.reg_next_pc[0]
.sym 108678 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108679 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 108680 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 108681 soc.cpu.cpuregs_wrdata[12]
.sym 108685 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 108686 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 108687 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108688 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108689 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 108690 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108691 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108692 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108693 soc.cpu.cpuregs_wrdata[14]
.sym 108697 soc.cpu.cpu_state[3]
.sym 108698 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 108699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 108700 soc.cpu.irq_pending[25]
.sym 108701 soc.cpu.cpuregs_wrdata[0]
.sym 108705 soc.cpu.instr_lui
.sym 108706 soc.cpu.reg_pc[27]
.sym 108707 soc.cpu.cpuregs_rs1[27]
.sym 108708 soc.cpu.is_lui_auipc_jal
.sym 108709 soc.cpu.instr_lui
.sym 108710 soc.cpu.reg_pc[21]
.sym 108711 soc.cpu.cpuregs_rs1[21]
.sym 108712 soc.cpu.is_lui_auipc_jal
.sym 108713 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 108714 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 108715 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108716 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108717 soc.cpu.cpuregs_wrdata[3]
.sym 108721 soc.cpu.instr_lui
.sym 108722 soc.cpu.reg_pc[23]
.sym 108723 soc.cpu.cpuregs_rs1[23]
.sym 108724 soc.cpu.is_lui_auipc_jal
.sym 108725 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 108726 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 108727 soc.cpu.cpu_state[4]
.sym 108728 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108729 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 108730 soc.cpu.cpu_state[4]
.sym 108731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 108732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
.sym 108733 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 108734 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 108735 soc.cpu.cpu_state[4]
.sym 108736 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108737 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 108738 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 108739 soc.cpu.cpu_state[4]
.sym 108740 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108741 soc.cpu.instr_lui
.sym 108742 soc.cpu.reg_pc[22]
.sym 108743 soc.cpu.cpuregs_rs1[22]
.sym 108744 soc.cpu.is_lui_auipc_jal
.sym 108745 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 108746 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 108747 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108748 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108749 soc.cpu.instr_lui
.sym 108750 soc.cpu.reg_pc[25]
.sym 108751 soc.cpu.cpuregs_rs1[25]
.sym 108752 soc.cpu.is_lui_auipc_jal
.sym 108753 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 108754 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 108755 soc.cpu.cpu_state[4]
.sym 108756 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108757 soc.cpu.instr_lui
.sym 108758 soc.cpu.reg_pc[20]
.sym 108759 soc.cpu.cpuregs_rs1[20]
.sym 108760 soc.cpu.is_lui_auipc_jal
.sym 108761 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 108762 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 108763 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108764 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108765 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 108766 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 108767 soc.cpu.cpu_state[4]
.sym 108768 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 108769 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 108770 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 108771 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108772 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108773 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 108774 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 108775 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108776 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108777 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 108778 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 108779 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108780 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108781 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 108782 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 108783 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108784 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108785 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 108786 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 108787 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108788 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108789 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 108790 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 108791 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108792 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108793 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 108794 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 108795 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108796 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108797 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 108798 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 108799 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108800 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108801 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 108802 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 108803 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108804 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108805 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 108806 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 108807 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108808 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108809 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 108810 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 108811 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108812 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108813 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 108814 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 108815 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108816 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108819 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 108820 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 108821 soc.cpu.cpuregs_wrdata[20]
.sym 108825 soc.cpu.instr_lui
.sym 108826 soc.cpu.reg_pc[29]
.sym 108827 soc.cpu.cpuregs_rs1[29]
.sym 108828 soc.cpu.is_lui_auipc_jal
.sym 108829 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 108830 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 108831 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108832 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108833 soc.cpu.cpuregs_wrdata[23]
.sym 108837 soc.cpu.cpuregs_wrdata[18]
.sym 108841 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 108842 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 108843 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108844 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108845 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 108846 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 108847 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108848 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108849 soc.cpu.cpuregs_wrdata[26]
.sym 108853 soc.cpu.cpuregs_wrdata[19]
.sym 108857 soc.cpu.cpuregs_wrdata[17]
.sym 108861 soc.cpu.cpuregs_wrdata[25]
.sym 108866 soc.cpu.decoded_imm[23]
.sym 108867 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 108868 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 108869 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 108870 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 108871 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108872 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108874 soc.cpu.decoded_imm[20]
.sym 108875 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 108876 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 108877 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 108878 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 108879 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108880 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108881 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 108882 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 108883 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108884 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108885 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 108886 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 108887 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108888 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108889 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 108890 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 108891 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108892 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108893 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 108894 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 108895 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108896 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108897 soc.cpu.cpuregs_wrdata[27]
.sym 108901 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 108902 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 108903 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108904 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108905 soc.cpu.cpuregs_wrdata[30]
.sym 108909 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 108910 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 108911 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108912 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108915 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 108916 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 108917 soc.cpu.cpuregs_waddr[0]
.sym 108918 soc.cpu.cpuregs_waddr[1]
.sym 108919 soc.cpu.cpuregs_waddr[3]
.sym 108920 soc.cpu.cpuregs_waddr[4]
.sym 108921 soc.cpu.cpuregs_waddr[2]
.sym 108922 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108923 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 108924 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108938 soc.cpu.instr_bltu
.sym 108939 soc.cpu.instr_sltiu
.sym 108940 soc.cpu.instr_sltu
.sym 108942 soc.cpu.instr_blt
.sym 108943 soc.cpu.instr_slti
.sym 108944 soc.cpu.instr_slt
.sym 108945 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 108955 UART_RX_SB_LUT4_I2_O[3]
.sym 108956 soc.cpu.cpu_state[1]
.sym 108957 soc.cpu.instr_bltu
.sym 108958 soc.cpu.instr_jalr
.sym 108959 soc.cpu.instr_bgeu
.sym 108960 soc.cpu.instr_waitirq
.sym 108961 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108962 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108963 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108964 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108977 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108978 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108979 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108980 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108985 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108986 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108987 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108988 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109185 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 109186 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 109187 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109188 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[1]
.sym 109190 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 109191 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 109192 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 109193 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[0]
.sym 109194 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[1]
.sym 109195 soc.cpu.cpu_state[4]
.sym 109196 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[3]
.sym 109197 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 109198 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109199 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109200 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109201 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[0]
.sym 109202 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[1]
.sym 109203 soc.cpu.cpu_state[4]
.sym 109204 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0[3]
.sym 109205 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109206 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 109207 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109208 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 109209 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 109210 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 109211 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109212 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0[1]
.sym 109213 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 109214 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 109215 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109216 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 109217 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[0]
.sym 109218 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 109219 soc.cpu.cpu_state[4]
.sym 109220 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 109221 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 109222 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 109223 soc.cpu.cpu_state[4]
.sym 109224 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 109225 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 109226 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 109227 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109228 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 109229 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[0]
.sym 109230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 109231 soc.cpu.cpu_state[4]
.sym 109232 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 109233 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 109234 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 109235 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109236 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 109237 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]
.sym 109238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]
.sym 109239 soc.cpu.cpu_state[4]
.sym 109240 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 109241 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 109242 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109243 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109244 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 109249 soc.cpu.instr_lui
.sym 109250 soc.cpu.reg_pc[4]
.sym 109251 soc.cpu.cpuregs_rs1[4]
.sym 109252 soc.cpu.is_lui_auipc_jal
.sym 109253 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 109254 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 109255 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109256 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 109257 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 109258 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 109259 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109260 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 109261 soc.cpu.instr_lui
.sym 109262 soc.cpu.reg_pc[7]
.sym 109263 soc.cpu.cpuregs_rs1[7]
.sym 109264 soc.cpu.is_lui_auipc_jal
.sym 109265 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[0]
.sym 109266 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 109267 soc.cpu.cpu_state[4]
.sym 109268 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0[3]
.sym 109273 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 109274 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 109275 soc.cpu.cpu_state[4]
.sym 109276 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 109277 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 109278 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 109279 soc.cpu.cpu_state[4]
.sym 109280 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 109281 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 109282 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 109283 soc.cpu.cpu_state[4]
.sym 109284 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 109285 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 109286 soc.cpu.cpu_state[4]
.sym 109287 soc.cpu.cpu_state[3]
.sym 109288 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 109289 soc.cpu.instr_lui
.sym 109290 soc.cpu.reg_pc[6]
.sym 109291 soc.cpu.cpuregs_rs1[6]
.sym 109292 soc.cpu.is_lui_auipc_jal
.sym 109294 soc.cpu.irq_pending[4]
.sym 109295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 109296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109297 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 109302 soc.cpu.cpu_state[2]
.sym 109303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[1]
.sym 109304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 109305 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 109309 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109310 soc.cpu.cpu_state[4]
.sym 109311 soc.cpu.cpu_state[3]
.sym 109312 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 109313 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 109314 soc.cpu.cpu_state[4]
.sym 109315 soc.cpu.cpu_state[3]
.sym 109316 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109317 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 109318 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109319 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 109320 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 109321 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 109322 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109323 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 109324 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 109325 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109326 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 109327 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109328 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109329 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 109330 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109331 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 109332 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 109333 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109334 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 109335 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 109336 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109338 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 109339 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109340 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 109341 soc.cpu.instr_lui
.sym 109342 soc.cpu.reg_pc[11]
.sym 109343 soc.cpu.cpuregs_rs1[11]
.sym 109344 soc.cpu.is_lui_auipc_jal
.sym 109345 soc.cpu.instr_lui
.sym 109346 soc.cpu.reg_pc[5]
.sym 109347 soc.cpu.cpuregs_rs1[5]
.sym 109348 soc.cpu.is_lui_auipc_jal
.sym 109349 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 109350 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 109351 soc.cpu.cpu_state[4]
.sym 109352 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 109353 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109354 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 109355 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 109356 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109357 soc.cpu.instr_lui
.sym 109358 soc.cpu.reg_pc[10]
.sym 109359 soc.cpu.cpuregs_rs1[10]
.sym 109360 soc.cpu.is_lui_auipc_jal
.sym 109361 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109362 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 109363 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 109364 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109365 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 109366 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109367 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 109368 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 109369 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 109370 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109371 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 109372 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 109373 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 109374 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 109375 soc.cpu.cpu_state[4]
.sym 109376 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 109377 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 109378 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109379 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 109380 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 109382 soc.cpu.decoded_imm[11]
.sym 109383 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 109384 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 109386 soc.cpu.decoded_imm[1]
.sym 109387 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 109388 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 109390 soc.cpu.decoded_imm[4]
.sym 109391 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 109392 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 109393 soc.cpu.cpu_state[3]
.sym 109394 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 109395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 109396 soc.cpu.irq_pending[5]
.sym 109397 soc.cpu.cpu_state[2]
.sym 109398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 109399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 109400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 109401 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109402 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 109403 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 109404 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109405 soc.cpu.cpu_state[4]
.sym 109406 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 109407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 109408 soc.cpu.irq_pending[14]
.sym 109410 soc.cpu.decoded_imm[0]
.sym 109411 soc.cpu.reg_next_pc[0]
.sym 109414 soc.cpu.decoded_imm[1]
.sym 109415 soc.cpu.reg_pc[1]
.sym 109416 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 109418 soc.cpu.decoded_imm[2]
.sym 109419 soc.cpu.reg_pc[2]
.sym 109420 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 109422 soc.cpu.decoded_imm[3]
.sym 109423 soc.cpu.reg_pc[3]
.sym 109424 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 109426 soc.cpu.decoded_imm[4]
.sym 109427 soc.cpu.reg_pc[4]
.sym 109428 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 109430 soc.cpu.decoded_imm[5]
.sym 109431 soc.cpu.reg_pc[5]
.sym 109432 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 109434 soc.cpu.decoded_imm[6]
.sym 109435 soc.cpu.reg_pc[6]
.sym 109436 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 109438 soc.cpu.decoded_imm[7]
.sym 109439 soc.cpu.reg_pc[7]
.sym 109440 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 109442 soc.cpu.decoded_imm[8]
.sym 109443 soc.cpu.reg_pc[8]
.sym 109444 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 109446 soc.cpu.decoded_imm[9]
.sym 109447 soc.cpu.reg_pc[9]
.sym 109448 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 109450 soc.cpu.decoded_imm[10]
.sym 109451 soc.cpu.reg_pc[10]
.sym 109452 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 109454 soc.cpu.decoded_imm[11]
.sym 109455 soc.cpu.reg_pc[11]
.sym 109456 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 109458 soc.cpu.decoded_imm[12]
.sym 109459 soc.cpu.reg_pc[12]
.sym 109460 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 109462 soc.cpu.decoded_imm[13]
.sym 109463 soc.cpu.reg_pc[13]
.sym 109464 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 109466 soc.cpu.decoded_imm[14]
.sym 109467 soc.cpu.reg_pc[14]
.sym 109468 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 109470 soc.cpu.decoded_imm[15]
.sym 109471 soc.cpu.reg_pc[15]
.sym 109472 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 109474 soc.cpu.decoded_imm[16]
.sym 109475 soc.cpu.reg_pc[16]
.sym 109476 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 109478 soc.cpu.decoded_imm[17]
.sym 109479 soc.cpu.reg_pc[17]
.sym 109480 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 109482 soc.cpu.decoded_imm[18]
.sym 109483 soc.cpu.reg_pc[18]
.sym 109484 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 109486 soc.cpu.decoded_imm[19]
.sym 109487 soc.cpu.reg_pc[19]
.sym 109488 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 109490 soc.cpu.decoded_imm[20]
.sym 109491 soc.cpu.reg_pc[20]
.sym 109492 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 109494 soc.cpu.decoded_imm[21]
.sym 109495 soc.cpu.reg_pc[21]
.sym 109496 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 109498 soc.cpu.decoded_imm[22]
.sym 109499 soc.cpu.reg_pc[22]
.sym 109500 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 109502 soc.cpu.decoded_imm[23]
.sym 109503 soc.cpu.reg_pc[23]
.sym 109504 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 109506 soc.cpu.decoded_imm[24]
.sym 109507 soc.cpu.reg_pc[24]
.sym 109508 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 109510 soc.cpu.decoded_imm[25]
.sym 109511 soc.cpu.reg_pc[25]
.sym 109512 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 109514 soc.cpu.decoded_imm[26]
.sym 109515 soc.cpu.reg_pc[26]
.sym 109516 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 109518 soc.cpu.decoded_imm[27]
.sym 109519 soc.cpu.reg_pc[27]
.sym 109520 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 109522 soc.cpu.decoded_imm[28]
.sym 109523 soc.cpu.reg_pc[28]
.sym 109524 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 109526 soc.cpu.decoded_imm[29]
.sym 109527 soc.cpu.reg_pc[29]
.sym 109528 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 109530 soc.cpu.decoded_imm[30]
.sym 109531 soc.cpu.reg_pc[30]
.sym 109532 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 109534 soc.cpu.decoded_imm[31]
.sym 109535 soc.cpu.reg_pc[31]
.sym 109536 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 109537 soc.cpu.cpu_state[3]
.sym 109538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 109539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]
.sym 109540 soc.cpu.cpu_state[2]
.sym 109541 soc.cpu.cpu_state[3]
.sym 109542 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 109543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 109544 soc.cpu.irq_pending[15]
.sym 109545 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 109546 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 109547 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109548 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109549 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 109550 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 109551 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109552 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109553 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 109554 soc.cpu.cpu_state[4]
.sym 109555 soc.cpu.cpu_state[3]
.sym 109556 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 109557 soc.cpu.cpu_state[3]
.sym 109558 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 109559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 109560 soc.cpu.irq_pending[18]
.sym 109562 soc.cpu.cpuregs_raddr2[4]
.sym 109563 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 109564 soc.cpu.is_slli_srli_srai
.sym 109565 soc.cpu.cpuregs_wrdata[11]
.sym 109569 soc.cpu.cpuregs_wrdata[8]
.sym 109573 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 109574 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 109575 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109576 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109577 soc.cpu.cpuregs_wrdata[4]
.sym 109581 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 109582 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 109583 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109584 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109585 soc.cpu.cpuregs_wrdata[15]
.sym 109590 soc.cpu.cpuregs_raddr2[1]
.sym 109591 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 109592 soc.cpu.is_slli_srli_srai
.sym 109593 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 109594 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 109595 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109596 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109597 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 109598 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 109599 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109600 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109601 soc.cpu.cpuregs_wrdata[1]
.sym 109605 soc.cpu.cpuregs_wrdata[6]
.sym 109609 soc.cpu.cpuregs_wrdata[13]
.sym 109613 soc.cpu.cpuregs_wrdata[10]
.sym 109617 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 109618 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 109619 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109620 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109621 soc.cpu.cpuregs_wrdata[7]
.sym 109625 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 109626 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 109627 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109628 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109629 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 109630 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 109631 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109632 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109633 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 109634 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 109635 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109636 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109637 soc.cpu.cpu_state[3]
.sym 109638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 109639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 109640 soc.cpu.cpu_state[2]
.sym 109641 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 109643 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109644 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109645 soc.cpu.alu_out_q[0]
.sym 109646 soc.cpu.reg_out[0]
.sym 109647 soc.cpu.latched_stalu
.sym 109648 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109649 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 109650 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109651 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 109652 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 109654 soc.cpu.latched_compr
.sym 109655 soc.cpu.reg_pc[1]
.sym 109658 soc.cpu.cpuregs_raddr2[0]
.sym 109659 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 109660 soc.cpu.is_slli_srli_srai
.sym 109661 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 109665 soc.cpu.alu_out_q[16]
.sym 109666 soc.cpu.reg_out[16]
.sym 109667 soc.cpu.latched_stalu
.sym 109668 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109669 soc.cpu.cpu_state[3]
.sym 109670 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 109671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 109672 soc.cpu.irq_pending[31]
.sym 109673 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 109675 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109676 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109678 soc.cpu.cpuregs_raddr2[3]
.sym 109679 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 109680 soc.cpu.is_slli_srli_srai
.sym 109681 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 109682 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109683 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 109684 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 109685 soc.cpu.alu_out_q[16]
.sym 109686 soc.cpu.reg_out[16]
.sym 109687 soc.cpu.latched_stalu
.sym 109688 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 109689 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109690 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 109691 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109692 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109694 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 109695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 109696 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 109698 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 109699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 109700 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 109702 soc.cpu.cpuregs_raddr2[2]
.sym 109703 soc.cpu.cpuregs_raddr2[3]
.sym 109704 soc.cpu.cpuregs_raddr2[4]
.sym 109707 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 109708 soc.cpu.pcpi_rs2[20]
.sym 109709 soc.cpu.compressed_instr
.sym 109715 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 109716 soc.cpu.pcpi_rs2[23]
.sym 109717 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109718 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 109719 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 109720 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109721 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 109722 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109723 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 109724 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 109726 soc.cpu.cpuregs_raddr2[0]
.sym 109727 soc.cpu.cpuregs_raddr2[1]
.sym 109728 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 109730 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 109731 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109732 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 109734 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 109735 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109736 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 109738 soc.cpu.decoded_imm[16]
.sym 109739 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 109740 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 109741 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 109742 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109743 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 109744 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 109745 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 109746 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109747 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 109748 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 109749 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 109750 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109751 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 109752 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 109753 soc.cpu.alu_out_q[21]
.sym 109754 soc.cpu.reg_out[21]
.sym 109755 soc.cpu.latched_stalu
.sym 109756 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 109757 soc.cpu.alu_out_q[21]
.sym 109758 soc.cpu.reg_out[21]
.sym 109759 soc.cpu.latched_stalu
.sym 109760 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109761 soc.cpu.instr_lui
.sym 109762 soc.cpu.reg_pc[31]
.sym 109763 soc.cpu.cpuregs_rs1[31]
.sym 109764 soc.cpu.is_lui_auipc_jal
.sym 109765 soc.cpu.cpuregs_wrdata[21]
.sym 109769 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 109770 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109771 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 109772 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 109773 soc.cpu.cpuregs_wrdata[16]
.sym 109777 soc.cpu.cpuregs_wrdata[22]
.sym 109781 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109782 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 109783 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 109784 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109785 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 109786 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 109787 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109788 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109789 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 109790 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 109791 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109792 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109793 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 109794 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 109795 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109796 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109797 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 109798 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109799 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 109800 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 109801 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 109802 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 109803 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 109804 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 109805 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109806 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 109807 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 109808 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109810 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109811 soc.cpu.latched_store
.sym 109812 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109813 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 109814 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 109815 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109816 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109817 soc.cpu.cpuregs_wrdata[24]
.sym 109823 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109824 soc.cpu.latched_store
.sym 109825 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 109826 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 109827 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109828 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109829 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 109830 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109831 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 109832 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 109833 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 109834 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 109835 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109836 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109838 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 109839 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109840 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 109841 soc.cpu.cpuregs_wrdata[28]
.sym 109845 soc.cpu.cpuregs_wrdata[31]
.sym 109849 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 109850 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 109851 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109852 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109853 soc.cpu.cpuregs_wrdata[29]
.sym 109857 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 109858 soc.cpu.instr_bgeu
.sym 109859 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 109860 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 109861 soc.cpu.instr_bge
.sym 109862 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 109863 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 109864 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 109866 soc.cpu.decoded_imm[30]
.sym 109867 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 109868 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 109870 soc.cpu.decoded_imm[27]
.sym 109871 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 109872 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 109875 UART_RX_SB_LUT4_I2_O[3]
.sym 109876 soc.cpu.cpu_state[2]
.sym 109877 soc.cpu.is_sltiu_bltu_sltu
.sym 109878 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 109879 soc.cpu.instr_bge
.sym 109880 soc.cpu.instr_bne
.sym 109882 soc.cpu.decoded_imm[28]
.sym 109883 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 109884 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 109886 soc.cpu.decoded_imm[29]
.sym 109887 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 109888 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 109889 soc.cpu.instr_lui
.sym 109890 soc.cpu.instr_auipc
.sym 109891 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 109892 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 109893 soc.cpu.instr_lui
.sym 109894 soc.cpu.instr_auipc
.sym 109895 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109896 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 109897 soc.cpu.instr_lui
.sym 109898 soc.cpu.instr_auipc
.sym 109899 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 109900 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 109901 soc.cpu.instr_lui
.sym 109902 soc.cpu.instr_auipc
.sym 109903 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109904 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 109909 soc.cpu.instr_lui
.sym 109910 soc.cpu.instr_auipc
.sym 109911 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 109912 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 109913 soc.cpu.instr_lui
.sym 109914 soc.cpu.instr_auipc
.sym 109915 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 109916 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 109917 soc.cpu.instr_lui
.sym 109918 soc.cpu.instr_auipc
.sym 109919 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 109920 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 109929 soc.cpu.cpu_state[1]
.sym 109930 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109931 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 109932 UART_RX_SB_LUT4_I2_O[3]
.sym 109933 soc.cpu.cpu_state[3]
.sym 109945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109946 soc.cpu.cpu_state[1]
.sym 109947 soc.cpu.cpu_state[3]
.sym 109948 UART_RX_SB_LUT4_I2_O[3]
.sym 110177 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 110178 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 110179 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110180 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 110201 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 110202 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110203 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110204 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 110205 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 110206 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 110207 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110208 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 110211 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 110212 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 110213 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110214 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 110215 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 110216 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 110217 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110218 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110219 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 110220 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 110222 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110223 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 110224 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 110225 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110226 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110227 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 110228 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 110230 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 110231 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 110232 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 110233 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110234 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 110235 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 110236 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[3]
.sym 110237 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 110238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 110239 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110240 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 110241 soc.cpu.alu_out_q[7]
.sym 110242 soc.cpu.reg_out[7]
.sym 110243 soc.cpu.latched_stalu
.sym 110244 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110245 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 110251 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 110252 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 110253 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 110257 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 110261 soc.cpu.alu_out_q[12]
.sym 110262 soc.cpu.reg_out[12]
.sym 110263 soc.cpu.latched_stalu
.sym 110264 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110265 soc.cpu.alu_out_q[12]
.sym 110266 soc.cpu.reg_out[12]
.sym 110267 soc.cpu.latched_stalu
.sym 110268 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110269 soc.cpu.alu_out_q[7]
.sym 110270 soc.cpu.reg_out[7]
.sym 110271 soc.cpu.latched_stalu
.sym 110272 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110274 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110275 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 110276 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 110277 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 110281 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 110282 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110283 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 110284 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 110285 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 110289 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110290 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 110291 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 110292 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110293 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 110297 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 110302 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110303 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 110304 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 110305 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110306 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 110307 soc.cpu.alu_out_SB_LUT4_O_21_I2[2]
.sym 110308 soc.cpu.alu_out_SB_LUT4_O_21_I2[3]
.sym 110309 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110310 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 110311 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 110312 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 110313 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110314 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110315 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 110316 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 110317 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110318 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 110319 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 110320 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110321 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 110322 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110323 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 110324 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 110326 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 110327 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110328 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 110329 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 110330 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110331 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 110332 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 110333 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110334 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110335 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 110336 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 110337 soc.cpu.alu_out_q[14]
.sym 110338 soc.cpu.reg_out[14]
.sym 110339 soc.cpu.latched_stalu
.sym 110340 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110341 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 110342 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110343 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 110344 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 110345 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 110346 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110347 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 110348 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 110349 soc.cpu.alu_out_q[14]
.sym 110350 soc.cpu.reg_out[14]
.sym 110351 soc.cpu.latched_stalu
.sym 110352 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110354 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 110355 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110356 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 110357 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 110358 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110359 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 110360 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 110361 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110362 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 110363 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 110364 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110366 soc.cpu.cpu_state[3]
.sym 110367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[1]
.sym 110368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I3[2]
.sym 110370 soc.cpu.latched_compr
.sym 110371 soc.cpu.reg_pc[1]
.sym 110374 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 110375 soc.cpu.reg_pc[2]
.sym 110376 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 110379 soc.cpu.reg_pc[3]
.sym 110380 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 110383 soc.cpu.reg_pc[4]
.sym 110384 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 110387 soc.cpu.reg_pc[5]
.sym 110388 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 110391 soc.cpu.reg_pc[6]
.sym 110392 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 110395 soc.cpu.reg_pc[7]
.sym 110396 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 110399 soc.cpu.reg_pc[8]
.sym 110400 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 110403 soc.cpu.reg_pc[9]
.sym 110404 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 110407 soc.cpu.reg_pc[10]
.sym 110408 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 110411 soc.cpu.reg_pc[11]
.sym 110412 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 110415 soc.cpu.reg_pc[12]
.sym 110416 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 110419 soc.cpu.reg_pc[13]
.sym 110420 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 110423 soc.cpu.reg_pc[14]
.sym 110424 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 110427 soc.cpu.reg_pc[15]
.sym 110428 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 110431 soc.cpu.reg_pc[16]
.sym 110432 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 110435 soc.cpu.reg_pc[17]
.sym 110436 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 110439 soc.cpu.reg_pc[18]
.sym 110440 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 110443 soc.cpu.reg_pc[19]
.sym 110444 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 110447 soc.cpu.reg_pc[20]
.sym 110448 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 110451 soc.cpu.reg_pc[21]
.sym 110452 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 110455 soc.cpu.reg_pc[22]
.sym 110456 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 110459 soc.cpu.reg_pc[23]
.sym 110460 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 110463 soc.cpu.reg_pc[24]
.sym 110464 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 110467 soc.cpu.reg_pc[25]
.sym 110468 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 110471 soc.cpu.reg_pc[26]
.sym 110472 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 110475 soc.cpu.reg_pc[27]
.sym 110476 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 110479 soc.cpu.reg_pc[28]
.sym 110480 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 110483 soc.cpu.reg_pc[29]
.sym 110484 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 110487 soc.cpu.reg_pc[30]
.sym 110488 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 110491 soc.cpu.reg_pc[31]
.sym 110492 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 110496 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 110500 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 110502 soc.cpu.decoded_imm[6]
.sym 110503 soc.cpu.reg_op2_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 110504 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110506 soc.cpu.decoded_imm[8]
.sym 110507 soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 110508 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110510 soc.cpu.decoded_imm[15]
.sym 110511 soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 110512 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110515 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 110516 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 110518 soc.cpu.decoded_imm[13]
.sym 110519 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 110520 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110522 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 110523 soc.cpu.reg_out[14]
.sym 110524 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110526 soc.cpu.decoded_imm[9]
.sym 110527 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 110528 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110529 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 110530 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110531 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 110532 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 110535 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 110536 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 110537 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 110538 soc.cpu.cpu_state[4]
.sym 110539 soc.cpu.cpu_state[3]
.sym 110540 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 110541 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110542 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 110543 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 110544 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110545 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 110547 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]
.sym 110548 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110549 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 110550 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110551 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 110552 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 110555 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 110556 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 110557 soc.cpu.cpuregs_wrdata[5]
.sym 110561 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 110562 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 110563 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110564 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110565 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 110566 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 110567 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110568 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110569 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 110570 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 110571 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110572 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110574 soc.cpu.decoded_imm[5]
.sym 110575 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 110576 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110578 soc.cpu.decoded_imm[7]
.sym 110579 soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 110580 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110582 soc.cpu.decoded_imm[10]
.sym 110583 soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 110584 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110586 soc.cpu.irq_pending[16]
.sym 110587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 110588 soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 110590 soc.cpu.decoded_imm[14]
.sym 110591 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 110592 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110593 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 110594 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 110595 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 110596 soc.cpu.alu_out_SB_LUT4_O_7_I1[3]
.sym 110598 soc.cpu.decoded_imm[0]
.sym 110599 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 110600 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110602 soc.cpu.decoded_imm[3]
.sym 110603 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 110604 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110605 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 110606 soc.cpu.cpu_state[4]
.sym 110607 soc.cpu.cpu_state[3]
.sym 110608 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 110610 soc.cpu.decoded_imm[12]
.sym 110611 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 110612 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110617 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 110618 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 110619 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 110620 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 110625 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 110629 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 110633 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 110634 soc.cpu.alu_out_SB_LUT4_O_21_I1[1]
.sym 110635 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 110636 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 110637 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 110638 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 110639 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 110640 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 110641 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 110642 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 110643 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 110644 soc.cpu.alu_out_SB_LUT4_O_1_I1[3]
.sym 110647 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 110648 soc.cpu.pcpi_rs2[21]
.sym 110649 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 110653 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 110654 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 110655 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 110656 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 110657 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110658 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 110659 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 110660 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 110662 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 110664 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 110665 soc.cpu.alu_out_q[23]
.sym 110666 soc.cpu.reg_out[23]
.sym 110667 soc.cpu.latched_stalu
.sym 110668 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110669 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110670 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110671 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 110672 soc.cpu.pcpi_rs2[23]
.sym 110673 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110674 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110675 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 110676 soc.cpu.pcpi_rs2[16]
.sym 110677 soc.cpu.alu_out_q[23]
.sym 110678 soc.cpu.reg_out[23]
.sym 110679 soc.cpu.latched_stalu
.sym 110680 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110681 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110682 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 110683 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 110684 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 110687 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 110688 soc.cpu.pcpi_rs2[16]
.sym 110689 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110690 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 110691 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 110692 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 110693 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110694 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110695 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 110696 soc.cpu.pcpi_rs2[21]
.sym 110699 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 110700 soc.cpu.pcpi_rs2[24]
.sym 110701 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110702 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 110703 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110704 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110705 soc.cpu.alu_out_q[20]
.sym 110706 soc.cpu.reg_out[20]
.sym 110707 soc.cpu.latched_stalu
.sym 110708 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110709 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110710 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110711 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 110712 soc.cpu.pcpi_rs2[20]
.sym 110713 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 110714 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110715 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 110716 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 110717 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110718 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 110719 soc.cpu.alu_out_SB_LUT4_O_10_I2[2]
.sym 110720 soc.cpu.alu_out_SB_LUT4_O_10_I2[3]
.sym 110721 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 110722 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110723 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110724 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 110725 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 110729 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110730 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 110731 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0]
.sym 110732 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110733 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 110737 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 110741 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 110742 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110743 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 110744 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 110745 soc.cpu.alu_out_q[19]
.sym 110746 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 110747 soc.cpu.latched_stalu
.sym 110748 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110749 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 110754 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110755 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 110756 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 110757 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 110758 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110759 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 110760 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 110761 soc.cpu.alu_out_q[19]
.sym 110762 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 110763 soc.cpu.latched_stalu
.sym 110764 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110766 soc.cpu.decoded_imm[21]
.sym 110767 soc.cpu.reg_op2_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 110768 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110770 soc.cpu.decoded_imm[18]
.sym 110771 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 110772 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110774 soc.cpu.decoded_imm[24]
.sym 110775 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 110776 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110778 soc.cpu.decoded_imm[19]
.sym 110779 soc.cpu.reg_op2_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 110780 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110781 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110782 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 110783 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 110784 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110785 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 110786 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110787 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 110788 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 110789 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110790 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 110791 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110792 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110794 soc.cpu.decoded_imm[31]
.sym 110795 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 110796 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110797 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110798 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 110799 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110800 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110802 soc.cpu.decoded_imm[17]
.sym 110803 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 110804 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110805 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 110806 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110807 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 110808 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 110810 soc.cpu.decoded_imm[26]
.sym 110811 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 110812 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110814 soc.cpu.decoded_imm[25]
.sym 110815 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 110816 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 110817 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 110818 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110819 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 110820 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 110821 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 110822 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110823 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 110824 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 110825 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110826 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 110827 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 110828 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110829 soc.cpu.instr_lui
.sym 110830 soc.cpu.instr_auipc
.sym 110831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 110832 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 110835 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 110836 soc.cpu.pcpi_rs2[30]
.sym 110837 soc.cpu.instr_lui
.sym 110838 soc.cpu.instr_auipc
.sym 110839 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 110840 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 110842 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 110843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 110844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 110845 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110846 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 110847 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110848 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110850 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 110851 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 110852 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 110853 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 110854 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 110855 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 110856 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 110857 soc.cpu.instr_lui
.sym 110858 soc.cpu.instr_auipc
.sym 110859 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 110860 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 110861 soc.cpu.instr_lui
.sym 110862 soc.cpu.instr_auipc
.sym 110863 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 110864 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 110865 soc.cpu.alu_out_q[29]
.sym 110866 soc.cpu.reg_out[29]
.sym 110867 soc.cpu.latched_stalu
.sym 110868 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110873 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 110874 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 110875 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 110876 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 110877 soc.cpu.instr_lui
.sym 110878 soc.cpu.instr_auipc
.sym 110879 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 110880 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 110889 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 110902 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 110903 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 110904 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 111139 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 111140 soc.cpu.mem_la_wdata[2]
.sym 111143 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 111144 soc.cpu.mem_la_wdata[5]
.sym 111147 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 111148 soc.cpu.mem_la_wdata[6]
.sym 111149 soc.cpu.mem_la_wdata[2]
.sym 111153 soc.cpu.alu_out_q[6]
.sym 111154 soc.cpu.reg_out[6]
.sym 111155 soc.cpu.latched_stalu
.sym 111156 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111157 soc.cpu.mem_la_wdata[6]
.sym 111161 soc.cpu.alu_out_q[6]
.sym 111162 soc.cpu.reg_out[6]
.sym 111163 soc.cpu.latched_stalu
.sym 111164 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111165 soc.cpu.mem_la_wdata[5]
.sym 111169 soc.cpu.alu_out_q[5]
.sym 111170 soc.cpu.reg_out[5]
.sym 111171 soc.cpu.latched_stalu
.sym 111172 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111173 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 111174 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 111175 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 111176 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 111178 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 111179 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 111181 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111182 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 111183 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 111184 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 111185 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111186 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111187 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 111188 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 111189 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 111190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 111191 soc.cpu.instr_sub
.sym 111192 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 111193 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 111194 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 111195 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 111196 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 111197 soc.cpu.alu_out_q[5]
.sym 111198 soc.cpu.reg_out[5]
.sym 111199 soc.cpu.latched_stalu
.sym 111200 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111203 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 111204 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 111207 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 111208 soc.cpu.mem_la_wdata[1]
.sym 111209 soc.cpu.alu_out_SB_LUT4_O_8_I1[0]
.sym 111210 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 111211 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 111212 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 111214 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111215 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 111216 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 111217 soc.cpu.alu_out_q[4]
.sym 111218 soc.cpu.reg_out[4]
.sym 111219 soc.cpu.latched_stalu
.sym 111220 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111221 soc.cpu.alu_out_q[4]
.sym 111222 soc.cpu.reg_out[4]
.sym 111223 soc.cpu.latched_stalu
.sym 111224 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111225 soc.cpu.mem_la_wdata[1]
.sym 111230 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111231 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 111232 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 111236 soc.cpu.mem_la_wdata[1]
.sym 111239 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 111240 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 111241 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 111242 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 111243 soc.cpu.instr_sub
.sym 111244 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 111245 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111246 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111247 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 111248 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 111252 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 111253 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111254 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111255 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 111256 soc.cpu.mem_la_wdata[1]
.sym 111257 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111258 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 111259 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 111260 soc.cpu.alu_out_SB_LUT4_O_30_I2[3]
.sym 111261 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111262 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 111263 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 111264 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 111265 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 111272 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 111273 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 111274 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 111275 soc.cpu.instr_sub
.sym 111276 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 111277 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 111278 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 111279 soc.cpu.instr_sub
.sym 111280 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 111284 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 111288 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 111289 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 111290 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 111291 soc.cpu.instr_sub
.sym 111292 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 111296 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 111300 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 111301 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111302 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 111303 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 111304 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111306 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111307 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 111308 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 111310 soc.cpu.decoded_imm[2]
.sym 111311 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 111312 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 111313 soc.cpu.alu_out_q[13]
.sym 111314 soc.cpu.reg_out[13]
.sym 111315 soc.cpu.latched_stalu
.sym 111316 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111317 soc.cpu.alu_out_q[13]
.sym 111318 soc.cpu.reg_out[13]
.sym 111319 soc.cpu.latched_stalu
.sym 111320 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111322 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111323 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 111324 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 111326 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111327 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 111328 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 111329 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 111330 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 111331 soc.cpu.instr_sub
.sym 111332 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 111336 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 111337 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 111344 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 111348 soc.cpu.latched_compr
.sym 111349 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 111353 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 111354 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 111355 soc.cpu.instr_sub
.sym 111356 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 111357 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 111358 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 111359 soc.cpu.instr_sub
.sym 111360 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 111362 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 111363 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 111366 soc.cpu.mem_la_wdata[1]
.sym 111367 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 111370 soc.cpu.mem_la_wdata[2]
.sym 111371 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 111374 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 111375 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 111378 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 111379 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 111382 soc.cpu.mem_la_wdata[5]
.sym 111383 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 111386 soc.cpu.mem_la_wdata[6]
.sym 111387 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 111390 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 111391 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 111394 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 111395 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 111398 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 111399 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 111402 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 111403 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 111406 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 111407 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 111410 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 111411 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 111414 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 111415 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 111418 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 111419 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 111422 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 111423 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 111426 soc.cpu.pcpi_rs2[16]
.sym 111427 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 111430 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 111431 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 111434 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 111435 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 111438 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 111439 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 111442 soc.cpu.pcpi_rs2[20]
.sym 111443 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 111446 soc.cpu.pcpi_rs2[21]
.sym 111447 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 111450 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 111451 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 111454 soc.cpu.pcpi_rs2[23]
.sym 111455 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 111458 soc.cpu.pcpi_rs2[24]
.sym 111459 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 111462 soc.cpu.pcpi_rs2[25]
.sym 111463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 111466 soc.cpu.pcpi_rs2[26]
.sym 111467 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 111470 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 111471 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 111474 soc.cpu.pcpi_rs2[28]
.sym 111475 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 111478 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 111479 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 111482 soc.cpu.pcpi_rs2[30]
.sym 111483 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 111486 $PACKER_VCC_NET
.sym 111488 $nextpnr_ICESTORM_LC_5$I3
.sym 111490 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 111491 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 111496 $nextpnr_ICESTORM_LC_6$I3
.sym 111497 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 111498 soc.cpu.cpu_state[4]
.sym 111499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2]
.sym 111500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[3]
.sym 111504 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 111508 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 111512 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 111516 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 111518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 111519 soc.cpu.cpu_state[2]
.sym 111520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 111521 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 111522 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 111523 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 111524 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 111525 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 111526 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 111527 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 111528 soc.cpu.alu_out_SB_LUT4_O_18_I1[3]
.sym 111529 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 111540 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 111541 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 111545 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 111546 soc.cpu.cpu_state[4]
.sym 111547 soc.cpu.cpu_state[3]
.sym 111548 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 111553 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 111554 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 111555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111556 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111560 soc.cpu.compressed_instr
.sym 111561 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 111562 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 111563 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 111564 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 111565 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 111566 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 111567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 111568 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111573 soc.cpu.alu_out_q[1]
.sym 111574 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 111575 soc.cpu.latched_stalu
.sym 111576 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111577 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111581 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 111582 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 111583 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111584 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111586 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 111587 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111588 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111589 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 111590 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 111591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111592 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111594 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 111595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 111596 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 111597 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 111598 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 111599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111600 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111601 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 111602 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 111603 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 111604 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111606 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 111607 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 111608 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 111609 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 111610 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 111611 soc.cpu.alu_out_SB_LUT4_O_I1[2]
.sym 111612 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 111613 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 111614 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 111615 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111616 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111617 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 111622 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 111623 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 111624 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111626 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 111628 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 111629 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 111633 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 111634 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 111635 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 111636 soc.cpu.pcpi_rs2[28]
.sym 111637 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 111638 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111639 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 111640 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111641 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 111642 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 111643 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 111644 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 111645 soc.cpu.alu_out_q[1]
.sym 111646 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 111647 soc.cpu.latched_stalu
.sym 111648 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111649 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 111653 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 111657 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 111661 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 111666 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111667 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 111668 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 111669 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 111673 soc.cpu.alu_out_q[20]
.sym 111674 soc.cpu.reg_out[20]
.sym 111675 soc.cpu.latched_stalu
.sym 111676 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111678 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111679 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 111680 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 111682 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 111684 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 111685 soc.cpu.alu_out_q[24]
.sym 111686 soc.cpu.reg_out[24]
.sym 111687 soc.cpu.latched_stalu
.sym 111688 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111689 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111690 soc.cpu.decoded_imm_j[8]
.sym 111691 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 111692 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111694 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111695 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 111696 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 111697 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111698 soc.cpu.decoded_imm_j[7]
.sym 111699 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 111700 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 111701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111702 soc.cpu.decoded_imm_j[5]
.sym 111703 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 111704 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 111705 soc.cpu.alu_out_q[24]
.sym 111706 soc.cpu.reg_out[24]
.sym 111707 soc.cpu.latched_stalu
.sym 111708 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111709 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111710 soc.cpu.decoded_imm_j[6]
.sym 111711 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 111712 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 111713 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111714 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111715 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 111716 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 111717 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111718 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 111719 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 111720 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 111721 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111722 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111723 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 111724 soc.cpu.pcpi_rs2[24]
.sym 111727 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 111728 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 111729 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111730 soc.cpu.alu_out_SB_LUT4_O_7_I1[0]
.sym 111731 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 111732 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 111733 soc.cpu.alu_out_q[22]
.sym 111734 soc.cpu.reg_out[22]
.sym 111735 soc.cpu.latched_stalu
.sym 111736 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111737 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111738 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111739 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 111740 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 111743 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 111744 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 111747 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 111748 soc.cpu.pcpi_rs2[26]
.sym 111750 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1[0]
.sym 111751 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 111752 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 111755 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 111756 soc.cpu.pcpi_rs2[25]
.sym 111757 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111758 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 111759 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 111760 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 111761 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111762 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111763 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 111764 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 111765 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111766 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 111767 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 111768 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 111769 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111770 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111771 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 111772 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 111773 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 111774 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111775 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111776 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111778 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111779 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 111780 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 111782 soc.cpu.decoded_imm[22]
.sym 111783 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 111784 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 111785 soc.cpu.alu_out_q[28]
.sym 111786 soc.cpu.reg_out[28]
.sym 111787 soc.cpu.latched_stalu
.sym 111788 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111789 soc.cpu.alu_out_q[28]
.sym 111790 soc.cpu.reg_out[28]
.sym 111791 soc.cpu.latched_stalu
.sym 111792 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111793 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 111794 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 111795 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 111796 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 111799 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 111800 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 111802 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 111803 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 111804 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 111805 soc.cpu.instr_lui
.sym 111806 soc.cpu.instr_auipc
.sym 111807 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 111808 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 111811 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 111812 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 111813 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111814 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111815 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 111816 soc.cpu.pcpi_rs2[28]
.sym 111817 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111818 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 111819 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 111820 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 111821 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 111822 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 111823 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 111824 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 111826 soc.cpu.alu_out_SB_LUT4_O_3_I1[0]
.sym 111827 soc.cpu.alu_out_SB_LUT4_O_3_I1[1]
.sym 111828 soc.cpu.alu_out_SB_LUT4_O_3_I1[2]
.sym 111829 soc.cpu.alu_out_q[29]
.sym 111830 soc.cpu.reg_out[29]
.sym 111831 soc.cpu.latched_stalu
.sym 111832 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111834 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111835 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 111836 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 111838 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 111839 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 111840 soc.cpu.pcpi_rs2[28]
.sym 112087 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 112088 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 112097 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 112098 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 112099 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 112100 soc.cpu.mem_la_wdata[5]
.sym 112101 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 112102 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 112103 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 112104 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 112105 soc.cpu.alu_out_q[8]
.sym 112106 soc.cpu.reg_out[8]
.sym 112107 soc.cpu.latched_stalu
.sym 112108 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112109 soc.cpu.alu_out_q[8]
.sym 112110 soc.cpu.reg_out[8]
.sym 112111 soc.cpu.latched_stalu
.sym 112112 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112113 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 112114 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 112115 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 112116 soc.cpu.mem_la_wdata[6]
.sym 112117 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 112118 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 112119 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 112120 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 112121 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 112122 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 112123 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 112124 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 112125 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 112126 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 112127 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 112128 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 112129 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 112130 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 112131 soc.cpu.instr_sub
.sym 112132 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112133 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 112134 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 112135 soc.cpu.instr_sub
.sym 112136 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112137 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 112138 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 112139 soc.cpu.instr_sub
.sym 112140 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112144 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 112146 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 112147 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 112148 $PACKER_VCC_NET
.sym 112149 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 112150 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 112151 soc.cpu.instr_sub
.sym 112152 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112156 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 112157 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 112158 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 112159 soc.cpu.instr_sub
.sym 112160 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112161 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 112162 soc.cpu.alu_out_SB_LUT4_O_20_I2[1]
.sym 112163 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 112164 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 112165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 112166 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 112167 soc.cpu.instr_sub
.sym 112168 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112170 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112171 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 112172 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 112176 soc.cpu.mem_la_wdata[2]
.sym 112180 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 112184 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 112188 soc.cpu.mem_la_wdata[5]
.sym 112192 soc.cpu.mem_la_wdata[6]
.sym 112194 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 112195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 112198 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 112199 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 112200 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 112202 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 112203 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 112204 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 112206 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 112207 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112208 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 112210 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 112211 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 112212 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 112214 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 112215 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 112216 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 112218 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 112219 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 112220 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 112222 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 112223 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 112224 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 112226 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 112227 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 112228 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 112230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 112231 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 112232 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 112234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 112235 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 112236 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 112238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 112239 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 112240 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 112242 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 112243 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 112244 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 112246 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 112247 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 112248 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 112250 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 112251 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 112252 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 112254 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 112255 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 112256 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 112258 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 112259 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 112260 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 112262 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 112263 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 112264 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 112266 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 112267 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 112268 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 112270 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 112271 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 112272 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 112274 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 112275 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 112276 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 112278 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 112279 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 112280 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 112282 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 112283 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 112284 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 112286 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 112287 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 112288 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 112290 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 112291 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 112292 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 112294 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 112295 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 112296 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 112298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 112299 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 112300 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 112302 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 112303 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 112304 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 112306 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 112307 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 112308 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 112310 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 112311 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 112312 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 112314 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 112315 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 112316 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 112317 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 112318 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 112320 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 112322 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 112323 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 112326 soc.cpu.mem_la_wdata[1]
.sym 112327 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 112330 soc.cpu.mem_la_wdata[2]
.sym 112331 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 112334 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 112335 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 112338 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 112339 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 112342 soc.cpu.mem_la_wdata[5]
.sym 112343 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 112346 soc.cpu.mem_la_wdata[6]
.sym 112347 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 112350 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 112351 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 112354 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 112355 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 112358 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 112359 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 112362 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 112363 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 112366 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 112367 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 112370 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 112371 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 112374 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 112375 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 112378 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 112379 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 112382 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 112383 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 112386 soc.cpu.pcpi_rs2[16]
.sym 112387 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 112390 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 112391 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 112394 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 112395 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 112398 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 112399 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 112402 soc.cpu.pcpi_rs2[20]
.sym 112403 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 112406 soc.cpu.pcpi_rs2[21]
.sym 112407 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 112410 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 112411 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 112414 soc.cpu.pcpi_rs2[23]
.sym 112415 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 112418 soc.cpu.pcpi_rs2[24]
.sym 112419 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 112422 soc.cpu.pcpi_rs2[25]
.sym 112423 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 112426 soc.cpu.pcpi_rs2[26]
.sym 112427 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 112430 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 112431 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 112434 soc.cpu.pcpi_rs2[28]
.sym 112435 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 112438 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 112439 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 112442 soc.cpu.pcpi_rs2[30]
.sym 112443 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 112446 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 112447 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 112449 soc.cpu.instr_bgeu
.sym 112450 soc.cpu.is_sltiu_bltu_sltu
.sym 112451 soc.cpu.instr_bne
.sym 112452 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 112454 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 112455 soc.cpu.reg_out[5]
.sym 112456 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112460 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 112464 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 112468 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 112469 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 112470 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 112471 soc.cpu.instr_sub
.sym 112472 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112473 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 112477 soc.cpu.alu_out_q[10]
.sym 112478 soc.cpu.reg_out[10]
.sym 112479 soc.cpu.latched_stalu
.sym 112480 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112481 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112482 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 112483 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112484 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112485 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 112486 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 112487 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112488 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 112490 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 112491 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112492 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112494 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 112495 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 112496 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 112497 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 112498 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 112499 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112500 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112501 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 112502 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 112503 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112504 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112505 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112506 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112507 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112508 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112509 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 112510 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 112511 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112512 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 112514 soc.cpu.compressed_instr
.sym 112515 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 112518 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 112519 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112520 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 112523 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112524 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 112527 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112528 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 112531 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 112532 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 112535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 112536 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 112539 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 112540 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 112543 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112544 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 112547 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 112548 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 112551 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 112552 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 112555 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 112556 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 112559 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 112560 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 112563 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 112564 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 112567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 112568 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 112571 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 112572 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 112575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 112576 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 112579 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 112580 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 112583 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 112584 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 112587 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 112588 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 112591 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 112592 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 112595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 112596 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 112599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 112600 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 112603 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 112604 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 112607 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 112608 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 112611 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 112612 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 112615 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 112616 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 112619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112620 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 112623 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112624 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 112627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 112628 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 112631 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 112632 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 112635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 112636 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 112637 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 112641 soc.cpu.alu_out_q[17]
.sym 112642 soc.cpu.reg_out[17]
.sym 112643 soc.cpu.latched_stalu
.sym 112644 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112645 soc.cpu.alu_out_q[18]
.sym 112646 soc.cpu.reg_out[18]
.sym 112647 soc.cpu.latched_stalu
.sym 112648 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112649 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 112650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 112651 soc.cpu.instr_sub
.sym 112652 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112653 soc.cpu.alu_out_q[17]
.sym 112654 soc.cpu.reg_out[17]
.sym 112655 soc.cpu.latched_stalu
.sym 112656 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 112658 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 112659 soc.cpu.instr_sub
.sym 112660 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112662 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 112664 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 112665 soc.cpu.alu_out_q[18]
.sym 112666 soc.cpu.reg_out[18]
.sym 112667 soc.cpu.latched_stalu
.sym 112668 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112670 soc.cpu.decoded_imm_j[10]
.sym 112671 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 112672 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 112674 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 112676 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[2]
.sym 112679 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 112680 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 112683 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 112684 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 112685 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 112686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 112687 soc.cpu.instr_sub
.sym 112688 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112689 soc.cpu.alu_out_q[22]
.sym 112690 soc.cpu.reg_out[22]
.sym 112691 soc.cpu.latched_stalu
.sym 112692 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 112694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 112695 soc.cpu.instr_sub
.sym 112696 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 112698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 112699 soc.cpu.instr_sub
.sym 112700 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 112702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 112703 soc.cpu.instr_sub
.sym 112704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112705 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 112706 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 112707 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 112708 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 112709 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 112710 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 112711 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 112712 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 112713 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 112714 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 112715 soc.cpu.instr_sub
.sym 112716 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 112718 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 112719 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112720 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 112721 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 112722 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 112723 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112724 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112725 soc.cpu.alu_out_q[26]
.sym 112726 soc.cpu.reg_out[26]
.sym 112727 soc.cpu.latched_stalu
.sym 112728 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112729 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 112730 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 112731 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 112732 soc.cpu.pcpi_rs2[26]
.sym 112733 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 112734 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 112735 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 112736 soc.cpu.pcpi_rs2[25]
.sym 112737 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 112738 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 112739 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 112740 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 112741 soc.cpu.alu_out_q[26]
.sym 112742 soc.cpu.reg_out[26]
.sym 112743 soc.cpu.latched_stalu
.sym 112744 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112745 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 112746 soc.cpu.alu_out_SB_LUT4_O_I1[1]
.sym 112747 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 112748 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 112749 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 112750 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 112751 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 112752 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 112753 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 112754 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 112755 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 112756 soc.cpu.pcpi_rs2[30]
.sym 112758 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112759 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 112760 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 112761 soc.cpu.alu_out_q[31]
.sym 112762 soc.cpu.reg_out[31]
.sym 112763 soc.cpu.latched_stalu
.sym 112764 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112768 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 112769 soc.cpu.alu_out_q[31]
.sym 112770 soc.cpu.reg_out[31]
.sym 112771 soc.cpu.latched_stalu
.sym 112772 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112774 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112775 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112776 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112778 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112779 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 112780 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 112783 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 112784 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 112785 soc.cpu.alu_out_q[27]
.sym 112786 soc.cpu.reg_out[27]
.sym 112787 soc.cpu.latched_stalu
.sym 112788 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112789 soc.cpu.alu_out_q[27]
.sym 112790 soc.cpu.reg_out[27]
.sym 112791 soc.cpu.latched_stalu
.sym 112792 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 112793 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112794 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 112795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112796 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112798 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112799 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 112800 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 112802 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 112804 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 112817 soc.cpu.instr_lui
.sym 112818 soc.cpu.instr_auipc
.sym 112819 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 112820 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113057 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 113058 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 113059 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 113060 soc.cpu.mem_la_wdata[2]
.sym 113061 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 113062 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 113063 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 113064 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 113065 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 113066 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 113067 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 113068 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 113069 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 113076 soc.simpleuart.recv_divcnt[14]
.sym 113077 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 113078 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 113079 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 113080 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 113081 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 113082 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 113083 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 113084 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 113088 soc.simpleuart.recv_divcnt[15]
.sym 113089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 113090 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 113091 soc.cpu.instr_sub
.sym 113092 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113093 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 113094 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 113095 soc.cpu.instr_sub
.sym 113096 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113099 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 113100 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 113103 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 113104 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 113105 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 113106 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 113107 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 113108 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 113109 soc.cpu.alu_out_q[2]
.sym 113110 soc.cpu.reg_out[2]
.sym 113111 soc.cpu.latched_stalu
.sym 113112 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113113 soc.cpu.alu_out_q[2]
.sym 113114 soc.cpu.reg_out[2]
.sym 113115 soc.cpu.latched_stalu
.sym 113116 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113117 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 113118 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 113119 soc.cpu.instr_sub
.sym 113120 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113124 soc.simpleuart.recv_divcnt[27]
.sym 113125 soc.cpu.alu_out_q[3]
.sym 113126 soc.cpu.reg_out[3]
.sym 113127 soc.cpu.latched_stalu
.sym 113128 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113129 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 113130 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 113131 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 113132 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 113134 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113135 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 113136 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[2]
.sym 113137 soc.cpu.alu_out_q[3]
.sym 113138 soc.cpu.reg_out[3]
.sym 113139 soc.cpu.latched_stalu
.sym 113140 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113142 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113143 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 113144 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 113145 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 113146 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 113147 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 113148 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 113149 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 113150 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 113151 soc.cpu.alu_out_SB_LUT4_O_22_I2[2]
.sym 113152 soc.cpu.alu_out_SB_LUT4_O_22_I2[3]
.sym 113153 soc.cpu.alu_out_q[9]
.sym 113154 soc.cpu.reg_out[9]
.sym 113155 soc.cpu.latched_stalu
.sym 113156 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113157 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 113158 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 113159 soc.cpu.instr_sub
.sym 113160 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113161 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 113162 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 113163 soc.cpu.instr_sub
.sym 113164 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113165 soc.cpu.alu_out_q[11]
.sym 113166 soc.cpu.reg_out[11]
.sym 113167 soc.cpu.latched_stalu
.sym 113168 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113170 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113171 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 113172 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 113173 soc.cpu.alu_out_q[9]
.sym 113174 soc.cpu.reg_out[9]
.sym 113175 soc.cpu.latched_stalu
.sym 113176 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113178 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113179 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 113180 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 113181 soc.cpu.alu_out_q[11]
.sym 113182 soc.cpu.reg_out[11]
.sym 113183 soc.cpu.latched_stalu
.sym 113184 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113186 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 113187 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 113190 soc.cpu.mem_la_wdata[1]
.sym 113191 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 113192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 113194 soc.cpu.mem_la_wdata[2]
.sym 113195 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 113196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113198 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 113199 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 113200 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 113202 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 113203 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 113204 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 113206 soc.cpu.mem_la_wdata[5]
.sym 113207 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 113208 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 113210 soc.cpu.mem_la_wdata[6]
.sym 113211 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 113212 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 113214 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 113215 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 113216 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 113218 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 113219 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 113220 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 113222 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 113223 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 113224 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 113226 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 113227 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 113228 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 113230 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 113231 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 113232 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 113234 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 113235 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 113236 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 113238 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 113239 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 113240 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 113242 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 113243 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 113244 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 113246 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 113247 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 113248 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 113250 soc.cpu.pcpi_rs2[16]
.sym 113251 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 113252 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 113254 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 113255 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 113256 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 113258 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 113259 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 113260 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 113262 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 113263 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 113264 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 113266 soc.cpu.pcpi_rs2[20]
.sym 113267 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 113268 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 113270 soc.cpu.pcpi_rs2[21]
.sym 113271 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 113272 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 113274 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 113275 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 113276 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 113278 soc.cpu.pcpi_rs2[23]
.sym 113279 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 113280 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 113282 soc.cpu.pcpi_rs2[24]
.sym 113283 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 113284 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 113286 soc.cpu.pcpi_rs2[25]
.sym 113287 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 113288 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 113290 soc.cpu.pcpi_rs2[26]
.sym 113291 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 113292 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 113294 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 113295 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 113296 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 113298 soc.cpu.pcpi_rs2[28]
.sym 113299 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 113300 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 113302 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 113303 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 113304 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 113306 soc.cpu.pcpi_rs2[30]
.sym 113307 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 113308 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 113310 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 113311 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 113312 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 113316 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 113320 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 113324 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 113328 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 113332 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 113336 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 113340 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 113344 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 113345 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 113346 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 113347 soc.cpu.instr_sub
.sym 113348 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113349 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 113350 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 113351 soc.cpu.instr_sub
.sym 113352 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113356 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 113357 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 113358 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 113359 soc.cpu.instr_sub
.sym 113360 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113361 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 113362 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 113363 soc.cpu.instr_sub
.sym 113364 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113368 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 113369 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 113370 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 113371 soc.cpu.instr_sub
.sym 113372 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113376 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 113378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 113379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]
.sym 113380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 113384 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 113386 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 113387 soc.cpu.reg_out[11]
.sym 113388 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113390 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 113391 soc.cpu.reg_out[13]
.sym 113392 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113396 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 113400 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 113404 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 113408 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 113410 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113411 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 113412 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 113418 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 113419 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113420 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113422 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113423 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 113424 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 113426 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113427 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 113428 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 113429 soc.cpu.alu_out_q[15]
.sym 113430 soc.cpu.reg_out[15]
.sym 113431 soc.cpu.latched_stalu
.sym 113432 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113433 soc.cpu.alu_out_q[15]
.sym 113434 soc.cpu.reg_out[15]
.sym 113435 soc.cpu.latched_stalu
.sym 113436 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113437 soc.cpu.alu_out_q[10]
.sym 113438 soc.cpu.reg_out[10]
.sym 113439 soc.cpu.latched_stalu
.sym 113440 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113442 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 113443 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113444 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113445 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 113446 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[9]
.sym 113447 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113448 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 113450 soc.cpu.irq_pending[21]
.sym 113451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 113452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 113453 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 113454 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 113455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113456 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113457 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 113458 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 113459 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113460 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113462 soc.cpu.cpu_state[3]
.sym 113463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 113464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 113465 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113466 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 113467 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113468 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113469 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 113470 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 113471 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113472 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113474 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113475 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 113478 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113479 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 113480 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 113482 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113483 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 113484 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 113486 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 113487 soc.cpu.decoded_imm_j[4]
.sym 113488 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 113490 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 113491 soc.cpu.decoded_imm_j[5]
.sym 113492 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 113494 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 113495 soc.cpu.decoded_imm_j[6]
.sym 113496 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 113498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 113499 soc.cpu.decoded_imm_j[7]
.sym 113500 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 113502 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 113503 soc.cpu.decoded_imm_j[8]
.sym 113504 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 113506 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 113507 soc.cpu.decoded_imm_j[9]
.sym 113508 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 113510 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 113511 soc.cpu.decoded_imm_j[10]
.sym 113512 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 113514 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 113515 soc.cpu.decoded_imm_j[11]
.sym 113516 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 113518 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 113519 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 113520 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 113522 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 113523 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 113524 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 113526 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 113527 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 113528 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 113530 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 113531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 113532 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 113534 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 113535 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 113536 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 113538 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 113539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 113540 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 113542 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 113543 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 113544 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 113546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 113547 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113548 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 113550 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 113551 soc.cpu.decoded_imm_j[20]
.sym 113552 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 113554 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 113555 soc.cpu.decoded_imm_j[20]
.sym 113556 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 113558 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 113559 soc.cpu.decoded_imm_j[20]
.sym 113560 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 113562 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 113563 soc.cpu.decoded_imm_j[20]
.sym 113564 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 113566 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 113567 soc.cpu.decoded_imm_j[20]
.sym 113568 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 113570 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 113571 soc.cpu.decoded_imm_j[20]
.sym 113572 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 113574 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 113575 soc.cpu.decoded_imm_j[20]
.sym 113576 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 113578 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 113579 soc.cpu.decoded_imm_j[20]
.sym 113580 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 113582 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 113583 soc.cpu.decoded_imm_j[20]
.sym 113584 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 113586 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 113587 soc.cpu.decoded_imm_j[20]
.sym 113588 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 113590 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 113591 soc.cpu.decoded_imm_j[20]
.sym 113592 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 113594 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 113595 soc.cpu.decoded_imm_j[20]
.sym 113596 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 113598 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 113599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 113600 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113601 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 113602 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 113603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113604 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113606 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 113607 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113608 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113609 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 113610 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 113611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113612 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113614 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113615 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 113616 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 113618 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 113620 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 113621 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113622 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 113623 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113624 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113626 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 113627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 113628 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113630 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 113631 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 113632 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113633 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113634 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 113635 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113636 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113637 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 113638 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 113639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113640 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113641 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 113642 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 113643 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113644 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113645 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 113646 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 113647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113648 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113650 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 113651 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113652 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113653 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[0]
.sym 113654 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[1]
.sym 113655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 113656 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113658 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 113659 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 113660 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113661 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 113662 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 113663 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113664 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113666 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 113667 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113668 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113669 soc.cpu.alu_out_q[25]
.sym 113670 soc.cpu.reg_out[25]
.sym 113671 soc.cpu.latched_stalu
.sym 113672 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113673 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 113674 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 113675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113676 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113677 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113678 soc.cpu.decoded_imm_j[9]
.sym 113679 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 113680 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 113681 soc.cpu.alu_out_q[25]
.sym 113682 soc.cpu.reg_out[25]
.sym 113683 soc.cpu.latched_stalu
.sym 113684 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113685 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113686 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113687 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113688 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 113692 soc.cpu.pcpi_rs2[26]
.sym 113694 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 113696 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 113698 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 113699 soc.cpu.reg_out[31]
.sym 113700 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113701 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 113702 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 113703 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 113704 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 113706 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.sym 113707 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 113708 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113709 soc.cpu.alu_out_q[30]
.sym 113710 soc.cpu.reg_out[30]
.sym 113711 soc.cpu.latched_stalu
.sym 113712 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 113713 soc.cpu.alu_out_q[30]
.sym 113714 soc.cpu.reg_out[30]
.sym 113715 soc.cpu.latched_stalu
.sym 113716 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113717 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[0]
.sym 113718 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 113719 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 113720 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 113722 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 113723 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 113724 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113726 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 113728 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 113729 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113730 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 113731 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113732 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113733 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113734 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 113735 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113736 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113737 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 113738 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 113739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113740 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113742 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 113743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 113744 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113746 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 113747 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 113748 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 113749 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 113750 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 113751 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113752 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113753 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 113754 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 113755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113756 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113758 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 113759 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113760 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113765 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 113766 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 113767 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 113768 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113777 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 113778 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 113779 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113780 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113781 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 113782 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 113783 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113784 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113787 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D[0]
.sym 113788 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 113790 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113791 soc.cpu.instr_lui
.sym 113792 soc.cpu.instr_auipc
.sym 113988 soc.simpleuart.recv_divcnt[5]
.sym 113991 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 113992 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 114001 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114003 soc.simpleuart.recv_divcnt[1]
.sym 114004 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 114012 soc.simpleuart.recv_divcnt[7]
.sym 114016 soc.simpleuart.recv_divcnt[6]
.sym 114018 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 114023 soc.simpleuart.recv_divcnt[1]
.sym 114025 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114027 soc.simpleuart.recv_divcnt[2]
.sym 114028 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 114029 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114031 soc.simpleuart.recv_divcnt[3]
.sym 114032 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 114033 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114035 soc.simpleuart.recv_divcnt[4]
.sym 114036 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 114037 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114039 soc.simpleuart.recv_divcnt[5]
.sym 114040 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 114041 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114043 soc.simpleuart.recv_divcnt[6]
.sym 114044 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 114045 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114047 soc.simpleuart.recv_divcnt[7]
.sym 114048 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 114049 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114051 soc.simpleuart.recv_divcnt[8]
.sym 114052 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 114053 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114055 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 114056 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 114057 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114059 soc.simpleuart.recv_divcnt[10]
.sym 114060 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 114061 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114063 soc.simpleuart.recv_divcnt[11]
.sym 114064 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 114065 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114067 soc.simpleuart.recv_divcnt[12]
.sym 114068 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 114069 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114071 soc.simpleuart.recv_divcnt[13]
.sym 114072 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 114073 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114075 soc.simpleuart.recv_divcnt[14]
.sym 114076 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 114077 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114079 soc.simpleuart.recv_divcnt[15]
.sym 114080 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 114081 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114083 soc.simpleuart.recv_divcnt[16]
.sym 114084 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 114085 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114087 soc.simpleuart.recv_divcnt[17]
.sym 114088 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 114089 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114091 soc.simpleuart.recv_divcnt[18]
.sym 114092 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 114093 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114095 soc.simpleuart.recv_divcnt[19]
.sym 114096 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 114097 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114099 soc.simpleuart.recv_divcnt[20]
.sym 114100 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 114101 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114103 soc.simpleuart.recv_divcnt[21]
.sym 114104 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 114105 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114107 soc.simpleuart.recv_divcnt[22]
.sym 114108 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 114109 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114111 soc.simpleuart.recv_divcnt[23]
.sym 114112 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 114113 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114115 soc.simpleuart.recv_divcnt[24]
.sym 114116 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 114117 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114119 soc.simpleuart.recv_divcnt[25]
.sym 114120 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 114121 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114123 soc.simpleuart.recv_divcnt[26]
.sym 114124 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 114125 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114127 soc.simpleuart.recv_divcnt[27]
.sym 114128 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 114129 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114131 soc.simpleuart.recv_divcnt[28]
.sym 114132 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 114133 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114135 soc.simpleuart.recv_divcnt[29]
.sym 114136 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 114137 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114139 soc.simpleuart.recv_divcnt[30]
.sym 114140 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 114141 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114143 soc.simpleuart.recv_divcnt[31]
.sym 114144 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 114146 soc.simpleuart.send_bitcnt[0]
.sym 114150 soc.simpleuart.send_bitcnt[1]
.sym 114151 $PACKER_VCC_NET
.sym 114154 $PACKER_VCC_NET
.sym 114156 $nextpnr_ICESTORM_LC_45$I3
.sym 114158 soc.simpleuart.send_bitcnt[2]
.sym 114159 $PACKER_VCC_NET
.sym 114161 UART_TX_SB_DFFESS_Q_S[2]
.sym 114162 soc.simpleuart.send_bitcnt[3]
.sym 114163 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 114164 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 114168 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 114172 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 114173 UART_TX_SB_DFFESS_Q_S[2]
.sym 114174 soc.simpleuart.send_bitcnt[2]
.sym 114175 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 114176 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 114180 soc.cpu.pcpi_rs2[21]
.sym 114184 soc.cpu.pcpi_rs2[23]
.sym 114186 UART_TX_SB_DFFESS_Q_S[2]
.sym 114187 soc.simpleuart.send_bitcnt[0]
.sym 114188 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 114192 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 114193 soc.memory.rdata_0[9]
.sym 114194 soc.memory.rdata_1[9]
.sym 114195 iomem_addr[16]
.sym 114196 flash_clk_SB_LUT4_I1_I2[3]
.sym 114200 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 114201 soc.simpleuart.send_bitcnt[0]
.sym 114202 soc.simpleuart.send_bitcnt[1]
.sym 114203 soc.simpleuart.send_bitcnt[2]
.sym 114204 soc.simpleuart.send_bitcnt[3]
.sym 114205 UART_TX_SB_DFFESS_Q_S[2]
.sym 114206 soc.simpleuart.send_bitcnt[1]
.sym 114207 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 114208 soc.simpleuart.send_bitcnt[0]
.sym 114212 soc.cpu.pcpi_rs2[30]
.sym 114216 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 114220 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 114224 soc.cpu.pcpi_rs2[16]
.sym 114228 soc.cpu.pcpi_rs2[25]
.sym 114232 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 114236 soc.cpu.pcpi_rs2[20]
.sym 114240 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 114244 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 114245 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114246 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114247 soc.cpu.pcpi_rs2[26]
.sym 114248 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 114249 soc.cpu.pcpi_rs2[23]
.sym 114250 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 114251 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114252 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114256 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 114257 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 114258 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114259 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114260 soc.cpu.mem_la_wdata[2]
.sym 114264 soc.cpu.pcpi_rs2[24]
.sym 114268 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 114270 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114271 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 114272 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 114274 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114275 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 114276 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 114277 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 114278 soc.cpu.mem_la_wdata[1]
.sym 114279 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114280 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114281 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 114282 soc.cpu.mem_la_wdata[2]
.sym 114283 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114284 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114286 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114287 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 114288 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 114289 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114290 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114291 soc.cpu.pcpi_rs2[25]
.sym 114292 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 114293 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 114294 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114295 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114296 soc.cpu.mem_la_wdata[1]
.sym 114297 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 114298 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114299 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114300 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 114301 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114302 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114303 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 114304 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 114306 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114307 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 114308 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 114310 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 114311 soc.cpu.reg_out[8]
.sym 114312 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114313 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 114314 soc.cpu.mem_la_wdata[6]
.sym 114315 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114316 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114317 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 114321 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 114322 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114323 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114324 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 114326 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 114327 soc.cpu.reg_out[12]
.sym 114328 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114329 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114330 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114331 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 114332 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[3]
.sym 114333 soc.cpu.pcpi_rs2[20]
.sym 114334 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 114335 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114336 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114337 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 114338 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 114339 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114340 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114341 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 114345 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114346 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114347 soc.cpu.pcpi_rs2[30]
.sym 114348 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 114349 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 114350 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114351 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114352 soc.cpu.mem_la_wdata[6]
.sym 114353 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114354 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114355 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 114356 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 114358 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114359 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 114360 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 114361 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 114362 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114363 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114364 soc.cpu.mem_la_wdata[5]
.sym 114366 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114367 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 114368 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 114370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 114371 soc.cpu.cpu_state[6]
.sym 114372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 114374 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 114375 soc.cpu.reg_out[10]
.sym 114376 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114382 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 114383 soc.cpu.reg_out[7]
.sym 114384 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114389 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 114390 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 114391 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114392 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 114394 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 114395 soc.cpu.reg_out[3]
.sym 114396 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114398 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 114399 soc.cpu.reg_out[15]
.sym 114400 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114402 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.sym 114403 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 114404 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114406 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 114407 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114408 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114409 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 114410 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[0]
.sym 114411 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114412 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114414 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 114415 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114416 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 114418 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 114419 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114420 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114422 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 114423 soc.cpu.reg_out[21]
.sym 114424 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114430 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114431 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 114432 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 114435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 114436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[1]
.sym 114438 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114439 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 114441 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114442 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 114443 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114444 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114445 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 114446 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 114447 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114448 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114450 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 114451 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114452 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114454 soc.cpu.compressed_instr
.sym 114455 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114458 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 114459 soc.cpu.reg_out[23]
.sym 114460 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 114463 soc.cpu.cpu_state[6]
.sym 114464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 114466 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 114467 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114468 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114469 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114470 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114471 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114472 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114473 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 114474 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 114475 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114476 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114478 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 114479 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 114480 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114482 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114483 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 114484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114486 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114487 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 114488 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 114490 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1[0]
.sym 114491 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 114492 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114493 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 114494 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 114495 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114496 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114498 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 114499 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 114500 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114502 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 114503 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 114504 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114505 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 114506 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[10]
.sym 114507 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114508 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114509 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 114510 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114511 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114512 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114514 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 114515 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114516 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114518 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114519 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114520 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114521 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114522 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 114523 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114524 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114526 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[0]
.sym 114527 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 114528 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114530 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[1]
.sym 114532 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 114534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114535 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[1]
.sym 114536 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 114537 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114538 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 114539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114540 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114542 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 114543 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114544 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114546 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114547 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 114548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 114550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114551 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 114552 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 114553 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 114554 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 114555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114556 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114558 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114559 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114560 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114562 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 114563 soc.cpu.reg_out[24]
.sym 114564 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114566 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114567 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 114568 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114570 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3[1]
.sym 114571 soc.cpu.reg_out[22]
.sym 114572 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114574 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 114575 soc.cpu.reg_out[26]
.sym 114576 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114578 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 114579 soc.cpu.reg_out[25]
.sym 114580 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114581 soc.cpu.cpuregs.wen
.sym 114587 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114590 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 114591 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 114592 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 114594 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 114595 soc.cpu.reg_out[30]
.sym 114596 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114597 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114598 soc.cpu.decoded_imm_j[4]
.sym 114599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114600 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114601 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114602 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 114604 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 114605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 114606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114608 soc.cpu.decoded_imm_j[11]
.sym 114610 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[1]
.sym 114612 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 114614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 114615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114616 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 114618 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114619 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114621 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114622 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 114624 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 114626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 114627 soc.cpu.reg_out[29]
.sym 114628 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 114633 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114634 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114635 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 114636 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114637 soc.cpu.instr_lui
.sym 114638 soc.cpu.instr_auipc
.sym 114639 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 114640 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114641 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114642 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 114643 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114645 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 114647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114648 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 114651 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114652 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[2]
.sym 114654 soc.cpu.instr_auipc
.sym 114655 soc.cpu.instr_lui
.sym 114656 soc.cpu.mem_rdata_q[19]
.sym 114657 soc.cpu.instr_lui
.sym 114658 soc.cpu.instr_auipc
.sym 114659 soc.cpu.mem_rdata_q[18]
.sym 114660 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 114662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114664 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 114665 soc.cpu.instr_lui
.sym 114666 soc.cpu.instr_auipc
.sym 114667 soc.cpu.mem_rdata_q[16]
.sym 114668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 114671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 114674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 114675 soc.cpu.reg_out[27]
.sym 114676 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114678 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 114681 soc.cpu.instr_lui
.sym 114682 soc.cpu.instr_auipc
.sym 114683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 114684 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114686 soc.cpu.instr_auipc
.sym 114687 soc.cpu.instr_lui
.sym 114688 soc.cpu.mem_rdata_q[17]
.sym 114690 soc.cpu.decoded_imm_j[20]
.sym 114691 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114692 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114695 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114696 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 114698 soc.cpu.instr_jalr
.sym 114699 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 114700 soc.cpu.is_alu_reg_imm
.sym 114707 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3[1]
.sym 114708 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 114710 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114711 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114712 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114718 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.sym 114719 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 114720 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 114721 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 114722 soc.cpu.decoded_rd[0]
.sym 114723 soc.cpu.cpu_state[3]
.sym 114724 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114725 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114726 soc.cpu.decoded_rd[2]
.sym 114727 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 114728 soc.cpu.cpu_state[3]
.sym 114731 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114732 UART_RX_SB_LUT4_I2_O[3]
.sym 114733 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 114734 soc.cpu.decoded_rd[1]
.sym 114735 soc.cpu.cpu_state[3]
.sym 114736 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114738 soc.cpu.cpu_state[3]
.sym 114739 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114740 soc.cpu.decoded_rd[4]
.sym 114746 soc.cpu.cpu_state[3]
.sym 114747 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114748 soc.cpu.decoded_rd[3]
.sym 114754 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114755 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114756 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114943 iomem_wdata[7]
.sym 114944 UART_TX_SB_DFFESS_Q_S[2]
.sym 114948 soc.simpleuart.send_divcnt[0]
.sym 114952 soc.simpleuart.recv_divcnt[2]
.sym 114955 soc.simpleuart.send_divcnt[1]
.sym 114956 soc.simpleuart.send_divcnt[0]
.sym 114957 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 114964 soc.simpleuart.recv_divcnt[3]
.sym 114968 soc.simpleuart.recv_divcnt[1]
.sym 114972 soc.simpleuart.recv_divcnt[4]
.sym 114976 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 114980 soc.simpleuart.recv_divcnt[8]
.sym 114984 soc.simpleuart.recv_divcnt[12]
.sym 114988 soc.simpleuart.recv_divcnt[11]
.sym 114992 soc.simpleuart.recv_divcnt[19]
.sym 114996 soc.simpleuart.recv_divcnt[13]
.sym 115000 soc.simpleuart.recv_divcnt[10]
.sym 115004 soc.simpleuart.send_divcnt[1]
.sym 115008 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 115012 soc.simpleuart.recv_divcnt[21]
.sym 115016 soc.simpleuart.recv_divcnt[20]
.sym 115020 soc.simpleuart.send_divcnt[2]
.sym 115024 soc.simpleuart.recv_divcnt[16]
.sym 115028 soc.simpleuart.send_divcnt[5]
.sym 115032 soc.simpleuart.recv_divcnt[17]
.sym 115036 soc.simpleuart.recv_divcnt[23]
.sym 115040 soc.simpleuart.send_divcnt[4]
.sym 115042 soc.simpleuart.send_divcnt[0]
.sym 115047 soc.simpleuart.send_divcnt[1]
.sym 115051 soc.simpleuart.send_divcnt[2]
.sym 115052 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115055 soc.simpleuart.send_divcnt[3]
.sym 115056 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 115059 soc.simpleuart.send_divcnt[4]
.sym 115060 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 115063 soc.simpleuart.send_divcnt[5]
.sym 115064 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 115067 soc.simpleuart.send_divcnt[6]
.sym 115068 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 115071 soc.simpleuart.send_divcnt[7]
.sym 115072 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 115075 soc.simpleuart.send_divcnt[8]
.sym 115076 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 115079 soc.simpleuart.send_divcnt[9]
.sym 115080 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 115083 soc.simpleuart.send_divcnt[10]
.sym 115084 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 115087 soc.simpleuart.send_divcnt[11]
.sym 115088 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 115091 soc.simpleuart.send_divcnt[12]
.sym 115092 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 115095 soc.simpleuart.send_divcnt[13]
.sym 115096 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 115099 soc.simpleuart.send_divcnt[14]
.sym 115100 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 115103 soc.simpleuart.send_divcnt[15]
.sym 115104 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 115107 soc.simpleuart.send_divcnt[16]
.sym 115108 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 115111 soc.simpleuart.send_divcnt[17]
.sym 115112 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 115115 soc.simpleuart.send_divcnt[18]
.sym 115116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 115119 soc.simpleuart.send_divcnt[19]
.sym 115120 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 115123 soc.simpleuart.send_divcnt[20]
.sym 115124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 115127 soc.simpleuart.send_divcnt[21]
.sym 115128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 115131 soc.simpleuart.send_divcnt[22]
.sym 115132 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 115135 soc.simpleuart.send_divcnt[23]
.sym 115136 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 115139 soc.simpleuart.send_divcnt[24]
.sym 115140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 115143 soc.simpleuart.send_divcnt[25]
.sym 115144 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 115147 soc.simpleuart.send_divcnt[26]
.sym 115148 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 115151 soc.simpleuart.send_divcnt[27]
.sym 115152 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 115155 soc.simpleuart.send_divcnt[28]
.sym 115156 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 115159 soc.simpleuart.send_divcnt[29]
.sym 115160 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 115163 soc.simpleuart.send_divcnt[30]
.sym 115164 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 115167 soc.simpleuart.send_divcnt[31]
.sym 115168 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 115179 UART_TX_SB_DFFESS_Q_S[1]
.sym 115180 soc.simpleuart.send_dummy
.sym 115183 UART_RX_SB_LUT4_I2_O[3]
.sym 115184 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 115185 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 115192 soc.cpu.pcpi_rs2[28]
.sym 115194 soc.simpleuart.send_dummy
.sym 115195 UART_TX_SB_DFFESS_Q_S[1]
.sym 115196 iomem_wstrb[0]
.sym 115202 soc.cpu.mem_la_firstword_xfer
.sym 115203 soc.cpu.next_pc[2]
.sym 115206 $PACKER_VCC_NET
.sym 115208 $nextpnr_ICESTORM_LC_7$I3
.sym 115211 soc.cpu.next_pc[3]
.sym 115214 $PACKER_VCC_NET
.sym 115216 $nextpnr_ICESTORM_LC_8$I3
.sym 115219 soc.cpu.next_pc[4]
.sym 115222 $PACKER_VCC_NET
.sym 115224 $nextpnr_ICESTORM_LC_9$I3
.sym 115227 soc.cpu.next_pc[5]
.sym 115230 $PACKER_VCC_NET
.sym 115232 $nextpnr_ICESTORM_LC_10$I3
.sym 115235 soc.cpu.next_pc[6]
.sym 115238 $PACKER_VCC_NET
.sym 115240 $nextpnr_ICESTORM_LC_11$I3
.sym 115243 soc.cpu.next_pc[7]
.sym 115246 $PACKER_VCC_NET
.sym 115248 $nextpnr_ICESTORM_LC_12$I3
.sym 115251 soc.cpu.next_pc[8]
.sym 115254 $PACKER_VCC_NET
.sym 115256 $nextpnr_ICESTORM_LC_13$I3
.sym 115259 soc.cpu.next_pc[9]
.sym 115262 $PACKER_VCC_NET
.sym 115264 $nextpnr_ICESTORM_LC_14$I3
.sym 115267 soc.cpu.next_pc[10]
.sym 115270 $PACKER_VCC_NET
.sym 115272 $nextpnr_ICESTORM_LC_15$I3
.sym 115275 soc.cpu.next_pc[11]
.sym 115278 $PACKER_VCC_NET
.sym 115280 $nextpnr_ICESTORM_LC_16$I3
.sym 115283 soc.cpu.next_pc[12]
.sym 115286 $PACKER_VCC_NET
.sym 115288 $nextpnr_ICESTORM_LC_17$I3
.sym 115291 soc.cpu.next_pc[13]
.sym 115294 $PACKER_VCC_NET
.sym 115296 $nextpnr_ICESTORM_LC_18$I3
.sym 115299 soc.cpu.next_pc[14]
.sym 115302 $PACKER_VCC_NET
.sym 115304 $nextpnr_ICESTORM_LC_19$I3
.sym 115307 soc.cpu.next_pc[15]
.sym 115310 $PACKER_VCC_NET
.sym 115312 $nextpnr_ICESTORM_LC_20$I3
.sym 115315 soc.cpu.next_pc[16]
.sym 115318 $PACKER_VCC_NET
.sym 115320 $nextpnr_ICESTORM_LC_21$I3
.sym 115323 soc.cpu.next_pc[17]
.sym 115326 $PACKER_VCC_NET
.sym 115328 $nextpnr_ICESTORM_LC_22$I3
.sym 115331 soc.cpu.next_pc[18]
.sym 115334 $PACKER_VCC_NET
.sym 115336 $nextpnr_ICESTORM_LC_23$I3
.sym 115339 soc.cpu.next_pc[19]
.sym 115342 $PACKER_VCC_NET
.sym 115344 $nextpnr_ICESTORM_LC_24$I3
.sym 115347 soc.cpu.next_pc[20]
.sym 115350 $PACKER_VCC_NET
.sym 115352 $nextpnr_ICESTORM_LC_25$I3
.sym 115355 soc.cpu.next_pc[21]
.sym 115358 $PACKER_VCC_NET
.sym 115360 $nextpnr_ICESTORM_LC_26$I3
.sym 115363 soc.cpu.next_pc[22]
.sym 115366 $PACKER_VCC_NET
.sym 115368 $nextpnr_ICESTORM_LC_27$I3
.sym 115371 soc.cpu.next_pc[23]
.sym 115374 $PACKER_VCC_NET
.sym 115376 $nextpnr_ICESTORM_LC_28$I3
.sym 115379 soc.cpu.next_pc[24]
.sym 115382 $PACKER_VCC_NET
.sym 115384 $nextpnr_ICESTORM_LC_29$I3
.sym 115387 soc.cpu.next_pc[25]
.sym 115390 $PACKER_VCC_NET
.sym 115392 $nextpnr_ICESTORM_LC_30$I3
.sym 115395 soc.cpu.next_pc[26]
.sym 115398 $PACKER_VCC_NET
.sym 115400 $nextpnr_ICESTORM_LC_31$I3
.sym 115403 soc.cpu.next_pc[27]
.sym 115406 $PACKER_VCC_NET
.sym 115408 $nextpnr_ICESTORM_LC_32$I3
.sym 115411 soc.cpu.next_pc[28]
.sym 115414 $PACKER_VCC_NET
.sym 115416 $nextpnr_ICESTORM_LC_33$I3
.sym 115419 soc.cpu.next_pc[29]
.sym 115422 $PACKER_VCC_NET
.sym 115424 $nextpnr_ICESTORM_LC_34$I3
.sym 115427 soc.cpu.next_pc[30]
.sym 115429 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 115430 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 115431 soc.cpu.next_pc[31]
.sym 115432 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 115434 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 115435 soc.cpu.reg_out[20]
.sym 115436 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115438 soc.cpu.cpuregs_raddr2[4]
.sym 115439 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 115440 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115442 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 115443 soc.cpu.reg_out[17]
.sym 115444 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115446 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 115447 soc.cpu.reg_out[18]
.sym 115448 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115450 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 115451 soc.cpu.reg_out[16]
.sym 115452 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115454 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 115455 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 115456 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115458 soc.cpu.cpuregs_raddr2[0]
.sym 115459 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 115460 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115461 soc.cpu.cpuregs.wen
.sym 115466 soc.cpu.cpuregs_raddr2[2]
.sym 115467 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 115468 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115470 soc.cpu.cpuregs_raddr1[0]
.sym 115471 soc.cpu.cpuregs_raddr1[1]
.sym 115472 soc.cpu.cpuregs.regs.1.0.1_RDATA_8_SB_LUT4_O_I3[2]
.sym 115474 soc.cpu.cpuregs_raddr2[1]
.sym 115475 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 115476 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115477 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 115478 soc.cpu.cpuregs_raddr2[0]
.sym 115479 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115480 soc.cpu.cpuregs_waddr[0]
.sym 115481 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 115482 soc.cpu.cpuregs_waddr[2]
.sym 115483 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[2]
.sym 115484 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[3]
.sym 115485 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 115486 soc.cpu.cpuregs_waddr[3]
.sym 115487 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[2]
.sym 115488 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 115489 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 115494 soc.cpu.cpuregs_raddr1[2]
.sym 115495 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 115496 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115497 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 115498 soc.cpu.cpuregs_raddr1[0]
.sym 115499 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115500 soc.cpu.cpuregs_waddr[0]
.sym 115502 soc.cpu.cpuregs_raddr1[0]
.sym 115503 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 115504 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115506 soc.cpu.cpuregs_raddr1[1]
.sym 115507 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 115508 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115509 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 115510 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 115511 soc.cpu.cpuregs_waddr[2]
.sym 115512 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[3]
.sym 115514 soc.cpu.cpuregs_raddr2[3]
.sym 115515 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 115516 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115517 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 115521 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 115522 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 115523 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 115524 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 115526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115527 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115528 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115531 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115532 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115533 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
.sym 115538 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 115539 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115540 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115543 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 115544 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115547 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 115548 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115550 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 115551 soc.cpu.mem_rdata_latched[2]
.sym 115552 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115555 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115556 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 115558 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 115559 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 115560 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 115563 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 115564 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 115565 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 115566 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115567 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 115568 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 115571 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115572 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 115573 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 115574 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 115575 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 115576 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 115577 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115578 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 115579 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115580 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 115583 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 115584 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 115585 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 115586 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 115587 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 115588 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 115591 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 115592 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 115593 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 115594 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 115595 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 115596 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 115597 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 115598 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 115599 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 115600 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 115603 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 115604 soc.cpu.mem_rdata_latched[2]
.sym 115605 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 115606 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 115607 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 115608 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 115609 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 115610 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 115611 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 115612 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 115613 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 115614 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 115615 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 115616 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 115618 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115619 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115620 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 115623 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115624 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 115627 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 115628 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 115630 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115631 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 115632 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 115635 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 115636 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 115638 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 115639 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115640 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115643 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 115644 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115646 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115647 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 115648 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 115649 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 115650 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 115651 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 115652 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 115655 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115656 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115658 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 115659 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 115660 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 115661 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 115662 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 115663 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 115664 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 115665 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115671 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 115672 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115673 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 115674 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 115675 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115676 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 115677 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 115678 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115679 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 115680 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115682 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115683 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115684 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115686 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 115687 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115688 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115689 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115690 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 115691 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115692 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 115693 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115694 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115695 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115696 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 115697 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115698 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 115699 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 115700 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 115701 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 115702 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 115703 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 115704 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 115705 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 115706 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115707 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 115708 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 115710 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115711 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 115712 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115713 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 115714 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115715 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115716 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 115718 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115719 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115720 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115723 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 115724 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 115727 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 115728 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115735 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115736 soc.cpu.mem_rdata_latched[2]
.sym 115741 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 115742 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115744 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 115874 soc.simpleuart.send_pattern[3]
.sym 115875 iomem_wdata[1]
.sym 115876 UART_TX_SB_DFFESS_Q_S[2]
.sym 115878 soc.simpleuart.send_pattern[4]
.sym 115879 iomem_wdata[2]
.sym 115880 UART_TX_SB_DFFESS_Q_S[2]
.sym 115882 soc.simpleuart.send_pattern[5]
.sym 115883 iomem_wdata[3]
.sym 115884 UART_TX_SB_DFFESS_Q_S[2]
.sym 115886 soc.simpleuart.send_pattern[2]
.sym 115887 iomem_wdata[0]
.sym 115888 UART_TX_SB_DFFESS_Q_S[2]
.sym 115890 soc.simpleuart.send_pattern[8]
.sym 115891 iomem_wdata[6]
.sym 115892 UART_TX_SB_DFFESS_Q_S[2]
.sym 115894 soc.simpleuart.send_pattern[6]
.sym 115895 iomem_wdata[4]
.sym 115896 UART_TX_SB_DFFESS_Q_S[2]
.sym 115898 soc.simpleuart.send_pattern[7]
.sym 115899 iomem_wdata[5]
.sym 115900 UART_TX_SB_DFFESS_Q_S[2]
.sym 115903 UART_TX_SB_DFFESS_Q_S[2]
.sym 115904 soc.simpleuart.send_pattern[1]
.sym 115906 soc.simpleuart_reg_div_do[0]
.sym 115907 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[0]
.sym 115910 soc.simpleuart_reg_div_do[1]
.sym 115911 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 115914 soc.simpleuart_reg_div_do[2]
.sym 115915 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 115918 soc.simpleuart_reg_div_do[3]
.sym 115919 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 115922 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 115923 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 115926 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 115927 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 115930 soc.simpleuart_reg_div_do[6]
.sym 115931 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 115934 soc.simpleuart_reg_div_do[7]
.sym 115935 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 115938 soc.simpleuart_reg_div_do[8]
.sym 115939 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 115942 soc.simpleuart_reg_div_do[9]
.sym 115943 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 115946 soc.simpleuart_reg_div_do[10]
.sym 115947 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 115950 soc.simpleuart_reg_div_do[11]
.sym 115951 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[11]
.sym 115954 soc.simpleuart_reg_div_do[12]
.sym 115955 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 115958 soc.simpleuart_reg_div_do[13]
.sym 115959 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[13]
.sym 115962 soc.simpleuart_reg_div_do[14]
.sym 115963 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 115966 soc.simpleuart_reg_div_do[15]
.sym 115967 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 115970 soc.simpleuart_reg_div_do[16]
.sym 115971 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[16]
.sym 115974 soc.simpleuart_reg_div_do[17]
.sym 115975 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 115978 soc.simpleuart_reg_div_do[18]
.sym 115979 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[18]
.sym 115982 soc.simpleuart_reg_div_do[19]
.sym 115983 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 115986 soc.simpleuart_reg_div_do[20]
.sym 115987 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[20]
.sym 115990 soc.simpleuart_reg_div_do[21]
.sym 115991 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[21]
.sym 115994 soc.simpleuart_reg_div_do[22]
.sym 115995 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 115998 soc.simpleuart_reg_div_do[23]
.sym 115999 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[23]
.sym 116002 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116003 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[24]
.sym 116006 soc.simpleuart_reg_div_do[25]
.sym 116007 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[25]
.sym 116010 soc.simpleuart_reg_div_do[26]
.sym 116011 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[26]
.sym 116014 soc.simpleuart_reg_div_do[27]
.sym 116015 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 116018 soc.simpleuart_reg_div_do[28]
.sym 116019 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[28]
.sym 116022 soc.simpleuart_reg_div_do[29]
.sym 116023 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[29]
.sym 116026 soc.simpleuart_reg_div_do[30]
.sym 116027 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[30]
.sym 116030 soc.simpleuart_reg_div_do[31]
.sym 116031 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[31]
.sym 116036 $nextpnr_ICESTORM_LC_52$I3
.sym 116040 soc.simpleuart.recv_divcnt[28]
.sym 116044 soc.simpleuart.recv_divcnt[22]
.sym 116048 soc.simpleuart.recv_divcnt[25]
.sym 116052 soc.simpleuart.recv_divcnt[29]
.sym 116056 soc.simpleuart.recv_divcnt[24]
.sym 116060 soc.simpleuart.recv_divcnt[30]
.sym 116064 soc.simpleuart.recv_divcnt[26]
.sym 116067 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116068 iomem_wstrb[1]
.sym 116069 soc.memory.rdata_0[13]
.sym 116070 soc.memory.rdata_1[13]
.sym 116071 iomem_addr[16]
.sym 116072 flash_clk_SB_LUT4_I1_I2[3]
.sym 116073 soc.memory.rdata_0[2]
.sym 116074 soc.memory.rdata_1[2]
.sym 116075 iomem_addr[16]
.sym 116076 flash_clk_SB_LUT4_I1_I2[3]
.sym 116080 soc.simpleuart.recv_divcnt[18]
.sym 116084 soc.simpleuart.send_divcnt[29]
.sym 116088 soc.simpleuart.recv_divcnt[31]
.sym 116089 iomem_wdata[3]
.sym 116095 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116096 iomem_wstrb[0]
.sym 116101 UART_TX_SB_DFFESS_Q_S[0]
.sym 116102 UART_TX_SB_DFFESS_Q_S[1]
.sym 116103 UART_TX_SB_DFFESS_Q_S[2]
.sym 116104 UART_TX_SB_DFFESS_Q_S[3]
.sym 116105 iomem_wdata[23]
.sym 116110 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 116111 UART_TX_SB_DFFESS_Q_S[1]
.sym 116112 iomem_wstrb[0]
.sym 116128 soc.simpleuart.send_divcnt[31]
.sym 116138 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 116139 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 116140 UART_TX_SB_DFFESS_Q_S[3]
.sym 116145 iomem_wdata[15]
.sym 116149 iomem_wdata[14]
.sym 116162 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[1]
.sym 116163 soc.cpu.reg_out[4]
.sym 116164 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 116165 soc.spimemio.buffer[2]
.sym 116178 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116179 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 116180 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 116189 soc.spimemio.buffer[0]
.sym 116194 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116195 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 116196 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 116198 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116199 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 116200 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 116206 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 116207 soc.cpu.reg_out[2]
.sym 116208 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 116210 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 116211 soc.cpu.reg_out[6]
.sym 116212 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 116213 soc.spimem_rdata[2]
.sym 116214 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 116215 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116216 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 116219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 116220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 116241 iomem_wdata[0]
.sym 116250 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 116251 soc.cpu.reg_out[9]
.sym 116252 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 116258 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116259 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 116260 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 116265 soc.cpu.cpu_state[4]
.sym 116266 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 116267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 116268 soc.cpu.irq_pending[8]
.sym 116273 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_17_I1[0]
.sym 116274 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 116275 soc.cpu.next_pc[16]
.sym 116276 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 116277 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[1]
.sym 116278 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 116279 soc.cpu.next_pc[13]
.sym 116280 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 116289 soc.cpu.pcpi_rs2[21]
.sym 116290 soc.cpu.mem_la_wdata[5]
.sym 116291 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116292 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 116294 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116295 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 116296 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 116297 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 116298 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 116299 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116300 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 116305 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116306 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 116307 soc.cpu.pcpi_rs2[28]
.sym 116308 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 116309 soc.cpu.pcpi_rs2[16]
.sym 116310 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[2]
.sym 116311 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116312 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 116313 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116314 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 116315 soc.cpu.pcpi_rs2[24]
.sym 116316 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 116318 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116319 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 116320 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 116331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 116332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 116346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 116347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 116348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 116354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 116355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 116356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 116357 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 116358 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116359 soc.cpu.cpu_state[6]
.sym 116360 soc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
.sym 116361 soc.cpu.cpu_state[4]
.sym 116362 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 116363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 116364 soc.cpu.irq_pending[23]
.sym 116367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 116368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 116370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 116371 soc.cpu.cpu_state[2]
.sym 116372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 116373 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 116374 soc.cpu.cpu_state[4]
.sym 116375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[2]
.sym 116376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[3]
.sym 116378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 116379 soc.cpu.cpu_state[2]
.sym 116380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 116381 soc.mem_rdata[19]
.sym 116382 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 116383 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116384 soc.cpu.cpu_state[6]
.sym 116385 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 116386 soc.cpu.cpuregs_raddr2[4]
.sym 116387 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116388 soc.cpu.cpuregs_waddr[4]
.sym 116391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 116392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 116395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 116396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 116397 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 116398 soc.cpu.cpu_state[4]
.sym 116399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 116400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 116403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 116404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 116406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[0]
.sym 116407 soc.cpu.cpu_state[2]
.sym 116408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 116410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 116411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 116412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 116414 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 116415 soc.cpu.reg_out[28]
.sym 116416 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 116419 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 116420 soc.cpu.mem_do_rinst
.sym 116421 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 116425 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116426 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 116427 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 116428 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 116430 soc.cpu.cpuregs_raddr1[3]
.sym 116431 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 116432 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116433 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 116434 soc.cpu.cpuregs_raddr2[1]
.sym 116435 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116436 soc.cpu.cpuregs_waddr[1]
.sym 116437 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 116441 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 116442 soc.cpu.cpuregs_raddr1[3]
.sym 116443 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116444 soc.cpu.cpuregs_waddr[3]
.sym 116445 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[0]
.sym 116446 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[1]
.sym 116447 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I2_O[2]
.sym 116448 soc.cpu.cpuregs_waddr[1]
.sym 116449 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116450 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 116451 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 116452 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 116454 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 116455 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116456 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116459 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116460 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 116461 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 116465 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116466 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 116467 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 116468 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116469 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116470 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 116471 soc.cpu.mem_rdata_latched[2]
.sym 116472 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116475 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116476 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 116479 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 116480 soc.cpu.mem_do_rinst
.sym 116481 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 116482 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 116483 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116484 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 116487 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 116488 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 116491 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116492 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 116495 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116496 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116497 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 116498 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116499 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116500 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 116501 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 116502 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116503 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116504 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116506 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 116507 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116508 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116510 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116511 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 116512 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 116513 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116514 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116515 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116516 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 116518 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 116519 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 116520 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116524 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 116527 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 116528 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 116529 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 116530 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 116531 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 116532 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 116535 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 116536 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 116537 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 116538 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116539 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 116540 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116542 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 116543 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 116544 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 116546 soc.cpu.mem_16bit_buffer[12]
.sym 116547 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 116548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116551 soc.cpu.mem_rdata_latched[1]
.sym 116552 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116553 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116554 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 116555 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 116556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 116559 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116560 soc.cpu.mem_rdata_latched[1]
.sym 116561 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 116562 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 116563 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 116564 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116566 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 116567 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116568 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116571 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 116572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116575 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 116576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116578 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 116579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 116580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116583 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 116584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 116585 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116586 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 116587 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 116588 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 116591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116592 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 116593 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116594 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116595 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116596 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 116598 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[0]
.sym 116599 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 116600 UART_RX_SB_LUT4_I2_O[3]
.sym 116602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116603 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 116604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 116606 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 116607 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 116608 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116609 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 116610 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 116611 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 116612 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116613 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 116614 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 116615 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 116616 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116617 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 116618 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116619 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 116620 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 116623 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116625 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 116626 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 116627 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 116628 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 116631 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116632 soc.cpu.mem_rdata_latched[1]
.sym 116633 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116635 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 116636 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 116639 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 116640 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116642 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 116643 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116644 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116645 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116646 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116647 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 116648 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 116649 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116650 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116651 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 116652 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116655 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 116656 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116659 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116660 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116663 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 116664 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 116665 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 116666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116667 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 116668 soc.cpu.mem_rdata_latched[2]
.sym 116670 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116671 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116672 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116674 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 116675 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116676 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 116678 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 116679 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 116680 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 116683 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 116684 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116690 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116691 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 116692 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 116694 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 116695 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116696 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116703 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116704 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 116866 soc.simpleuart_reg_div_do[1]
.sym 116867 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[0]
.sym 116870 soc.simpleuart_reg_div_do[2]
.sym 116871 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 116874 soc.simpleuart_reg_div_do[3]
.sym 116875 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 116878 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 116879 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 116882 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 116883 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 116886 soc.simpleuart_reg_div_do[6]
.sym 116887 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 116890 soc.simpleuart_reg_div_do[7]
.sym 116891 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 116894 soc.simpleuart_reg_div_do[8]
.sym 116895 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 116898 soc.simpleuart_reg_div_do[9]
.sym 116899 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 116902 soc.simpleuart_reg_div_do[10]
.sym 116903 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[9]
.sym 116906 soc.simpleuart_reg_div_do[11]
.sym 116907 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[10]
.sym 116910 soc.simpleuart_reg_div_do[12]
.sym 116911 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[11]
.sym 116914 soc.simpleuart_reg_div_do[13]
.sym 116915 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[12]
.sym 116918 soc.simpleuart_reg_div_do[14]
.sym 116919 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[13]
.sym 116922 soc.simpleuart_reg_div_do[15]
.sym 116923 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[14]
.sym 116926 soc.simpleuart_reg_div_do[16]
.sym 116927 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[15]
.sym 116930 soc.simpleuart_reg_div_do[17]
.sym 116931 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[16]
.sym 116934 soc.simpleuart_reg_div_do[18]
.sym 116935 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[17]
.sym 116938 soc.simpleuart_reg_div_do[19]
.sym 116939 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[18]
.sym 116942 soc.simpleuart_reg_div_do[20]
.sym 116943 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[19]
.sym 116946 soc.simpleuart_reg_div_do[21]
.sym 116947 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[20]
.sym 116950 soc.simpleuart_reg_div_do[22]
.sym 116951 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[21]
.sym 116954 soc.simpleuart_reg_div_do[23]
.sym 116955 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[22]
.sym 116958 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116959 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[23]
.sym 116962 soc.simpleuart_reg_div_do[25]
.sym 116963 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[24]
.sym 116966 soc.simpleuart_reg_div_do[26]
.sym 116967 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[25]
.sym 116970 soc.simpleuart_reg_div_do[27]
.sym 116971 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[26]
.sym 116974 soc.simpleuart_reg_div_do[28]
.sym 116975 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[27]
.sym 116978 soc.simpleuart_reg_div_do[29]
.sym 116979 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[28]
.sym 116982 soc.simpleuart_reg_div_do[30]
.sym 116983 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[29]
.sym 116986 soc.simpleuart_reg_div_do[31]
.sym 116987 UART_RX_SB_LUT4_I2_I1_SB_CARRY_CO_I1[30]
.sym 116990 $PACKER_VCC_NET
.sym 116992 $nextpnr_ICESTORM_LC_0$I3
.sym 116994 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 116995 soc.simpleuart.recv_state[0]
.sym 116996 $nextpnr_ICESTORM_LC_0$COUT
.sym 116997 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 116998 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 116999 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 117000 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[3]
.sym 117004 soc.simpleuart.send_divcnt[13]
.sym 117008 soc.simpleuart.send_divcnt[9]
.sym 117012 soc.simpleuart.send_divcnt[10]
.sym 117016 soc.simpleuart.send_divcnt[11]
.sym 117020 soc.simpleuart.send_divcnt[12]
.sym 117024 soc.simpleuart.send_divcnt[15]
.sym 117028 soc.simpleuart.send_divcnt[18]
.sym 117029 iomem_wdata[2]
.sym 117036 soc.simpleuart.send_divcnt[17]
.sym 117037 iomem_wdata[3]
.sym 117044 soc.simpleuart.send_divcnt[23]
.sym 117048 soc.simpleuart.send_divcnt[19]
.sym 117052 soc.simpleuart.send_divcnt[21]
.sym 117053 iomem_wdata[5]
.sym 117057 soc.spimemio.dout_data[2]
.sym 117064 soc.simpleuart.send_divcnt[24]
.sym 117065 soc.spimemio.dout_data[0]
.sym 117070 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117071 iomem_wstrb[1]
.sym 117072 UART_RX_SB_LUT4_I2_O[3]
.sym 117076 soc.simpleuart.send_divcnt[25]
.sym 117080 soc.simpleuart.send_divcnt[26]
.sym 117084 soc.simpleuart.send_divcnt[27]
.sym 117088 soc.simpleuart.send_divcnt[28]
.sym 117090 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117091 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 117092 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 117093 soc.spimem_rdata[5]
.sym 117094 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 117095 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117096 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117097 iomem_wdata[5]
.sym 117101 flash_csb_SB_LUT4_I1_O[0]
.sym 117102 flash_csb_SB_LUT4_I1_O[1]
.sym 117103 flash_csb_SB_LUT4_I1_O[2]
.sym 117104 flash_csb_SB_LUT4_I1_O[3]
.sym 117105 iomem_wdata[2]
.sym 117109 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117110 soc.simpleuart_reg_div_do[2]
.sym 117111 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 117112 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117115 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117116 iomem_rdata[5]
.sym 117117 iomem_wdata[1]
.sym 117121 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 117122 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 117123 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 117124 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 117125 flash_clk_SB_LUT4_I1_I2[0]
.sym 117126 flash_io3_di
.sym 117127 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 117128 flash_clk_SB_LUT4_I1_I2[3]
.sym 117129 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 117130 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117131 soc.cpu.next_pc[4]
.sym 117132 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 117133 flash_clk_SB_LUT4_I1_I2[0]
.sym 117134 flash_io2_di
.sym 117135 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 117136 flash_clk_SB_LUT4_I1_I2[3]
.sym 117139 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117140 iomem_rdata[1]
.sym 117141 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117142 soc.simpleuart_reg_div_do[3]
.sym 117143 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 117144 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117145 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117146 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117147 soc.cpu.next_pc[6]
.sym 117148 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 117151 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117152 iomem_rdata[3]
.sym 117153 iomem_wdata[19]
.sym 117157 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 117158 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 117159 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 117160 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 117164 iomem_addr[10]
.sym 117168 iomem_addr[11]
.sym 117172 iomem_addr[15]
.sym 117176 iomem_addr[17]
.sym 117180 iomem_addr[14]
.sym 117181 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 117182 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 117183 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 117184 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 117185 flash_clk_SB_LUT4_I1_I2[0]
.sym 117186 flash_io0_di
.sym 117187 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 117188 flash_clk_SB_LUT4_I1_I2[3]
.sym 117189 cmd_addr[2]
.sym 117195 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117196 iomem_rdata[2]
.sym 117200 iomem_addr[16]
.sym 117201 cmd_addr[0]
.sym 117205 soc.spimem_rdata[3]
.sym 117206 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 117207 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117208 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117211 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117212 iomem_rdata[0]
.sym 117216 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 117217 soc.spimem_rdata[0]
.sym 117218 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 117219 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117220 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 117223 soc.cpu.cpu_state[2]
.sym 117224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 117225 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 117226 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 117227 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 117228 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 117229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 117230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 117231 soc.cpu.cpu_state[6]
.sym 117232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 117235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 117236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 117238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 117239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 117240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 117241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 117242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 117243 soc.cpu.cpu_state[6]
.sym 117244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1[3]
.sym 117245 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 117246 soc.cpu.cpu_state[4]
.sym 117247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[2]
.sym 117248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2[3]
.sym 117253 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_16_I1[1]
.sym 117254 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117255 soc.cpu.next_pc[9]
.sym 117256 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 117257 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 117258 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117259 soc.cpu.next_pc[15]
.sym 117260 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 117261 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 117262 soc.cpu.cpu_state[4]
.sym 117263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 117264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[3]
.sym 117265 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 117266 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117267 soc.cpu.next_pc[17]
.sym 117268 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 117269 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_20_I1[1]
.sym 117270 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117271 soc.cpu.next_pc[5]
.sym 117272 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 117273 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 117274 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117275 soc.cpu.next_pc[7]
.sym 117276 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 117277 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_11_I1[1]
.sym 117278 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117279 soc.cpu.next_pc[14]
.sym 117280 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 117281 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 117282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 117283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 117284 soc.cpu.cpu_state[6]
.sym 117285 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 117286 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 117287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 117288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 117289 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_10_I1[0]
.sym 117290 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117291 soc.cpu.next_pc[23]
.sym 117292 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 117297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[0]
.sym 117298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 117299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 117300 soc.cpu.cpu_state[6]
.sym 117309 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 117310 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117311 soc.cpu.next_pc[19]
.sym 117312 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 117313 soc.cpu.latched_is_lb
.sym 117314 soc.cpu.latched_is_lh
.sym 117315 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 117316 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 117319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 117320 soc.cpu.latched_is_lb
.sym 117321 soc.mem_rdata[21]
.sym 117322 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 117323 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 117324 soc.cpu.cpu_state[6]
.sym 117325 soc.mem_rdata[23]
.sym 117326 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 117327 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 117328 soc.cpu.cpu_state[6]
.sym 117329 soc.mem_rdata[27]
.sym 117330 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 117331 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 117332 soc.cpu.cpu_state[6]
.sym 117335 soc.cpu.latched_is_lh
.sym 117336 soc.cpu.latched_is_lb
.sym 117337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[0]
.sym 117338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 117339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 117340 soc.cpu.cpu_state[6]
.sym 117341 soc.mem_rdata[22]
.sym 117342 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 117343 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 117344 soc.cpu.cpu_state[6]
.sym 117345 soc.mem_rdata[29]
.sym 117346 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 117347 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 117348 soc.cpu.cpu_state[6]
.sym 117349 soc.mem_rdata[18]
.sym 117350 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 117351 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 117352 soc.cpu.cpu_state[6]
.sym 117353 soc.mem_rdata[31]
.sym 117354 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 117355 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 117356 soc.cpu.cpu_state[6]
.sym 117359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 117360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 117363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 117364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 117366 soc.cpu.latched_is_lh
.sym 117367 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 117368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 117369 soc.mem_rdata[17]
.sym 117370 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 117371 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 117372 soc.cpu.cpu_state[6]
.sym 117375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 117376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 117377 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 117381 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 117385 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117389 soc.cpu.mem_do_rinst_SB_LUT4_I3_O[0]
.sym 117394 soc.cpu.cpuregs_raddr1[2]
.sym 117395 soc.cpu.cpuregs_raddr1[3]
.sym 117396 soc.cpu.cpuregs_raddr1[4]
.sym 117397 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 117402 soc.cpu.cpuregs_raddr1[4]
.sym 117403 soc.cpu.mem_do_rinst_SB_LUT4_I3_O[0]
.sym 117404 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 117405 soc.cpu.mem_do_rinst_SB_LUT4_I3_O[0]
.sym 117406 soc.cpu.cpuregs_raddr1[4]
.sym 117407 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 117408 soc.cpu.cpuregs_waddr[4]
.sym 117410 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 117411 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 117412 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117414 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117415 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 117416 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117419 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117423 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117424 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117425 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 117426 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117427 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 117428 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117431 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117432 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117435 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 117436 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117438 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 117439 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 117440 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117442 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117443 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117444 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 117447 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117448 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 117450 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 117451 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 117452 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117455 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117456 soc.cpu.mem_rdata_latched[1]
.sym 117458 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117459 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 117460 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117463 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 117464 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117467 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117468 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 117470 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 117471 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117472 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 117474 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117475 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 117476 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 117477 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117478 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 117479 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 117480 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 117481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117482 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 117483 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 117484 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117486 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 117487 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 117488 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 117489 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 117490 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 117491 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 117495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117496 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 117499 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117500 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 117503 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 117504 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117506 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117507 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117508 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117511 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117512 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117513 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117514 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 117515 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 117516 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117517 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117518 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 117519 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 117520 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117525 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 117526 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117527 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117528 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 117529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 117530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 117531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 117532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 117533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 117534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 117535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 117536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 117537 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 117538 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 117539 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 117540 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 117542 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117543 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 117544 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117545 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 117546 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 117547 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 117548 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 117551 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 117552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117554 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[0]
.sym 117555 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_O[1]
.sym 117556 UART_RX_SB_LUT4_I2_O[3]
.sym 117557 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 117558 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 117559 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117560 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117563 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 117564 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117567 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 117568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117570 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 117571 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 117572 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[2]
.sym 117574 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 117575 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 117576 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117579 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 117580 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 117583 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117584 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117585 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 117586 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 117587 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 117588 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 117591 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117592 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117593 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 117594 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 117595 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117596 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 117599 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 117600 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 117601 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 117602 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117603 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117604 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117605 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 117606 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 117607 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 117608 soc.cpu.mem_rdata_latched[2]
.sym 117610 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 117611 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 117612 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 117613 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 117614 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 117615 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 117616 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117617 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117618 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 117619 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117620 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 117623 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 117624 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117627 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117628 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 117630 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 117631 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 117632 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 117641 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117642 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 117643 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 117644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 117647 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 117648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117837 iomem_wdata[7]
.sym 117857 iomem_wdata[12]
.sym 117865 iomem_wdata[11]
.sym 117872 soc.simpleuart.send_divcnt[16]
.sym 117880 soc.simpleuart.send_divcnt[3]
.sym 117884 soc.simpleuart.send_divcnt[22]
.sym 117885 iomem_wdata[10]
.sym 117890 soc.simpleuart_reg_div_do[0]
.sym 117891 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 117894 soc.simpleuart_reg_div_do[1]
.sym 117895 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 117898 soc.simpleuart_reg_div_do[2]
.sym 117899 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 117902 soc.simpleuart_reg_div_do[3]
.sym 117903 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 117906 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 117907 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 117910 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 117911 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 117914 soc.simpleuart_reg_div_do[6]
.sym 117915 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 117918 soc.simpleuart_reg_div_do[7]
.sym 117919 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 117922 soc.simpleuart_reg_div_do[8]
.sym 117923 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 117926 soc.simpleuart_reg_div_do[9]
.sym 117927 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 117930 soc.simpleuart_reg_div_do[10]
.sym 117931 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 117934 soc.simpleuart_reg_div_do[11]
.sym 117935 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 117938 soc.simpleuart_reg_div_do[12]
.sym 117939 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 117942 soc.simpleuart_reg_div_do[13]
.sym 117943 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 117946 soc.simpleuart_reg_div_do[14]
.sym 117947 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 117950 soc.simpleuart_reg_div_do[15]
.sym 117951 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 117954 soc.simpleuart_reg_div_do[16]
.sym 117955 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 117958 soc.simpleuart_reg_div_do[17]
.sym 117959 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 117962 soc.simpleuart_reg_div_do[18]
.sym 117963 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 117966 soc.simpleuart_reg_div_do[19]
.sym 117967 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 117970 soc.simpleuart_reg_div_do[20]
.sym 117971 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 117974 soc.simpleuart_reg_div_do[21]
.sym 117975 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 117978 soc.simpleuart_reg_div_do[22]
.sym 117979 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 117982 soc.simpleuart_reg_div_do[23]
.sym 117983 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 117986 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 117987 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 117990 soc.simpleuart_reg_div_do[25]
.sym 117991 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 117994 soc.simpleuart_reg_div_do[26]
.sym 117995 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 117998 soc.simpleuart_reg_div_do[27]
.sym 117999 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 118002 soc.simpleuart_reg_div_do[28]
.sym 118003 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 118006 soc.simpleuart_reg_div_do[29]
.sym 118007 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 118010 soc.simpleuart_reg_div_do[30]
.sym 118011 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 118014 soc.simpleuart_reg_div_do[31]
.sym 118015 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 118020 $nextpnr_ICESTORM_LC_55$I3
.sym 118022 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118023 iomem_wstrb[0]
.sym 118024 UART_RX_SB_LUT4_I2_O[3]
.sym 118028 soc.simpleuart.send_divcnt[30]
.sym 118031 soc.simpleuart.recv_buf_data[2]
.sym 118032 soc.simpleuart.recv_buf_valid
.sym 118033 soc.spimemio.buffer[5]
.sym 118037 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118038 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 118039 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 118040 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118041 flash_clk_SB_LUT4_I1_I2[0]
.sym 118042 flash_csb$SB_IO_OUT
.sym 118043 flash_csb_SB_LUT4_I1_I2[2]
.sym 118044 flash_clk_SB_LUT4_I1_I2[3]
.sym 118045 soc.spimemio.buffer[3]
.sym 118052 iomem_addr[6]
.sym 118056 iomem_addr[5]
.sym 118060 iomem_addr[4]
.sym 118061 cmd_addr[5]
.sym 118065 cmd_addr[1]
.sym 118069 flash_clk_SB_LUT4_I1_I2[0]
.sym 118070 flash_io1_di
.sym 118071 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 118072 flash_clk_SB_LUT4_I1_I2[3]
.sym 118073 cmd_addr[3]
.sym 118080 iomem_addr[3]
.sym 118082 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 118087 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 118091 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 118095 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 118099 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 118103 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 118107 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 118111 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 118115 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 118119 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 118123 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 118127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 118131 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 118135 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 118139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 118143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 118147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 118151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 118155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 118159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 118163 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 118167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 118171 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 118174 $PACKER_VCC_NET
.sym 118175 iomem_ready_SB_LUT4_I3_I1[0]
.sym 118179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 118183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 118187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 118191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 118195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 118199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 118203 soc.mem_valid
.sym 118204 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[29]
.sym 118205 soc.simpleuart.recv_pattern[7]
.sym 118212 iomem_addr[19]
.sym 118216 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 118220 iomem_addr[31]
.sym 118221 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 118222 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118223 soc.cpu.next_pc[3]
.sym 118224 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 118225 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_14_I1[1]
.sym 118226 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118227 soc.cpu.next_pc[11]
.sym 118228 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 118232 iomem_addr[23]
.sym 118233 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 118234 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118235 soc.cpu.next_pc[12]
.sym 118236 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 118237 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_15_I1[1]
.sym 118238 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118239 soc.cpu.next_pc[10]
.sym 118240 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 118241 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 118242 soc.simpleuart_reg_div_do[7]
.sym 118243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 118244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 118245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0[0]
.sym 118246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 118247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 118248 soc.cpu.cpu_state[6]
.sym 118251 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 118252 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 118256 iomem_addr[24]
.sym 118257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0[0]
.sym 118258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 118259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 118260 soc.cpu.cpu_state[6]
.sym 118261 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_9_I1[0]
.sym 118262 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118263 soc.cpu.next_pc[24]
.sym 118264 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 118265 soc.simpleuart.recv_buf_data[7]
.sym 118266 soc.simpleuart.recv_buf_valid
.sym 118267 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118268 flash_clk_SB_LUT4_I1_I2[3]
.sym 118269 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]
.sym 118270 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118271 soc.cpu.next_pc[25]
.sym 118272 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 118275 soc.mem_rdata[16]
.sym 118276 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 118281 soc.mem_rdata[25]
.sym 118282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118283 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 118284 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 118285 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]
.sym 118286 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118287 soc.cpu.next_pc[26]
.sym 118288 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 118293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 118294 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 118295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[2]
.sym 118296 soc.cpu.cpu_state[6]
.sym 118297 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 118298 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 118299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I0[1]
.sym 118300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 118301 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]
.sym 118302 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118303 soc.cpu.next_pc[28]
.sym 118304 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 118305 soc.mem_rdata[24]
.sym 118306 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 118307 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 118308 soc.cpu.cpu_state[6]
.sym 118317 iomem_wdata[15]
.sym 118321 soc.mem_rdata[25]
.sym 118322 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 118323 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 118324 soc.cpu.cpu_state[6]
.sym 118325 soc.mem_rdata[20]
.sym 118326 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 118327 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 118328 soc.cpu.cpu_state[6]
.sym 118329 soc.mem_rdata[29]
.sym 118330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118331 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 118332 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 118341 soc.mem_rdata[28]
.sym 118342 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 118343 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 118344 soc.cpu.cpu_state[6]
.sym 118347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[0]
.sym 118348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 118349 soc.mem_rdata[26]
.sym 118350 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 118351 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 118352 soc.cpu.cpu_state[6]
.sym 118353 soc.mem_rdata[30]
.sym 118354 soc.cpu.latched_is_lb_SB_LUT4_I0_O[1]
.sym 118355 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 118356 soc.cpu.cpu_state[6]
.sym 118370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 118371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 118372 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 118380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 118383 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118384 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118391 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118392 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 118399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 118400 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118402 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 118403 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 118404 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118407 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118408 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118410 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 118411 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 118412 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118413 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118414 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118415 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 118416 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 118417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 118418 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 118419 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 118420 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118423 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118424 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118426 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 118428 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 118430 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118431 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 118432 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118434 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 118435 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 118436 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 118440 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 118442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 118443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 118444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 118445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 118446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 118447 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118448 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118449 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118450 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118451 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118452 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 118454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 118455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 118456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 118458 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118459 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118460 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 118462 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 118463 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 118464 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118465 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 118466 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 118467 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 118468 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 118469 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118470 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118471 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118472 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118475 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 118476 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118479 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 118480 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118482 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118483 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 118484 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118485 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 118486 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118487 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 118488 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 118491 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 118492 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 118494 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118495 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118496 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 118498 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118499 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 118500 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118501 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118502 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 118503 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 118504 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118507 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 118508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118509 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118510 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118511 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118512 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118513 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118514 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 118515 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118516 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 118518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 118519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118520 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 118521 soc.cpu.mem_rdata_latched[2]
.sym 118522 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118523 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 118524 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118526 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118527 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 118528 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 118529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118530 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 118531 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 118532 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 118535 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118536 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118537 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118538 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118539 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118540 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118542 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118543 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118544 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 118547 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 118548 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 118550 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 118551 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118552 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 118553 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 118554 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118555 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118556 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 118559 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118560 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2[1]
.sym 118561 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 118562 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118563 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118564 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118567 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 118568 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 118569 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 118570 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 118571 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118572 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 118574 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118575 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118576 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 118577 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 118578 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 118579 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118580 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118581 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118582 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 118583 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.sym 118584 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.sym 118586 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 118587 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118588 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 118589 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 118590 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 118591 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118592 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118593 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118594 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 118595 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118596 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 118597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118598 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 118599 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 118600 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 118602 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118603 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118604 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118605 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 118606 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 118607 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 118608 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 118610 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 118611 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 118612 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 118614 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 118615 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 118616 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 118617 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 118618 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 118619 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 118620 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 118622 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 118623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118624 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118785 iomem_wdata[1]
.sym 118789 iomem_wdata[4]
.sym 118822 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118823 flash_io3_di
.sym 118824 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 118826 flash_io0_di
.sym 118827 flash_io1_di
.sym 118828 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118833 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118834 soc.spimemio.dout_data[0]
.sym 118835 flash_io2_di
.sym 118836 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118838 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118839 soc.spimemio.dout_data[1]
.sym 118840 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 118842 flash_io1_di
.sym 118843 soc.spimemio.dout_data[0]
.sym 118844 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118845 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118846 soc.spimemio.dout_data[1]
.sym 118847 soc.spimemio.dout_data[2]
.sym 118848 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118854 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118855 soc.spimemio.dout_data[4]
.sym 118856 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 118857 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118858 soc.spimemio.dout_data[5]
.sym 118859 soc.spimemio.dout_data[6]
.sym 118860 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118862 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118863 soc.spimemio.dout_data[2]
.sym 118864 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 118866 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118867 soc.spimemio.dout_data[3]
.sym 118868 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118870 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118871 soc.spimemio.dout_data[3]
.sym 118872 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 118873 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118874 soc.spimemio.dout_data[4]
.sym 118875 soc.spimemio.dout_data[5]
.sym 118876 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118877 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118878 soc.spimemio.dout_data[2]
.sym 118879 soc.spimemio.dout_data[0]
.sym 118880 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 118900 soc.simpleuart.send_divcnt[7]
.sym 118901 iomem_wdata[6]
.sym 118905 iomem_wdata[0]
.sym 118912 soc.simpleuart.send_divcnt[6]
.sym 118913 iomem_wdata[13]
.sym 118917 iomem_wdata[8]
.sym 118936 soc.simpleuart.send_divcnt[8]
.sym 118937 iomem_wdata[9]
.sym 118944 soc.simpleuart.send_divcnt[14]
.sym 118948 soc.simpleuart.send_divcnt[20]
.sym 118965 soc.spimemio.rd_inc
.sym 118985 soc.simpleuart.recv_pattern[5]
.sym 118991 soc.simpleuart.recv_buf_data[5]
.sym 118992 soc.simpleuart.recv_buf_valid
.sym 118995 soc.simpleuart.recv_buf_data[0]
.sym 118996 soc.simpleuart.recv_buf_valid
.sym 118997 soc.simpleuart.recv_pattern[0]
.sym 119006 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 119007 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 119008 UART_RX_SB_LUT4_I2_O[3]
.sym 119012 iomem_addr[7]
.sym 119013 data[3]
.sym 119017 data[1]
.sym 119024 iomem_addr[2]
.sym 119028 iomem_addr[8]
.sym 119032 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 119033 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 119034 soc.simpleuart_reg_div_do[0]
.sym 119035 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 119036 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 119037 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 119038 soc.simpleuart_reg_div_do[1]
.sym 119039 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 119040 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 119042 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 119047 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 119051 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 119055 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 119059 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 119063 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 119067 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 119071 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 119075 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 119079 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 119083 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 119086 $PACKER_VCC_NET
.sym 119087 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 119091 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 119095 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 119099 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 119103 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 119107 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 119111 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 119115 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 119119 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 119123 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 119127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 119131 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 119135 iomem_ready_SB_LUT4_I3_I1[0]
.sym 119139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 119143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 119147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 119151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 119155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 119159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 119162 $PACKER_VCC_NET
.sym 119164 $nextpnr_ICESTORM_LC_50$I3
.sym 119166 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 119167 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 119168 $nextpnr_ICESTORM_LC_50$COUT
.sym 119172 iomem_addr[18]
.sym 119176 iomem_addr[21]
.sym 119177 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 119178 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 119179 soc.cpu.next_pc[8]
.sym 119180 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 119181 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 119182 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 119183 soc.cpu.next_pc[18]
.sym 119184 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 119185 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_23_I1[1]
.sym 119186 soc.cpu.mem_la_firstword_xfer
.sym 119187 soc.cpu.next_pc[2]
.sym 119188 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 119192 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 119196 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 119197 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_12_I1[0]
.sym 119198 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 119199 soc.cpu.next_pc[21]
.sym 119200 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 119205 iomem_addr[25]
.sym 119206 iomem_addr[10]
.sym 119207 iomem_addr[11]
.sym 119208 iomem_addr[24]
.sym 119209 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 119210 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 119211 soc.cpu.next_pc[22]
.sym 119212 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 119213 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_13_I1[0]
.sym 119214 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 119215 soc.cpu.next_pc[20]
.sym 119216 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 119220 iomem_addr[25]
.sym 119221 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 119222 iomem_addr[10]
.sym 119223 iomem_addr[11]
.sym 119224 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 119233 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 119234 soc.simpleuart_reg_div_do[15]
.sym 119235 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 119236 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 119240 iomem_addr[26]
.sym 119242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 119243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 119244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 119245 iomem_wdata[12]
.sym 119250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 119251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 119252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 119253 iomem_wdata[13]
.sym 119264 iomem_addr[28]
.sym 119266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 119267 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 119268 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 119269 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 119270 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119271 iomem_rdata[13]
.sym 119272 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119273 data[5]
.sym 119277 data[7]
.sym 119281 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 119282 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119283 iomem_rdata[15]
.sym 119284 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 119287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 119288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_I3[2]
.sym 119289 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 119290 soc.simpleuart_reg_div_do[13]
.sym 119291 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 119292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 119293 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 119294 soc.spimem_rdata[15]
.sym 119295 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119296 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 119297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 119298 soc.mem_rdata[27]
.sym 119299 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 119300 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 119305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 119306 soc.spimem_rdata[13]
.sym 119307 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 119309 soc.mem_rdata[29]
.sym 119310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119311 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 119312 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 119314 soc.mem_rdata[30]
.sym 119315 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 119316 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 119317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 119318 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 119319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 119320 soc.cpu.cpu_state[6]
.sym 119321 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 119322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 119323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 119324 soc.cpu.cpu_state[6]
.sym 119326 soc.mem_rdata[26]
.sym 119327 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 119328 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 119333 data[4]
.sym 119341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 119342 soc.mem_rdata[30]
.sym 119343 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 119344 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 119349 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 119350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]
.sym 119351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1[2]
.sym 119352 soc.cpu.cpu_state[6]
.sym 119361 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119362 soc.mem_rdata[27]
.sym 119363 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119364 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119366 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119367 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119368 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 119370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 119371 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119372 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119373 soc.spimemio.buffer[13]
.sym 119377 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 119378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 119379 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119380 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119382 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 119383 soc.mem_rdata[24]
.sym 119384 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119386 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 119387 soc.mem_rdata[21]
.sym 119388 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119389 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119390 soc.mem_rdata[26]
.sym 119391 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 119394 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119395 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119396 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 119398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 119399 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119400 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119401 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119402 soc.mem_rdata[27]
.sym 119403 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119404 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119405 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119406 soc.mem_rdata[26]
.sym 119407 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119408 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 119410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 119411 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119412 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119414 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 119415 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 119416 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119417 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119418 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119419 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119420 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 119421 soc.mem_rdata[27]
.sym 119425 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119426 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119427 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119428 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 119429 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 119430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119431 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119432 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119435 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 119436 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 119437 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 119438 soc.mem_rdata[31]
.sym 119439 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119440 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119443 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119444 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 119445 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119446 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119447 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119448 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 119451 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119452 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119453 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 119454 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 119455 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119456 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119458 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 119459 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119460 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119466 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 119467 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119468 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 119470 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119471 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 119472 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119474 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 119475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 119476 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 119479 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 119480 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 119482 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 119483 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 119484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 119486 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 119487 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 119488 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119489 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119490 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119491 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119492 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 119493 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119494 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119495 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119496 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119499 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 119500 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119502 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 119503 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 119504 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119507 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 119508 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119510 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119511 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 119512 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119513 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119514 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119515 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119516 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119519 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 119520 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119521 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119522 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 119523 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119524 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 119525 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 119526 soc.cpu.mem_rdata_latched[2]
.sym 119527 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119528 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119529 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119530 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119531 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119532 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 119534 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119535 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119536 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 119538 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 119539 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 119540 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119541 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 119542 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 119543 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 119544 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119547 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119548 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 119550 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119551 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119552 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 119553 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119554 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 119555 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119556 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 119561 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 119562 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 119563 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 119564 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 119565 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 119566 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 119567 soc.cpu.mem_rdata_latched[2]
.sym 119568 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 119571 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 119572 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 119577 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119578 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119579 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119580 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119582 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 119583 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 119584 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[2]
.sym 119714 flash_io3_do_SB_LUT4_O_I2[0]
.sym 119715 flash_io3_do_SB_LUT4_O_I2[1]
.sym 119716 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119718 flash_io2_do_SB_LUT4_O_I2[0]
.sym 119719 flash_io2_do_SB_LUT4_O_I2[1]
.sym 119720 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119725 iomem_wdata[3]
.sym 119733 iomem_wdata[1]
.sym 119737 iomem_wdata[2]
.sym 119741 iomem_wdata[0]
.sym 119745 iomem_wdata[8]
.sym 119749 iomem_wdata[11]
.sym 119765 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 119766 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 119767 soc.spimemio.config_oe[3]
.sym 119768 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119769 iomem_wdata[10]
.sym 119773 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 119774 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 119775 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 119776 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119789 iomem_wdata[9]
.sym 119809 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119810 soc.spimemio.dout_data[3]
.sym 119811 soc.spimemio.dout_data[1]
.sym 119812 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 119817 soc.spimemio.xfer.xfer_tag[2]
.sym 119823 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 119824 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 119825 soc.spimemio.xfer.xfer_tag[1]
.sym 119829 soc.spimemio.xfer.xfer_tag[0]
.sym 119842 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 119843 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 119844 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 119854 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 119855 soc.spimemio.dout_tag[2]
.sym 119856 soc.spimemio.dout_tag[1]
.sym 119858 soc.spimemio.dout_tag[2]
.sym 119859 soc.spimemio.dout_tag[1]
.sym 119860 soc.spimemio.dout_tag[0]
.sym 119861 $PACKER_VCC_NET
.sym 119865 soc.spimemio.dout_tag[1]
.sym 119866 soc.spimemio.dout_tag[0]
.sym 119867 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 119868 soc.spimemio.dout_tag[2]
.sym 119874 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 119875 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 119876 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 119877 UART_RX$SB_IO_IN
.sym 119882 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 119883 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 119884 soc.spimemio.dout_tag[0]
.sym 119890 UART_RX_SB_LUT4_I2_I1[30]
.sym 119891 UART_RX$SB_IO_IN
.sym 119892 soc.simpleuart.recv_state[0]
.sym 119894 soc.spimemio.dout_tag[0]
.sym 119895 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 119896 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 119905 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 119906 UART_RX_SB_LUT4_I2_O[1]
.sym 119907 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 119908 UART_RX_SB_LUT4_I2_O[3]
.sym 119911 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 119912 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 119914 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 119915 iomem_wstrb[0]
.sym 119916 UART_RX_SB_LUT4_I2_O[3]
.sym 119918 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 119919 iomem_wstrb[1]
.sym 119920 UART_RX_SB_LUT4_I2_O[3]
.sym 119922 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 119923 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 119924 UART_RX_SB_LUT4_I2_O[3]
.sym 119926 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 119927 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 119928 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 119929 soc.simpleuart.recv_pattern[2]
.sym 119935 soc.spimemio.softreset
.sym 119936 UART_RX_SB_LUT4_I2_O[3]
.sym 119941 soc.spimemio.dout_data[5]
.sym 119945 soc.spimemio.dout_data[3]
.sym 119977 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 119978 soc.simpleuart_reg_div_do[10]
.sym 119979 soc.simpleuart.recv_buf_valid
.sym 119980 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 119985 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 119986 soc.simpleuart_reg_div_do[11]
.sym 119987 soc.simpleuart.recv_buf_valid
.sym 119988 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 119989 soc.spimemio.dout_data[1]
.sym 119993 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 119994 soc.simpleuart_reg_div_do[9]
.sym 119995 soc.simpleuart.recv_buf_valid
.sym 119996 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 120003 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120004 iomem_rdata[11]
.sym 120005 flash_clk_SB_LUT4_I1_I2[0]
.sym 120006 flash_io2_oe
.sym 120007 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 120008 flash_clk_SB_LUT4_I1_I2[3]
.sym 120011 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120012 iomem_rdata[9]
.sym 120013 flash_clk_SB_LUT4_I1_I2[0]
.sym 120014 flash_io3_oe
.sym 120015 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 120016 flash_clk_SB_LUT4_I1_I2[3]
.sym 120018 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 120019 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 120020 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 120021 flash_clk_SB_LUT4_I1_I2[0]
.sym 120022 flash_io1_oe
.sym 120023 flash_io1_oe_SB_LUT4_I1_I2[2]
.sym 120024 flash_clk_SB_LUT4_I1_I2[3]
.sym 120026 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 120027 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 120028 soc.simpleuart.recv_buf_valid
.sym 120030 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 120031 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 120032 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 120035 iomem_addr[6]
.sym 120036 soc.spimemio.rd_inc
.sym 120037 flash_io1_oe_SB_LUT4_I1_O[0]
.sym 120038 flash_io1_oe_SB_LUT4_I1_O[1]
.sym 120039 flash_io1_oe_SB_LUT4_I1_O[2]
.sym 120040 flash_io1_oe_SB_LUT4_I1_O[3]
.sym 120041 soc.spimemio.buffer[9]
.sym 120045 iomem_addr[3]
.sym 120046 soc.spimemio.rd_addr[3]
.sym 120047 iomem_addr[6]
.sym 120048 soc.spimemio.rd_addr[6]
.sym 120049 soc.spimemio.buffer[1]
.sym 120053 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 120054 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 120055 flash_io3_oe_SB_LUT4_I1_O[2]
.sym 120056 flash_io3_oe_SB_LUT4_I1_O[3]
.sym 120059 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120060 iomem_rdata[10]
.sym 120061 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 120062 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 120063 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 120064 flash_io2_oe_SB_LUT4_I1_O[3]
.sym 120066 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120067 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120068 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 120070 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120071 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120072 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 120073 soc.spimemio.dout_data[4]
.sym 120078 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120079 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120080 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 120081 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 120082 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120083 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 120084 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120086 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120087 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120088 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 120089 soc.spimem_rdata[11]
.sym 120090 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120091 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 120092 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120093 soc.spimem_rdata[9]
.sym 120094 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120095 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 120096 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120097 iomem_wdata[8]
.sym 120101 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 120102 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120103 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 120104 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120105 iomem_wdata[14]
.sym 120109 iomem_wdata[7]
.sym 120117 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120118 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120119 iomem_rdata[6]
.sym 120120 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120121 iomem_wdata[4]
.sym 120127 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120128 iomem_rdata[4]
.sym 120129 data[6]
.sym 120133 data[0]
.sym 120137 cmd_addr[4]
.sym 120141 cmd_addr[7]
.sym 120145 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120146 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120147 iomem_rdata[14]
.sym 120148 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120149 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120150 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120151 iomem_rdata[7]
.sym 120152 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120153 cmd_addr[6]
.sym 120157 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120158 soc.simpleuart_reg_div_do[6]
.sym 120159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 120160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 120161 soc.simpleuart.recv_buf_data[6]
.sym 120162 soc.simpleuart.recv_buf_valid
.sym 120163 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 120164 flash_clk_SB_LUT4_I1_I2[3]
.sym 120165 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 120166 iomem_addr[21]
.sym 120167 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 120168 iomem_addr[23]
.sym 120169 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 120170 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 120171 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 120172 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 120175 iomem_addr[18]
.sym 120176 iomem_addr[19]
.sym 120177 iomem_addr[14]
.sym 120178 iomem_addr[15]
.sym 120179 iomem_addr[16]
.sym 120180 iomem_addr[17]
.sym 120181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 120182 soc.spimem_rdata[7]
.sym 120183 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 120185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 120186 soc.spimem_rdata[14]
.sym 120187 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 120189 soc.simpleuart.recv_pattern[6]
.sym 120193 iomem_wdata[26]
.sym 120197 iomem_wdata[24]
.sym 120202 soc.mem_rdata[27]
.sym 120203 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 120204 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 120205 iomem_wdata[27]
.sym 120209 iomem_wdata[29]
.sym 120213 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120214 soc.simpleuart_reg_div_do[12]
.sym 120215 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 120216 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 120217 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120218 soc.simpleuart_reg_div_do[14]
.sym 120219 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 120220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 120222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 120223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 120224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 120225 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120226 soc.simpleuart_reg_div_do[29]
.sym 120227 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 120228 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 120229 soc.spimemio.dout_data[2]
.sym 120234 soc.mem_rdata[24]
.sym 120235 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 120236 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 120237 soc.spimemio.dout_data[3]
.sym 120241 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120242 soc.simpleuart_reg_div_do[26]
.sym 120243 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 120244 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 120245 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120246 soc.simpleuart_reg_div_do[27]
.sym 120247 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 120248 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 120249 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 120250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 120251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1[2]
.sym 120252 soc.cpu.cpu_state[6]
.sym 120253 soc.spimemio.buffer[15]
.sym 120257 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 120258 soc.spimem_rdata[26]
.sym 120259 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120260 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120261 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 120262 soc.spimem_rdata[29]
.sym 120263 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120264 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120265 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 120266 soc.spimem_rdata[27]
.sym 120267 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120268 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120269 soc.spimemio.dout_data[7]
.sym 120276 iomem_addr[27]
.sym 120277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 120278 soc.mem_rdata[18]
.sym 120279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 120281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 120282 soc.mem_rdata[21]
.sym 120283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 120284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 120285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 120286 soc.mem_rdata[26]
.sym 120287 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 120288 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 120290 iomem_ready_SB_LUT4_I3_I1[0]
.sym 120295 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 120299 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 120303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 120307 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 120311 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 120315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 120320 $nextpnr_ICESTORM_LC_54$I3
.sym 120321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 120322 soc.mem_rdata[23]
.sym 120323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 120324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 120326 iomem_addr[29]
.sym 120327 iomem_addr[30]
.sym 120328 iomem_addr[31]
.sym 120332 iomem_addr[30]
.sym 120333 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 120334 soc.mem_rdata[31]
.sym 120335 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 120336 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 120338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 120339 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 120340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 120348 iomem_addr[29]
.sym 120349 soc.spimemio.dout_data[5]
.sym 120354 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 120355 soc.mem_rdata[30]
.sym 120356 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120357 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 120358 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 120359 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120360 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 120361 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 120362 soc.mem_rdata[30]
.sym 120363 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120364 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 120366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 120367 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120368 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 120370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 120371 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120372 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120373 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 120374 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 120375 soc.cpu.next_pc[29]
.sym 120376 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 120377 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.sym 120378 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 120379 soc.cpu.next_pc[30]
.sym 120380 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 120381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 120382 soc.mem_rdata[23]
.sym 120383 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120384 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 120385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 120386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 120387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 120388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 120389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120391 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120392 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120393 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 120394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 120395 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120396 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120397 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 120398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120399 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120400 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120401 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 120402 soc.mem_rdata[29]
.sym 120403 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120404 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120405 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 120406 soc.mem_rdata[29]
.sym 120407 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120408 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 120411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 120412 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120414 soc.cpu.mem_rdata_latched[2]
.sym 120415 soc.cpu.mem_rdata_latched[1]
.sym 120416 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 120417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 120418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 120420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 120422 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[1]
.sym 120424 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120426 soc.cpu.mem_rdata_q[18]
.sym 120427 soc.mem_rdata[18]
.sym 120428 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120430 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120432 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 120434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 120435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 120436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 120437 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 120438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 120439 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120440 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[0]
.sym 120442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[1]
.sym 120443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_1_O[2]
.sym 120444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 120445 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 120446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120447 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120448 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120450 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120451 soc.cpu.mem_rdata_latched[1]
.sym 120452 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 120453 soc.cpu.mem_rdata_q[19]
.sym 120454 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 120455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 120456 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 120457 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 120458 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 120459 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 120460 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 120461 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 120462 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 120463 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 120464 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 120465 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 120469 soc.cpu.mem_rdata_latched[2]
.sym 120473 soc.cpu.mem_rdata_latched[1]
.sym 120478 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 120479 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 120480 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120482 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120483 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120484 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120485 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 120486 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 120487 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120488 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 120490 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 120491 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 120492 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120494 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120495 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 120496 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 120497 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120498 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120499 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120500 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 120501 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 120502 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 120503 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120504 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 120507 soc.cpu.mem_do_rinst_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 120508 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120511 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 120512 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]
.sym 120518 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 120519 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 120520 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 120522 soc.cpu.mem_rdata_q[18]
.sym 120523 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120524 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120526 soc.cpu.mem_rdata_q[16]
.sym 120527 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120528 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120530 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 120531 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 120532 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 120533 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 120534 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 120535 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 120536 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 120539 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 120540 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 120541 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 120542 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 120543 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120544 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 120689 soc.spimemio.xfer_io3_do
.sym 120694 soc.spimemio.xfer_io3_90
.sym 120695 soc.spimemio.xfer_io3_do
.sym 120696 soc.spimemio_cfgreg_do[22]
.sym 120698 soc.spimemio.xfer_io2_90
.sym 120699 soc.spimemio.xfer_io2_do
.sym 120700 soc.spimemio_cfgreg_do[22]
.sym 120701 soc.spimemio.xfer_io2_do
.sym 120707 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 120708 soc.spimemio.xfer.obuffer[6]
.sym 120715 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 120716 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 120718 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 120719 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120720 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 120721 flash_io0_oe_SB_LUT4_O_I0[0]
.sym 120722 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120723 flash_io0_oe_SB_LUT4_O_I0[2]
.sym 120724 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120725 soc.spimemio.din_rd
.sym 120735 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120736 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 120743 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120744 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 120749 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 120750 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 120751 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120752 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120759 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120760 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 120761 flash_io1_oe_SB_LUT4_O_I0[0]
.sym 120762 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 120763 flash_io1_oe_SB_LUT4_O_I0[2]
.sym 120764 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120777 soc.spimemio.din_tag[0]
.sym 120789 soc.spimemio.din_tag[1]
.sym 120793 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 120794 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 120795 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 120796 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120797 soc.spimemio.din_tag[2]
.sym 120801 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 120802 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 120803 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 120804 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 120806 soc.spimemio.rd_wait
.sym 120807 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120808 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 120814 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120815 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 120816 soc.spimemio.rd_wait
.sym 120817 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 120818 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 120819 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 120820 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120823 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 120824 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 120826 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 120827 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 120828 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 120833 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 120834 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 120835 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120836 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120841 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 120842 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 120843 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120844 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120847 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 120848 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 120849 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 120850 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 120851 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120852 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120858 soc.spimemio_cfgreg_do[20]
.sym 120859 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 120860 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 120862 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 120863 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 120864 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 120866 soc.simpleuart.recv_state[0]
.sym 120871 soc.simpleuart.recv_state[1]
.sym 120873 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 120875 soc.simpleuart.recv_state[2]
.sym 120876 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 120877 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 120879 soc.simpleuart.recv_state[3]
.sym 120880 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 120881 soc.simpleuart.recv_state[0]
.sym 120882 soc.simpleuart.recv_state[2]
.sym 120883 soc.simpleuart.recv_state[3]
.sym 120884 soc.simpleuart.recv_state[1]
.sym 120885 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[2]
.sym 120886 UART_RX_SB_LUT4_I2_I1_SB_LUT4_I3_O[0]
.sym 120887 soc.simpleuart.recv_state[1]
.sym 120888 soc.simpleuart.recv_state[0]
.sym 120890 soc.simpleuart.recv_state[3]
.sym 120891 soc.simpleuart.recv_state[2]
.sym 120892 soc.simpleuart.recv_state[1]
.sym 120893 soc.simpleuart.recv_state[2]
.sym 120894 soc.simpleuart.recv_state[3]
.sym 120895 soc.simpleuart.recv_state[1]
.sym 120896 soc.simpleuart.recv_state[0]
.sym 120897 soc.simpleuart.recv_pattern[5]
.sym 120901 soc.simpleuart.recv_pattern[6]
.sym 120905 soc.simpleuart.recv_pattern[3]
.sym 120913 soc.simpleuart.recv_pattern[4]
.sym 120917 soc.simpleuart.recv_pattern[2]
.sym 120921 soc.simpleuart.recv_pattern[1]
.sym 120925 soc.simpleuart.recv_pattern[7]
.sym 120929 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 120930 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 120931 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 120932 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 120939 soc.simpleuart.recv_buf_data[3]
.sym 120940 soc.simpleuart.recv_buf_valid
.sym 120941 soc.spimemio.dout_data[2]
.sym 120947 soc.simpleuart.recv_buf_data[1]
.sym 120948 soc.simpleuart.recv_buf_valid
.sym 120955 soc.simpleuart.recv_buf_data[4]
.sym 120956 soc.simpleuart.recv_buf_valid
.sym 120957 flash_clk_SB_LUT4_I1_I2[0]
.sym 120958 flash_clk$SB_IO_OUT
.sym 120959 flash_clk_SB_LUT4_I1_I2[2]
.sym 120960 flash_clk_SB_LUT4_I1_I2[3]
.sym 120961 iomem_addr[10]
.sym 120962 soc.spimemio.rd_addr[10]
.sym 120963 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 120964 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 120965 iomem_wdata[10]
.sym 120969 iomem_addr[5]
.sym 120970 soc.spimemio.rd_addr[5]
.sym 120971 iomem_addr[7]
.sym 120972 soc.spimemio.rd_addr[7]
.sym 120973 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 120974 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 120975 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 120976 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 120977 iomem_wdata[6]
.sym 120981 iomem_wdata[9]
.sym 120985 soc.spimemio.rd_addr[8]
.sym 120986 iomem_addr[8]
.sym 120987 iomem_addr[6]
.sym 120988 soc.spimemio.rd_addr[6]
.sym 120989 iomem_wdata[11]
.sym 120993 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 120994 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 120995 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 120996 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 120998 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 120999 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 121000 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 121001 soc.spimemio.rd_addr[14]
.sym 121002 iomem_addr[14]
.sym 121003 soc.spimemio.rd_addr[6]
.sym 121004 iomem_addr[6]
.sym 121005 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 121006 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 121007 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 121008 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 121011 iomem_addr[16]
.sym 121012 soc.spimemio.rd_addr[16]
.sym 121013 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 121014 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 121015 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 121016 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 121017 data[2]
.sym 121022 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 121023 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 121024 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 121027 iomem_addr[5]
.sym 121028 soc.spimemio.rd_addr[5]
.sym 121029 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 121030 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 121031 iomem_addr[17]
.sym 121032 soc.spimemio.rd_addr[17]
.sym 121033 soc.spimemio.dout_data[7]
.sym 121038 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 121039 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 121040 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 121043 iomem_addr[23]
.sym 121044 soc.spimemio.rd_addr[23]
.sym 121047 iomem_addr[17]
.sym 121048 soc.spimemio.rd_addr[17]
.sym 121049 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 121050 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 121051 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 121052 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 121053 soc.spimemio.dout_data[6]
.sym 121057 flash_clk_SB_LUT4_I1_O[0]
.sym 121058 flash_clk_SB_LUT4_I1_O[1]
.sym 121059 flash_clk_SB_LUT4_I1_O[2]
.sym 121060 flash_clk_SB_LUT4_I1_O[3]
.sym 121061 soc.spimemio.buffer[4]
.sym 121065 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 121066 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 121067 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 121068 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 121069 soc.spimemio.buffer[11]
.sym 121073 soc.spimem_rdata[4]
.sym 121074 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 121075 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 121076 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121078 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121079 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 121080 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_2_I3[2]
.sym 121081 soc.spimemio.rd_valid_SB_LUT4_I3_I2[0]
.sym 121082 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 121083 soc.spimemio.rd_valid_SB_LUT4_I3_I2[2]
.sym 121084 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 121085 soc.spimemio.buffer[6]
.sym 121089 soc.spimemio.buffer[8]
.sym 121093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 121094 soc.spimem_rdata[6]
.sym 121095 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 121097 soc.spimem_rdata[8]
.sym 121098 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 121099 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 121100 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121102 iomem_ready_SB_LUT4_I3_I1[6]
.sym 121103 soc.mem_valid
.sym 121104 iomem_ready
.sym 121105 flash_clk_SB_LUT4_I1_I2[0]
.sym 121106 flash_io0_oe
.sym 121107 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 121108 flash_clk_SB_LUT4_I1_I2[3]
.sym 121110 soc.simpleuart_reg_div_do[8]
.sym 121111 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 121112 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 121113 soc.spimemio.buffer[7]
.sym 121119 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121120 iomem_rdata[8]
.sym 121123 iomem_addr[4]
.sym 121124 iomem_addr[5]
.sym 121125 iomem_addr[6]
.sym 121126 iomem_addr[7]
.sym 121127 iomem_addr[8]
.sym 121128 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 121129 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 121130 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 121131 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 121132 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 121133 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121134 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 121135 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 121136 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 121139 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 121140 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 121141 iomem_wdata[30]
.sym 121145 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 121146 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121147 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 121148 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 121151 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121152 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121154 soc.simpleuart.recv_buf_valid
.sym 121155 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 121156 flash_clk_SB_LUT4_I1_I2[3]
.sym 121158 iomem_addr[2]
.sym 121159 iomem_addr[3]
.sym 121160 soc.mem_valid
.sym 121161 iomem_wdata[31]
.sym 121165 iomem_addr[3]
.sym 121166 iomem_addr[2]
.sym 121167 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 121168 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 121169 iomem_addr[24]
.sym 121170 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 121171 iomem_addr[25]
.sym 121172 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 121175 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 121176 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 121177 iomem_addr[26]
.sym 121178 iomem_addr[27]
.sym 121179 iomem_addr[28]
.sym 121180 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 121182 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 121183 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 121184 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 121185 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 121186 soc.simpleuart_reg_div_do[30]
.sym 121187 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 121188 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 121190 soc.mem_rdata[31]
.sym 121191 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 121192 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 121193 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 121194 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 121195 iomem_addr[2]
.sym 121196 soc.simpleuart_reg_div_do[31]
.sym 121197 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 121198 soc.simpleuart_reg_div_do[23]
.sym 121199 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 121200 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 121201 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 121202 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 121203 soc.cpu.next_pc[27]
.sym 121204 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 121205 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 121206 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 121207 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 121208 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 121214 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 121215 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 121216 iomem_addr[2]
.sym 121217 soc.spimemio.dout_data[0]
.sym 121221 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121222 iomem_ready_SB_LUT4_I1_O[2]
.sym 121223 iomem_addr[25]
.sym 121224 iomem_addr[24]
.sym 121225 iomem_addr[27]
.sym 121226 iomem_addr[28]
.sym 121227 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 121228 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 121229 iomem_addr[25]
.sym 121230 iomem_addr[24]
.sym 121231 iomem_ready_SB_LUT4_I1_O[2]
.sym 121232 iomem_addr[26]
.sym 121233 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 121234 soc.spimem_rdata[23]
.sym 121235 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121236 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 121238 soc.mem_rdata[19]
.sym 121239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 121241 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 121242 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 121243 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121244 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 121245 soc.spimemio.dout_data[5]
.sym 121250 iomem_ready
.sym 121251 iomem_ready_SB_LUT4_I3_I1[6]
.sym 121252 soc.mem_valid
.sym 121255 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 121256 UART_RX_SB_LUT4_I2_O[3]
.sym 121257 soc.mem_rdata[24]
.sym 121258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 121259 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 121260 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 121263 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 121264 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 121266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 121267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 121268 soc.mem_rdata[22]
.sym 121269 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 121270 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121271 iomem_rdata[12]
.sym 121272 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121274 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 121275 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 121276 UART_RX_SB_LUT4_I2_O[3]
.sym 121277 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 121281 soc.spimemio.buffer[14]
.sym 121287 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121288 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121289 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 121290 soc.spimem_rdata[30]
.sym 121291 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121292 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121295 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121296 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121297 soc.spimemio.buffer[12]
.sym 121301 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 121302 soc.spimem_rdata[12]
.sym 121303 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 121304 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 121306 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 121307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 121308 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121309 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121310 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121311 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121312 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121315 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121316 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 121318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 121319 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121320 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121321 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 121322 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 121323 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121324 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 121326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 121327 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121328 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121329 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 121330 soc.mem_rdata[28]
.sym 121331 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121332 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 121333 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 121334 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 121335 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121336 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121337 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 121338 soc.mem_rdata[28]
.sym 121339 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121340 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121341 soc.mem_rdata[26]
.sym 121345 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 121346 soc.mem_rdata[23]
.sym 121347 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121348 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 121350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 121351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 121352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 121353 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 121354 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 121355 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121356 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121357 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121358 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 121359 soc.mem_valid
.sym 121360 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 121361 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 121362 soc.mem_rdata[21]
.sym 121363 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121364 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 121366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 121367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 121369 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 121373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 121374 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 121375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 121378 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 121379 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 121380 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121381 soc.mem_rdata[23]
.sym 121385 soc.cpu.mem_rdata_q[16]
.sym 121386 soc.mem_rdata[16]
.sym 121387 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121388 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121391 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 121392 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121394 soc.cpu.mem_rdata_q[16]
.sym 121395 soc.mem_rdata[16]
.sym 121396 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 121398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 121399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 121401 soc.cpu.mem_rdata_q[18]
.sym 121402 soc.mem_rdata[18]
.sym 121403 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121404 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121407 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 121408 soc.cpu.mem_do_rinst
.sym 121409 soc.mem_rdata[24]
.sym 121414 soc.cpu.mem_rdata_q[17]
.sym 121415 soc.mem_rdata[17]
.sym 121416 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121417 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 121418 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 121419 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 121420 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 121421 soc.mem_rdata[29]
.sym 121425 soc.mem_rdata[17]
.sym 121429 soc.mem_rdata[30]
.sym 121433 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 121434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121435 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 121436 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 121438 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 121439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 121440 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121442 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 121443 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 121444 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 121445 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 121446 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 121447 UART_RX_SB_LUT4_I2_O[3]
.sym 121448 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 121450 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 121451 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 121452 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 121453 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 121454 soc.cpu.mem_rdata_q[16]
.sym 121455 soc.cpu.mem_rdata_q[17]
.sym 121456 soc.cpu.mem_rdata_q[18]
.sym 121458 soc.cpu.mem_rdata_q[17]
.sym 121459 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121460 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121462 soc.cpu.mem_rdata_q[19]
.sym 121463 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121464 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121466 soc.cpu.clear_prefetched_high_word_q
.sym 121467 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 121468 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 121470 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 121471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121472 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121473 soc.cpu.clear_prefetched_high_word
.sym 121478 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 121479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121480 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121482 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 121483 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 121484 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 121638 flash_io0_do_SB_LUT4_O_I2[0]
.sym 121639 flash_io0_do_SB_LUT4_O_I2[1]
.sym 121640 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121646 soc.spimemio.xfer_io1_90
.sym 121647 soc.spimemio.xfer_io1_do
.sym 121648 soc.spimemio_cfgreg_do[22]
.sym 121650 soc.spimemio.xfer_io0_90
.sym 121651 soc.spimemio.xfer_io0_do
.sym 121652 soc.spimemio_cfgreg_do[22]
.sym 121653 soc.spimemio.xfer_io0_do
.sym 121658 flash_io1_do_SB_LUT4_O_I2[0]
.sym 121659 flash_io1_do_SB_LUT4_O_I2[1]
.sym 121660 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121661 soc.spimemio.xfer_io1_do
.sym 121666 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121667 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 121668 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 121670 soc.spimemio.config_clk
.sym 121671 soc.spimemio.xfer_clk
.sym 121672 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121673 iomem_wdata[5]
.sym 121677 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121678 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 121679 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 121680 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 121681 iomem_wdata[4]
.sym 121685 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121686 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 121687 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 121688 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 121690 soc.spimemio.xfer.xfer_ddr
.sym 121691 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121692 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 121694 soc.spimemio.config_csb
.sym 121695 soc.spimemio.xfer_csb
.sym 121696 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121699 soc.spimemio.din_qspi
.sym 121700 soc.spimemio.din_ddr
.sym 121701 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121702 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 121703 soc.spimemio.xfer.xfer_ddr
.sym 121704 soc.spimemio.xfer_clk
.sym 121705 $PACKER_GND_NET
.sym 121711 soc.spimemio.din_qspi
.sym 121712 soc.spimemio.din_ddr
.sym 121714 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_O[0]
.sym 121715 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 121716 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 121717 soc.spimemio.din_qspi
.sym 121721 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 121722 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121723 soc.spimemio.xfer.xfer_ddr
.sym 121724 soc.spimemio.xfer_clk
.sym 121725 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 121726 soc.spimemio.xfer.obuffer[6]
.sym 121727 soc.spimemio.xfer.obuffer[4]
.sym 121728 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 121729 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[0]
.sym 121739 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121740 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 121744 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 121747 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 121748 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 121753 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 121763 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 121764 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 121765 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[0]
.sym 121766 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 121767 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 121768 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 121771 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 121772 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121773 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 121774 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 121775 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 121776 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121777 soc.spimemio_cfgreg_do[22]
.sym 121778 soc.spimemio_cfgreg_do[21]
.sym 121779 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 121780 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 121781 soc.spimemio.din_ddr
.sym 121782 soc.spimemio_cfgreg_do[22]
.sym 121783 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 121784 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 121786 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 121787 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 121788 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 121789 soc.spimemio.din_qspi
.sym 121790 soc.spimemio_cfgreg_do[21]
.sym 121791 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 121792 soc.spimemio.din_ddr_SB_LUT4_I0_I3[1]
.sym 121795 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 121796 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 121799 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 121800 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 121803 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 121804 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 121805 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 121806 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 121807 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 121808 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 121810 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 121811 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 121812 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 121815 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 121816 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 121818 soc.spimemio.state[7]
.sym 121819 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 121820 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 121823 soc.spimemio_cfgreg_do[20]
.sym 121824 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 121825 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 121826 soc.spimemio.din_data_SB_DFFESS_Q_S[1]
.sym 121827 soc.spimemio.din_data_SB_DFFESS_Q_S[2]
.sym 121828 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 121830 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 121831 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 121832 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 121834 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 121835 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 121836 soc.spimemio.din_data_SB_DFFESS_Q_S[3]
.sym 121838 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 121839 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 121840 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 121843 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121844 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 121849 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 121850 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 121851 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 121852 soc.spimemio.rd_valid
.sym 121853 soc.spimemio_cfgreg_do[21]
.sym 121854 soc.spimemio_cfgreg_do[22]
.sym 121855 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 121856 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 121857 iomem_addr[5]
.sym 121858 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 121859 iomem_addr[7]
.sym 121860 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 121861 soc.simpleuart.recv_pattern[1]
.sym 121865 iomem_addr[11]
.sym 121866 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 121867 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 121868 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 121869 soc.simpleuart.recv_pattern[3]
.sym 121873 soc.simpleuart.recv_pattern[4]
.sym 121877 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 121878 iomem_addr[6]
.sym 121879 iomem_addr[10]
.sym 121880 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 121881 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 121882 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 121883 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 121884 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 121891 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 121892 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 121894 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 121895 iomem_addr[10]
.sym 121896 soc.spimemio.rd_inc
.sym 121898 soc.spimemio.rd_addr[2]
.sym 121899 iomem_addr[2]
.sym 121900 soc.spimemio.rd_inc
.sym 121901 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 121902 iomem_addr[15]
.sym 121903 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 121904 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 121905 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 121906 iomem_addr[4]
.sym 121907 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 121908 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 121909 soc.spimemio.buffer[10]
.sym 121914 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 121915 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 121916 soc.spimemio.rd_inc
.sym 121917 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 121918 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 121919 iomem_addr[14]
.sym 121920 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 121922 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 121923 iomem_addr[14]
.sym 121924 soc.spimemio.rd_inc
.sym 121925 iomem_addr[8]
.sym 121926 soc.spimemio.rd_addr[8]
.sym 121927 iomem_addr[4]
.sym 121928 soc.spimemio.rd_addr[4]
.sym 121929 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 121930 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 121931 iomem_addr[23]
.sym 121932 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 121933 iomem_addr[17]
.sym 121934 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 121935 iomem_addr[21]
.sym 121936 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 121938 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 121939 iomem_addr[7]
.sym 121940 soc.spimemio.rd_inc
.sym 121942 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 121943 iomem_addr[8]
.sym 121944 soc.spimemio.rd_inc
.sym 121946 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 121947 iomem_addr[15]
.sym 121948 soc.spimemio.rd_inc
.sym 121951 iomem_addr[2]
.sym 121952 soc.spimemio.rd_addr[2]
.sym 121953 iomem_addr[3]
.sym 121954 soc.spimemio.rd_addr[3]
.sym 121955 iomem_addr[7]
.sym 121956 soc.spimemio.rd_addr[7]
.sym 121959 iomem_addr[15]
.sym 121960 soc.spimemio.rd_addr[15]
.sym 121962 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 121963 iomem_addr[5]
.sym 121964 soc.spimemio.rd_inc
.sym 121965 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 121966 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 121967 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 121968 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 121970 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 121971 iomem_addr[17]
.sym 121972 soc.spimemio.rd_inc
.sym 121974 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 121975 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 121976 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 121977 iomem_addr[4]
.sym 121978 soc.spimemio.rd_addr[4]
.sym 121979 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 121980 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 121981 iomem_addr[21]
.sym 121982 soc.spimemio.rd_addr[21]
.sym 121983 soc.spimemio.rd_addr[4]
.sym 121984 iomem_addr[4]
.sym 121985 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 121986 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 121987 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 121988 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 121990 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 121991 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 121992 soc.spimemio.rd_inc
.sym 121993 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 121994 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 121995 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 121996 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 121997 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 121998 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 121999 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 122000 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 122001 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 122002 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[1]
.sym 122003 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 122004 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 122005 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 122006 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 122007 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 122008 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 122009 soc.spimemio.rd_addr[18]
.sym 122010 iomem_addr[18]
.sym 122011 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_O_2_I2[2]
.sym 122012 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_O_2_I2[3]
.sym 122014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 122015 iomem_addr[23]
.sym 122016 soc.spimemio.rd_inc
.sym 122017 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 122018 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 122019 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 122020 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 122021 soc.spimemio.dout_data[1]
.sym 122025 soc.spimemio.rd_addr[21]
.sym 122026 iomem_addr[21]
.sym 122027 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 122028 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 122029 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 122030 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 122031 iomem_addr[23]
.sym 122032 soc.spimemio.rd_addr[23]
.sym 122034 soc.spimemio.rd_addr[18]
.sym 122035 iomem_addr[18]
.sym 122036 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 122037 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 122038 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 122039 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 122040 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 122041 soc.spimemio.dout_data[3]
.sym 122045 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 122046 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 122047 soc.spimemio.rd_addr[18]
.sym 122048 iomem_addr[18]
.sym 122049 soc.spimem_rdata[19]
.sym 122050 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 122051 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122052 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 122053 iomem_wdata[17]
.sym 122057 soc.spimem_rdata[17]
.sym 122058 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 122059 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122060 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 122061 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 122062 flash_clk_SB_LUT4_I1_I2[3]
.sym 122063 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 122064 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 122066 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122067 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 122068 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 122070 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122071 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 122072 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 122073 iomem_wdata[22]
.sym 122077 soc.spimem_rdata[16]
.sym 122078 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 122079 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122080 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 122081 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 122082 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 122083 flash_clk_SB_LUT4_I1_I2[0]
.sym 122084 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 122086 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 122087 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 122088 flash_clk_SB_LUT4_I1_I2[3]
.sym 122089 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 122090 flash_clk_SB_LUT4_I1_I2[3]
.sym 122091 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 122092 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 122093 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 122094 flash_clk_SB_LUT4_I1_I2[3]
.sym 122095 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 122096 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 122097 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 122098 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 122099 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 122100 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 122103 soc.simpleuart.recv_buf_valid
.sym 122104 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 122105 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 122106 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 122107 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 122108 soc.mem_valid
.sym 122109 soc.spimemio.dout_data[0]
.sym 122115 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 122116 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 122117 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 122118 soc.simpleuart_reg_div_do[28]
.sym 122119 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 122120 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 122122 iomem_addr[3]
.sym 122123 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 122124 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 122127 iomem_addr[2]
.sym 122128 soc.mem_valid
.sym 122131 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 122132 soc.mem_valid
.sym 122133 iomem_wdata[31]
.sym 122137 iomem_addr[3]
.sym 122138 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 122139 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 122140 iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 122141 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 122142 soc.simpleuart_reg_div_do[25]
.sym 122143 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 122144 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 122145 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 122146 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 122147 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]
.sym 122148 flash_clk_SB_LUT4_I1_I2[3]
.sym 122149 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 122150 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 122151 iomem_addr[2]
.sym 122152 soc.simpleuart_reg_div_do[22]
.sym 122153 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 122154 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 122155 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 122156 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 122158 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 122159 flash_io0_do_SB_LUT4_O_I2[2]
.sym 122160 soc.mem_valid
.sym 122161 soc.spimemio.dout_data[2]
.sym 122165 soc.spimemio.dout_data[0]
.sym 122170 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 122171 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 122172 soc.mem_valid
.sym 122175 soc.simpleuart.recv_buf_valid
.sym 122176 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 122177 soc.spimemio.dout_data[7]
.sym 122181 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 122182 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 122183 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 122184 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 122185 soc.spimem_rdata[31]
.sym 122186 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 122187 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122188 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 122191 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 122192 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 122194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 122195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 122196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 122197 soc.spimem_rdata[18]
.sym 122198 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 122199 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122200 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 122201 soc.spimemio.buffer[18]
.sym 122205 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 122206 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[1]
.sym 122207 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 122208 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[3]
.sym 122209 soc.spimemio.dout_data[5]
.sym 122213 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 122214 soc.mem_rdata[25]
.sym 122215 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 122216 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 122217 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 122218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 122219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 122220 soc.cpu.cpu_state[6]
.sym 122222 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 122223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 122224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 122226 soc.mem_rdata[28]
.sym 122227 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 122228 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 122231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 122232 soc.mem_rdata[16]
.sym 122234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 122235 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 122236 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 122237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 122238 soc.mem_rdata[17]
.sym 122239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 122240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 122241 soc.spimemio.dout_data[6]
.sym 122247 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 122248 soc.mem_valid
.sym 122251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 122252 soc.mem_rdata[20]
.sym 122255 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122256 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 122257 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 122258 soc.spimem_rdata[28]
.sym 122259 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 122260 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122261 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 122262 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 122263 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 122264 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 122265 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 122266 soc.spimem_rdata[25]
.sym 122267 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 122268 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 122269 soc.spimemio.dout_data[4]
.sym 122274 soc.cpu.mem_rdata_q[19]
.sym 122275 soc.mem_rdata[19]
.sym 122276 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 122278 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 122279 soc.cpu.cpu_state[6]
.sym 122280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 122282 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 122283 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 122284 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 122285 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 122286 soc.mem_rdata[25]
.sym 122287 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 122288 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122290 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 122291 soc.mem_rdata[20]
.sym 122292 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122293 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 122294 soc.mem_rdata[28]
.sym 122295 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 122296 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 122297 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 122298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 122299 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 122300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 122301 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 122302 soc.mem_rdata[25]
.sym 122303 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122304 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 122306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 122307 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122308 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 122310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 122311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 122312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 122313 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.sym 122314 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 122315 soc.cpu.mem_16bit_buffer[4]
.sym 122316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 122317 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 122318 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 122319 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122320 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122321 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 122322 soc.mem_rdata[31]
.sym 122323 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122324 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122325 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 122326 soc.mem_rdata[20]
.sym 122327 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122328 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122329 soc.cpu.mem_rdata_q[19]
.sym 122330 soc.mem_rdata[19]
.sym 122331 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122332 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122333 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 122337 soc.mem_rdata[31]
.sym 122341 soc.mem_rdata[28]
.sym 122345 soc.cpu.mem_rdata_q[17]
.sym 122346 soc.mem_rdata[17]
.sym 122347 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122348 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122349 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 122350 soc.mem_rdata[22]
.sym 122351 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122352 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 122354 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 122355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 122356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 122357 soc.mem_rdata[16]
.sym 122361 soc.mem_rdata[19]
.sym 122365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 122366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 122367 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122368 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 122370 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 122371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 122372 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 122374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 122375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 122376 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 122377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 122378 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 122379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 122380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 122382 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 122383 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 122384 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 122385 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 122386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 122387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 122388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]
.sym 122389 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 122390 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 122391 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 122392 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 122393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 122394 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 122395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 122396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 122398 soc.cpu.clear_prefetched_high_word
.sym 122399 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122400 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 122403 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 122404 soc.cpu.mem_do_rinst
.sym 122405 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 122406 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 122407 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 122408 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 122409 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 122413 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122414 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 122415 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 122416 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 122417 soc.cpu.mem_do_rinst
.sym 122418 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 122419 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 122420 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[3]
.sym 122421 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 122422 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 122423 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 122424 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 122427 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 122428 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 122429 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 122594 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 122595 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 122596 soc.spimemio.xfer.xfer_ddr
.sym 122603 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122604 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 122606 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122607 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 122608 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 122609 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 122610 soc.spimemio.xfer.count[0]
.sym 122611 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122612 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122618 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 122619 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 122620 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 122623 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 122624 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 122626 soc.spimemio.xfer.count[0]
.sym 122627 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122630 $PACKER_VCC_NET
.sym 122632 $nextpnr_ICESTORM_LC_51$I3
.sym 122634 soc.spimemio.xfer.count[1]
.sym 122635 $PACKER_VCC_NET
.sym 122637 soc.spimemio.xfer_clk
.sym 122638 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 122639 $PACKER_VCC_NET
.sym 122640 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 122641 soc.spimemio.xfer_clk
.sym 122642 soc.spimemio.xfer.count[3]
.sym 122643 $PACKER_VCC_NET
.sym 122644 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 122645 soc.spimemio.xfer_clk
.sym 122646 soc.spimemio.xfer.count[0]
.sym 122647 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122648 $PACKER_VCC_NET
.sym 122651 soc.spimemio.xfer_clk
.sym 122652 soc.spimemio.xfer_csb
.sym 122653 soc.spimemio.xfer_clk
.sym 122654 soc.spimemio.xfer.count[1]
.sym 122655 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122656 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 122659 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 122660 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122662 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 122663 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 122664 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122665 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 122666 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 122667 soc.spimemio.din_data[7]
.sym 122668 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122671 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 122672 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 122674 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122675 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 122676 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 122679 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 122680 soc.spimemio.xfer.obuffer[4]
.sym 122681 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 122682 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 122683 soc.spimemio.din_data[6]
.sym 122684 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122685 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 122686 soc.spimemio.xfer.obuffer[3]
.sym 122687 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122688 soc.spimemio.xfer.obuffer[6]
.sym 122689 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 122690 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 122691 soc.spimemio.din_data[5]
.sym 122692 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122695 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 122696 soc.spimemio.xfer.obuffer[2]
.sym 122698 soc.spimemio.din_data[3]
.sym 122699 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 122700 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122701 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 122702 soc.spimemio.xfer.obuffer[1]
.sym 122703 soc.spimemio.xfer.obuffer[2]
.sym 122704 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122705 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 122706 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 122707 soc.spimemio.din_data[4]
.sym 122708 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122709 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122710 soc.spimemio.xfer.obuffer[0]
.sym 122711 soc.spimemio.din_data[1]
.sym 122712 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122713 soc.spimemio.xfer.obuffer[2]
.sym 122714 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 122715 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122716 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 122718 soc.spimemio.din_data[2]
.sym 122719 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 122720 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122721 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 122722 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 122723 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 122724 soc.spimemio.din_valid
.sym 122726 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 122727 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 122728 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 122732 soc.spimemio.xfer_clk
.sym 122733 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 122738 soc.spimemio.xfer.dummy_count[0]
.sym 122739 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 122740 $PACKER_VCC_NET
.sym 122743 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 122744 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 122745 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 122746 flash_io0_oe_SB_LUT4_O_I0[1]
.sym 122747 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 122748 soc.spimemio.din_valid
.sym 122749 soc.spimemio.xfer.dummy_count[0]
.sym 122750 soc.spimemio.xfer.dummy_count[1]
.sym 122751 soc.spimemio.xfer.dummy_count[2]
.sym 122752 soc.spimemio.xfer.dummy_count[3]
.sym 122753 soc.spimemio.state[7]
.sym 122754 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 122755 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122756 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 122757 soc.spimemio.xfer.fetch
.sym 122758 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 122759 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 122760 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 122762 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122763 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 122764 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 122765 soc.spimemio.xfer.last_fetch
.sym 122766 soc.spimemio.xfer.fetch
.sym 122767 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 122768 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 122769 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 122770 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 122771 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 122772 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 122773 soc.spimemio.xfer.xfer_ddr
.sym 122779 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 122780 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 122781 soc.spimemio.state[7]
.sym 122782 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 122783 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 122784 soc.spimemio.din_data_SB_DFFESS_Q_S[0]
.sym 122789 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 122790 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 122791 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 122792 iomem_addr[17]
.sym 122793 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 122794 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 122795 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 122796 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122797 soc.spimemio_cfgreg_do[20]
.sym 122798 soc.spimemio_cfgreg_do[17]
.sym 122799 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 122800 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 122807 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 122808 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122811 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 122812 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 122815 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 122816 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 122818 soc.spimemio.rd_addr[2]
.sym 122823 soc.spimemio.rd_addr[3]
.sym 122824 soc.spimemio.rd_addr[2]
.sym 122827 soc.spimemio.rd_addr[4]
.sym 122828 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 122831 soc.spimemio.rd_addr[5]
.sym 122832 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 122835 soc.spimemio.rd_addr[6]
.sym 122836 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 122839 soc.spimemio.rd_addr[7]
.sym 122840 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 122843 soc.spimemio.rd_addr[8]
.sym 122844 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 122847 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 122848 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 122851 soc.spimemio.rd_addr[10]
.sym 122852 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 122855 soc.spimemio.rd_addr[11]
.sym 122856 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 122859 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 122860 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 122863 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 122864 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 122867 soc.spimemio.rd_addr[14]
.sym 122868 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 122871 soc.spimemio.rd_addr[15]
.sym 122872 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 122875 soc.spimemio.rd_addr[16]
.sym 122876 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 122879 soc.spimemio.rd_addr[17]
.sym 122880 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 122883 soc.spimemio.rd_addr[18]
.sym 122884 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 122887 soc.spimemio.rd_addr[19]
.sym 122888 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 122891 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 122892 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 122895 soc.spimemio.rd_addr[21]
.sym 122896 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 122899 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 122900 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 122903 soc.spimemio.rd_addr[23]
.sym 122904 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 122908 $nextpnr_ICESTORM_LC_48$I3
.sym 122910 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 122911 iomem_addr[4]
.sym 122912 soc.spimemio.rd_inc
.sym 122913 soc.spimemio.rd_addr[14]
.sym 122914 iomem_addr[14]
.sym 122915 soc.spimemio.rd_valid
.sym 122916 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 122917 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 122918 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 122919 iomem_addr[11]
.sym 122920 soc.spimemio.rd_addr[11]
.sym 122921 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 122922 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 122923 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 122924 soc.spimemio.rd_valid
.sym 122925 iomem_addr[14]
.sym 122926 soc.spimemio.rd_addr[14]
.sym 122927 iomem_addr[11]
.sym 122928 soc.spimemio.rd_addr[11]
.sym 122929 soc.spimemio.rd_addr[21]
.sym 122930 iomem_addr[21]
.sym 122931 soc.spimemio.rd_valid
.sym 122932 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 122933 iomem_addr[16]
.sym 122934 soc.spimemio.rd_addr[16]
.sym 122935 soc.spimemio.rd_addr[11]
.sym 122936 iomem_addr[11]
.sym 122937 soc.spimemio.rd_addr[14]
.sym 122938 iomem_addr[14]
.sym 122939 soc.spimemio.rd_addr[8]
.sym 122940 iomem_addr[8]
.sym 122942 iomem_addr[7]
.sym 122943 soc.spimemio.rd_addr[7]
.sym 122944 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 122946 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 122947 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 122948 soc.spimemio.rd_inc
.sym 122950 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 122951 iomem_addr[3]
.sym 122952 soc.spimemio.rd_inc
.sym 122955 iomem_addr[3]
.sym 122956 soc.spimemio.rd_addr[3]
.sym 122957 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 122958 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 122959 soc.spimemio.rd_addr[16]
.sym 122960 iomem_addr[16]
.sym 122962 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 122963 iomem_addr[18]
.sym 122964 soc.spimemio.rd_inc
.sym 122965 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 122966 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 122967 soc.spimemio.rd_addr[16]
.sym 122968 iomem_addr[16]
.sym 122970 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 122971 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 122972 soc.spimemio.rd_inc
.sym 122974 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 122975 iomem_addr[21]
.sym 122976 soc.spimemio.rd_inc
.sym 122977 soc.spimemio.rd_addr[18]
.sym 122978 iomem_addr[18]
.sym 122979 iomem_addr[8]
.sym 122980 soc.spimemio.rd_addr[8]
.sym 122981 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 122982 soc.spimemio_cfgreg_do[18]
.sym 122983 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 122984 iomem_addr[18]
.sym 122985 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 122986 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 122987 iomem_addr[18]
.sym 122988 soc.spimemio.rd_addr[18]
.sym 122989 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 122990 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 122991 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 122992 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 122993 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 122994 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 122995 iomem_addr[10]
.sym 122996 soc.spimemio.rd_addr[10]
.sym 122999 iomem_addr[19]
.sym 123000 soc.spimemio.rd_addr[19]
.sym 123001 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 123002 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0]
.sym 123003 iomem_addr[21]
.sym 123004 soc.spimemio.rd_addr[21]
.sym 123005 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123009 iomem_wdata[16]
.sym 123013 iomem_wstrb[0]
.sym 123014 iomem_wstrb[1]
.sym 123015 iomem_wstrb[2]
.sym 123016 iomem_wstrb[3]
.sym 123017 soc.spimemio_cfgreg_do[19]
.sym 123018 flash_clk_SB_LUT4_I1_I2[0]
.sym 123019 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 123020 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 123021 iomem_wdata[22]
.sym 123025 iomem_wdata[19]
.sym 123029 iomem_wdata[17]
.sym 123033 iomem_wdata[18]
.sym 123039 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 123040 soc.simpleuart_reg_div_do[19]
.sym 123042 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 123043 iomem_wstrb[2]
.sym 123044 UART_RX_SB_LUT4_I2_O[3]
.sym 123045 iomem_wdata[28]
.sym 123049 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 123050 flash_clk_SB_LUT4_I1_I2[0]
.sym 123051 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 123052 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 123054 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 123055 iomem_wstrb[2]
.sym 123056 UART_RX_SB_LUT4_I2_O[3]
.sym 123057 soc.spimemio_cfgreg_do[17]
.sym 123058 flash_clk_SB_LUT4_I1_I2[0]
.sym 123059 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 123060 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 123061 iomem_wdata[25]
.sym 123067 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 123068 soc.simpleuart_reg_div_do[17]
.sym 123071 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 123072 soc.simpleuart_reg_div_do[16]
.sym 123073 iomem_wdata[20]
.sym 123078 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 123079 soc.spimemio_cfgreg_do[21]
.sym 123080 soc.mem_valid
.sym 123082 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 123083 iomem_wstrb[3]
.sym 123084 UART_RX_SB_LUT4_I2_O[3]
.sym 123098 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 123099 iomem_wstrb[3]
.sym 123100 UART_RX_SB_LUT4_I2_O[3]
.sym 123101 iomem_wdata[21]
.sym 123106 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 123107 soc.mem_valid
.sym 123108 soc.spimemio_cfgreg_do[18]
.sym 123109 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 123110 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[1]
.sym 123111 soc.spimemio.config_qspi_SB_LUT4_I2_2_O[2]
.sym 123112 flash_clk_SB_LUT4_I1_I2[3]
.sym 123113 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 123114 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 123115 iomem_addr[2]
.sym 123116 soc.simpleuart_reg_div_do[20]
.sym 123117 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 123118 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 123119 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 123120 flash_clk_SB_LUT4_I1_I2[3]
.sym 123121 soc.spimemio.dout_data[3]
.sym 123125 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 123126 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 123127 iomem_addr[2]
.sym 123128 soc.simpleuart_reg_div_do[21]
.sym 123129 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 123130 soc.spimemio.config_qspi_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 123131 iomem_addr[2]
.sym 123132 soc.simpleuart_reg_div_do[18]
.sym 123133 soc.spimemio.dout_data[1]
.sym 123138 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 123139 soc.spimemio_cfgreg_do[20]
.sym 123140 soc.mem_valid
.sym 123141 soc.spimemio.dout_data[7]
.sym 123145 soc.spimem_rdata[21]
.sym 123146 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 123147 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 123148 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 123149 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 123150 soc.spimemio.config_cont_SB_LUT4_I2_1_O[1]
.sym 123151 soc.spimemio.config_cont_SB_LUT4_I2_1_O[2]
.sym 123152 flash_clk_SB_LUT4_I1_I2[3]
.sym 123153 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 123154 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 123155 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 123156 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 123157 soc.spimemio.dout_data[4]
.sym 123161 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]
.sym 123162 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 123163 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 123164 flash_clk_SB_LUT4_I1_I2[3]
.sym 123166 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 123167 soc.spimemio_cfgreg_do[22]
.sym 123168 soc.mem_valid
.sym 123169 soc.spimemio.buffer[21]
.sym 123173 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 123174 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 123175 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 123176 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 123177 soc.spimemio.buffer[22]
.sym 123181 soc.spimemio.buffer[20]
.sym 123186 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 123187 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 123188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 123189 soc.spimem_rdata[22]
.sym 123190 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 123191 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 123192 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 123193 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 123194 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 123195 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 123196 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 123197 soc.spimem_rdata[20]
.sym 123198 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 123199 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 123200 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 123202 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 123203 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 123204 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 123209 soc.spimemio.dout_data[1]
.sym 123221 soc.spimemio.dout_data[4]
.sym 123229 soc.spimemio.dout_data[6]
.sym 123234 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 123235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 123236 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 123241 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 123247 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 123248 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 123249 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 123250 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 123251 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 123252 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 123259 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 123260 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 123261 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3[1]
.sym 123262 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_24_I1[1]
.sym 123263 soc.cpu.do_waitirq_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 123264 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 123267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[0]
.sym 123268 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 123271 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 123272 UART_RX_SB_LUT4_I2_O[3]
.sym 123274 soc.cpu.mem_la_firstword_reg
.sym 123275 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 123276 soc.cpu.last_mem_valid
.sym 123278 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 123279 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 123280 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 123283 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 123284 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 123286 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 123287 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 123288 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 123289 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 123294 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3[0]
.sym 123295 soc.mem_rdata[22]
.sym 123296 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 123299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 123300 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 123301 soc.mem_rdata[22]
.sym 123306 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 123307 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 123308 soc.cpu.mem_la_firstword_xfer
.sym 123309 soc.mem_rdata[25]
.sym 123314 UART_RX_SB_LUT4_I2_O[3]
.sym 123315 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 123316 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 123317 soc.mem_rdata[21]
.sym 123321 soc.mem_rdata[20]
.sym 123325 soc.mem_rdata[18]
.sym 123331 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 123332 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 123334 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 123335 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 123336 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 123338 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 123339 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 123340 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 123341 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 123342 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 123343 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 123344 UART_RX_SB_LUT4_I2_O[3]
.sym 123347 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 123348 UART_RX_SB_LUT4_I2_O[3]
.sym 123349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 123350 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 123351 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 123352 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 123353 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 123354 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 123355 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 123356 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 123357 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 123358 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 123359 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 123360 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 123363 soc.cpu.clear_prefetched_high_word
.sym 123364 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 123365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 123366 soc.cpu.instr_lbu_SB_LUT4_I1_O[0]
.sym 123367 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 123368 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 123369 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 123370 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 123371 UART_RX_SB_LUT4_I2_O[3]
.sym 123372 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 123373 soc.cpu.mem_do_rinst
.sym 123374 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 123375 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 123376 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 123377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 123381 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 123382 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 123383 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 123384 soc.cpu.mem_la_read_SB_LUT4_O_I2[3]
.sym 123388 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 123390 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 123391 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 123392 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 123397 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 123398 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 123399 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 123400 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 123409 soc.cpu.instr_sw_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 123410 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 123411 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[1]
.sym 123412 soc.cpu.mem_do_rinst_SB_LUT4_I0_1_I3[2]
.sym 123553 soc.spimemio.xfer.xfer_ddr
.sym 123554 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 123555 soc.spimemio.xfer_clk
.sym 123556 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 123558 soc.spimemio.xfer_clk
.sym 123559 soc.spimemio.xfer.xfer_ddr
.sym 123560 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123561 soc.memory.rdata_0[29]
.sym 123562 soc.memory.rdata_1[29]
.sym 123563 iomem_addr[16]
.sym 123564 flash_clk_SB_LUT4_I1_I2[3]
.sym 123565 soc.memory.rdata_0[21]
.sym 123566 soc.memory.rdata_1[21]
.sym 123567 iomem_addr[16]
.sym 123568 flash_clk_SB_LUT4_I1_I2[3]
.sym 123569 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 123570 soc.spimemio.xfer.count[3]
.sym 123571 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 123572 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 123574 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 123575 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 123576 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123581 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 123582 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 123583 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 123584 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 123585 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 123586 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123587 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 123588 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 123589 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 123590 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123591 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 123592 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 123593 soc.spimemio.xfer_clk
.sym 123594 soc.spimemio.xfer.count[1]
.sym 123595 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 123596 $PACKER_VCC_NET
.sym 123597 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123598 soc.spimemio.xfer.count[1]
.sym 123599 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 123600 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[3]
.sym 123602 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123603 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 123604 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 123605 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123606 soc.spimemio.xfer.count[0]
.sym 123607 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 123608 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 123610 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123611 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 123612 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 123614 soc.spimemio.xfer.count[3]
.sym 123615 soc.spimemio.xfer.count[0]
.sym 123616 soc.spimemio.xfer.count[1]
.sym 123618 soc.spimemio.xfer.count[1]
.sym 123619 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 123621 soc.spimemio.xfer_clk
.sym 123622 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 123623 $PACKER_VCC_NET
.sym 123624 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 123625 soc.spimemio.xfer_clk
.sym 123626 soc.spimemio.xfer.count[3]
.sym 123627 $PACKER_VCC_NET
.sym 123628 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 123629 soc.spimemio.xfer.xfer_ddr
.sym 123630 soc.spimemio.xfer_clk
.sym 123631 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 123632 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123633 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 123634 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 123635 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 123636 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 123639 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 123640 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 123641 $PACKER_VCC_NET
.sym 123646 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 123647 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 123648 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 123649 soc.memory.rdata_0[18]
.sym 123650 soc.memory.rdata_1[18]
.sym 123651 iomem_addr[16]
.sym 123652 flash_clk_SB_LUT4_I1_I2[3]
.sym 123653 soc.spimemio.din_data[0]
.sym 123663 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 123664 soc.spimemio.xfer.obuffer[3]
.sym 123665 soc.spimemio.xfer.obuffer[0]
.sym 123666 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123667 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 123668 soc.spimemio.xfer.obuffer[3]
.sym 123670 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123671 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 123672 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 123673 soc.spimemio.xfer.obuffer[1]
.sym 123674 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123675 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 123676 soc.spimemio.xfer.obuffer[4]
.sym 123677 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 123678 soc.spimemio.xfer.obuffer[0]
.sym 123679 soc.spimemio.xfer.obuffer[1]
.sym 123680 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 123682 soc.spimemio.xfer.dummy_count[0]
.sym 123683 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 123686 soc.spimemio.xfer.dummy_count[1]
.sym 123687 $PACKER_VCC_NET
.sym 123688 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 123690 soc.spimemio.xfer.dummy_count[2]
.sym 123691 $PACKER_VCC_NET
.sym 123692 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 123694 soc.spimemio.xfer.dummy_count[3]
.sym 123695 $PACKER_VCC_NET
.sym 123696 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 123697 soc.spimemio.din_data[3]
.sym 123698 soc.spimemio.din_rd
.sym 123699 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 123700 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123701 soc.spimemio.din_data[2]
.sym 123702 soc.spimemio.din_rd
.sym 123703 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 123704 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123705 soc.spimemio.din_rd
.sym 123706 soc.spimemio.din_data[0]
.sym 123707 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 123708 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123709 soc.spimemio.din_data[1]
.sym 123710 soc.spimemio.din_rd
.sym 123711 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 123712 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123713 iomem_addr[16]
.sym 123714 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 123715 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]
.sym 123716 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 123723 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 123724 iomem_addr[8]
.sym 123725 soc.spimemio.xfer.fetch
.sym 123729 soc.memory.rdata_0[28]
.sym 123730 soc.memory.rdata_1[28]
.sym 123731 iomem_addr[16]
.sym 123732 flash_clk_SB_LUT4_I1_I2[3]
.sym 123735 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 123736 soc.spimemio.xfer.xfer_ddr
.sym 123743 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 123744 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 123745 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 123746 iomem_addr[5]
.sym 123747 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 123748 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123751 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 123752 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 123757 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123758 flash_io0_oe_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 123759 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 123760 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I3[3]
.sym 123765 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 123766 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 123767 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 123768 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 123774 soc.spimemio_cfgreg_do[21]
.sym 123775 soc.spimemio_cfgreg_do[22]
.sym 123776 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 123777 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 123778 iomem_addr[7]
.sym 123779 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 123780 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123783 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 123784 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I3[1]
.sym 123785 iomem_addr[4]
.sym 123786 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123787 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 123788 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 123789 iomem_addr[15]
.sym 123790 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 123791 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 123792 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 123794 soc.spimemio_cfgreg_do[20]
.sym 123795 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123796 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 123797 soc.spimemio_cfgreg_do[21]
.sym 123798 soc.spimemio_cfgreg_do[22]
.sym 123799 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 123800 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 123801 iomem_addr[23]
.sym 123802 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 123803 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 123804 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 123809 iomem_addr[10]
.sym 123810 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 123811 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 123812 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 123813 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 123814 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 123815 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 123816 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 123817 iomem_addr[2]
.sym 123818 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 123819 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 123820 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123821 iomem_addr[6]
.sym 123822 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123823 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 123824 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 123826 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 123827 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[1]
.sym 123828 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2[2]
.sym 123830 soc.spimemio_cfgreg_do[21]
.sym 123831 soc.spimemio_cfgreg_do[22]
.sym 123832 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 123833 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 123834 iomem_addr[14]
.sym 123835 soc.spimemio_cfgreg_do[21]
.sym 123836 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 123837 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 123838 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 123839 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 123840 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 123841 iomem_addr[11]
.sym 123842 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 123843 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 123844 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 123847 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 123848 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 123849 iomem_addr[16]
.sym 123850 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 123851 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 123852 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 123854 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 123855 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 123856 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 123857 iomem_addr[21]
.sym 123858 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 123859 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 123860 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 123861 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 123862 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 123863 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 123864 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 123866 iomem_addr[19]
.sym 123867 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 123868 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 123869 $PACKER_VCC_NET
.sym 123875 iomem_addr[3]
.sym 123876 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 123877 iomem_addr[6]
.sym 123878 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 123879 iomem_addr[4]
.sym 123880 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 123881 soc.memory.rdata_0[19]
.sym 123882 soc.memory.rdata_1[19]
.sym 123883 iomem_addr[16]
.sym 123884 flash_clk_SB_LUT4_I1_I2[3]
.sym 123885 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 123886 soc.spimemio_cfgreg_do[19]
.sym 123887 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 123888 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 123889 iomem_addr[8]
.sym 123890 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 123891 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 123892 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 123893 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 123894 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 123895 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 123896 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 123898 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 123899 iomem_addr[16]
.sym 123900 soc.spimemio.rd_inc
.sym 123902 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 123903 iomem_addr[11]
.sym 123904 soc.spimemio.rd_inc
.sym 123905 soc.memory.rdata_0[16]
.sym 123906 soc.memory.rdata_1[16]
.sym 123907 iomem_addr[16]
.sym 123908 flash_clk_SB_LUT4_I1_I2[3]
.sym 123909 soc.memory.rdata_0[27]
.sym 123910 soc.memory.rdata_1[27]
.sym 123911 iomem_addr[16]
.sym 123912 flash_clk_SB_LUT4_I1_I2[3]
.sym 123914 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 123915 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]
.sym 123916 soc.spimemio.rd_inc
.sym 123919 soc.memory.wen[2]
.sym 123920 soc.memory.wen[3]
.sym 123921 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 123922 iomem_addr[18]
.sym 123923 iomem_addr[3]
.sym 123924 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 123925 soc.memory.rdata_0[17]
.sym 123926 soc.memory.rdata_1[17]
.sym 123927 iomem_addr[16]
.sym 123928 flash_clk_SB_LUT4_I1_I2[3]
.sym 123929 iomem_addr[18]
.sym 123930 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 123931 iomem_addr[19]
.sym 123932 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 123934 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 123935 iomem_addr[19]
.sym 123936 soc.spimemio.rd_inc
.sym 123939 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123940 iomem_wstrb[3]
.sym 123941 soc.memory.rdata_0[30]
.sym 123942 soc.memory.rdata_1[30]
.sym 123943 iomem_addr[16]
.sym 123944 flash_clk_SB_LUT4_I1_I2[3]
.sym 123945 soc.memory.rdata_0[23]
.sym 123946 soc.memory.rdata_1[23]
.sym 123947 iomem_addr[16]
.sym 123948 flash_clk_SB_LUT4_I1_I2[3]
.sym 123949 soc.memory.rdata_0[26]
.sym 123950 soc.memory.rdata_1[26]
.sym 123951 iomem_addr[16]
.sym 123952 flash_clk_SB_LUT4_I1_I2[3]
.sym 123953 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 123954 soc.spimemio_cfgreg_do[22]
.sym 123955 soc.spimemio_cfgreg_do[21]
.sym 123956 soc.spimemio.config_qspi_SB_LUT4_I2_1_I3[3]
.sym 123959 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123960 iomem_wstrb[2]
.sym 123961 soc.memory.rdata_0[24]
.sym 123962 soc.memory.rdata_1[24]
.sym 123963 iomem_addr[16]
.sym 123964 flash_clk_SB_LUT4_I1_I2[3]
.sym 123965 soc.memory.rdata_0[25]
.sym 123966 soc.memory.rdata_1[25]
.sym 123967 iomem_addr[16]
.sym 123968 flash_clk_SB_LUT4_I1_I2[3]
.sym 123969 soc.memory.rdata_0[31]
.sym 123970 soc.memory.rdata_1[31]
.sym 123971 iomem_addr[16]
.sym 123972 flash_clk_SB_LUT4_I1_I2[3]
.sym 123981 soc.memory.rdata_0[22]
.sym 123982 soc.memory.rdata_1[22]
.sym 123983 iomem_addr[16]
.sym 123984 flash_clk_SB_LUT4_I1_I2[3]
.sym 123985 soc.memory.rdata_0[20]
.sym 123986 soc.memory.rdata_1[20]
.sym 123987 iomem_addr[16]
.sym 123988 flash_clk_SB_LUT4_I1_I2[3]
.sym 123989 iomem_wdata[18]
.sym 123993 iomem_wdata[16]
.sym 124005 iomem_wdata[20]
.sym 124013 iomem_wdata[21]
.sym 124041 soc.spimemio.buffer[17]
.sym 124045 soc.spimemio.buffer[16]
.sym 124057 soc.spimemio.buffer[19]
.sym 124113 soc.spimemio.buffer[23]
.sym 124141 soc.spimemio.dout_data[6]
.sym 124227 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124228 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 124229 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 124230 iomem_wstrb[3]
.sym 124231 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 124232 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 124235 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124236 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 124237 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 124238 iomem_wstrb[0]
.sym 124239 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 124240 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 124245 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 124246 iomem_wstrb[2]
.sym 124247 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 124248 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 124249 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 124250 iomem_wstrb[1]
.sym 124251 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 124252 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 124307 soc.cpu.mem_la_read_SB_LUT4_O_I2[1]
.sym 124308 soc.cpu.mem_la_read_SB_LUT4_O_I2[2]
.sym 124309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 124329 soc.cpu.cpu_state[0]
