/*
 *----------------------------------------------------------------------
 *    T-Kernel 2.0 Software Package
 *
 *    Copyright 2011 by Ken Sakamura.
 *    This software is distributed under the latest version of T-License 2.x.
 *----------------------------------------------------------------------
 *
 *    Released by T-Engine Forum(http://www.t-engine.org/) at 2011/05/17.
 *    Modified by TRON Forum(http://www.tron.org/) at 2015/06/01.
 *
 *----------------------------------------------------------------------
 * rewrite io access operation, because the origianl inline routines
 * does not realy inline when compile with gcc.
 *
 * Copyright 2016 Du Huanpeng <u74147@gmail.com>
 */

/*
 *	cpudepend.h
 *
 *       ARM-related definitions
 */

#ifndef __MONITOR_ARM_CPUDEPEND_H__
#define __MONITOR_ARM_CPUDEPEND_H__

#include <machine.h>

/*
 * monitor stack area
 * stack area is from     &__stack_top to &__stack_bottom
 *       initial stack pointer = &__stack_bottom
 */
IMPORT UB	__stack_top, __stack_bottom;

/*
 * first level page table
 */
IMPORT UW* const	TopPageTable;	/* location of page table */
#define	N_PageTableEntry	0x1000	/* number of entries */

/*
 * address conversion to non-cached and cached area
 *      in the case of ARM, all address have the same cache mode, and hence
 *       return as it is.
 */
#define	NOCACHE_ADDR(p)		(p)
#define	CACHE_ADDR(p)		(p)

/*
 * I/O port access functions
 */


#define out_w(port, data) ((*(volatile unsigned long *)(port)) = (unsigned long)(data))
#define out_h(port, data) ((*(volatile unsigned short *)(port)) = (unsigned short)(data))
#define out_b(port, data) ((*(volatile unsigned char *)(port)) = (unsigned char)(data))

#define in_w(port) (*(volatile unsigned long *)(port))
#define in_h(port) (*(volatile unsigned short *)(port))
#define in_b(port) (*(volatile unsigned char *)(port))

/*
 * value of control register (r1) of system control coprocessor cp15
 */
#if __TRON_ARM_ARCH == 6
#define	MASK_CACHEMMU	(0xFFFFCC78)		/* V,I,R,S,C,A,M (B = 0)   */
#define	VALID_CACHEMMU	(0x3307)		/* B = 0		   */
#define	DIS_CACHEMMU	(0x0000)		/* I=0,R=0,S=0,C=0,A=0,M=0 */
#define	DIS_CACHEONLY	(0x0001)		/* I=0,R=0,S=0,C=0,A=0,M=1 */
#define	ENB_CACHEMMU	(0x1007)		/* I=1,R=0,S=0,C=1,A=1,M=1 */
#define	ENB_MMUONLY	(0x0003)		/* I=0,R=0,S=0,C=0,A=1,M=1 */
#endif

/*
 * references registers under monitor control
 *       references the value of registers at the time of monitor entry.
 */
IMPORT UW getCP15( W reg, W opcd );	/* CP15 register CRn: reg, Op2: opcd */
IMPORT UW getCurPCX( void );	/* PC register (raw value) */
IMPORT UW getCurCPSR( void );	/* CPSR register */

#endif /* __MONITOR_ARM_CPUDEPEND_H__ */
