| units: 0.5 tech: gf180mcuD format: MIT
x a_37132_8716# vdd a_37600_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=9273 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control BUS[7] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=48841 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=21212 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control PIN[20] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=4633 nfet_03v3
x a_53060_59010# swmatrix_row_10_1.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=58427 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=51605 pfet_03v3
x a_49612_44635# vss a_50080_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=44653 nfet_05v0
x a_37132_30820# a_37968_31380# a_38116_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=31380 pfet_05v0
x a_47164_14682# a_47064_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=14257 nfet_05v0
x a_52544_30838# a_52912_30835# a_53060_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=30835 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=-6417 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=33598 nfet_05v0
x a_34340_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=28538 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vdd a_25488_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=23091 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=43316 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=32264 pfet_03v3
x Enable a_54525_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=-5121 nfet_05v0
x a_47164_20208# a_47064_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=19783 nfet_05v0
x a_6916_28617# vss a_7260_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=28072 nfet_05v0
x a_43372_33583# vss a_43840_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=33601 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=12923 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=37790 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=5953 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=7397 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vss a_29565_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=14219 nfet_05v0
x a_37132_19768# vdd a_37600_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=20325 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=427 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control PIN[5] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=46078 nfet_03v3
x a_33356_n5099# vss a_33824_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=-5080 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vss a_29565_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=19745 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=37790 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=29501 pfet_03v3
x a_25120_22549# a_25636_23091# a_25840_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=23091 pfet_05v0
x a_27116_52924# a_28100_53484# a_28344_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=52939 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control PIN[14] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=21211 nfet_03v3
x a_40580_53484# vss a_40924_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=52939 nfet_05v0
x a_n5564_45195# vdd a_n5220_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=45119 pfet_05v0
x a_37132_25294# vdd a_37600_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=25851 pfet_05v0
x a_45836_8716# a_46672_9276# a_46820_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=9276 pfet_05v0
x a_n4084_44635# a_n3248_45195# a_n3100_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=45195 pfet_05v0
x a_160_44653# a_528_44650# a_676_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=44650 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=10160 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=40553 pfet_03v3
x a_5932_22531# vss a_6400_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=22549 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=-923 pfet_05v0
x a_45836_n5099# a_46820_n4539# a_47064_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=-5083 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=47375 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=41887 nfet_05v0
x a_52076_n2336# a_52912_n1776# a_53060_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=-1775 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=4602 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control PIN[18] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=10159 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=26738 pfet_03v3
x a_37132_5953# vdd a_37600_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=6510 pfet_05v0
x a_24652_58450# vss a_25120_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=58468 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=57131 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vss a_31728_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=36361 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=23975 pfet_03v3
x a_27584_17023# a_27952_17020# a_28100_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=17020 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=32264 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=29501 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=49416 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=11960 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=15686 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control PIN[16] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=15685 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=30835 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=37790 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=20328 pfet_05v0
x a_31876_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=50642 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=54368 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=1871 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=4634 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=25854 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=-6417 pfet_03v3
x a_46820_42432# vss a_47164_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=41887 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=21212 pfet_03v3
x a_37132_427# a_38116_987# a_38360_442# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=442 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control PIN[6] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=43315 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=37758 pfet_05v0
x a_49612_39109# a_50596_39669# a_50840_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=39124 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=18449 pfet_03v3
x a_25120_58468# a_25488_58465# a_25636_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=58465 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control PIN[22] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=-892 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=-3654 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control BUS[3] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=7396 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=7397 pfet_03v3
x a_45836_5953# a_46672_6513# a_46820_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=6513 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control PIN[4] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=48841 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vss a_37968_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=44650 nfet_05v0
x a_n4084_41872# a_n3248_42432# a_n3100_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=42432 pfet_05v0
x a_27116_28057# a_27952_28617# a_28100_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=28617 pfet_05v0
x a_33824_52942# a_34192_52939# a_34340_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=52939 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=21212 pfet_03v3
x a_45836_n2336# a_46820_n1776# a_47064_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=-2320 nfet_05v0
x a_50596_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=17486 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control BUS[3] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=57130 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=44612 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=38364 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control BUS[10] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=29500 nfet_03v3
x a_24652_55687# vss a_25120_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=55705 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vdd a_528_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=53484 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=54368 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vdd a_6768_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=-1775 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control BUS[1] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=-6418 nfet_03v3
x a_52544_n5081# a_52912_n5084# a_53060_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=-5083 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=12923 pfet_03v3
x a_6916_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=45116 pfet_05v0
x a_n2756_n4659# a_n2896_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=-4614 pfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=11960 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control PIN[17] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=12922 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=46079 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control PIN[8] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=37789 nfet_03v3
x a_14636_14242# a_15620_14802# a_15864_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=58450 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=45116 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=42353 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control BUS[5] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=7396 nfet_03v3
x a_46820_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=28034 nfet_05v0
x a_52076_28057# vss a_52544_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=28075 nfet_05v0
x a_14636_19768# a_15620_20328# a_15864_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=19783 nfet_05v0
x a_n308_44635# a_528_45195# a_676_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=45195 pfet_05v0
x a_43372_41872# a_44356_42432# a_44600_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=41887 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=57131 pfet_03v3
x a_27116_44635# a_28100_45195# a_28344_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=44650 nfet_05v0
x a_15964_867# a_15864_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=442 nfet_05v0
x a_40580_45195# vss a_40924_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=44650 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=19768 nfet_05v0
x a_25120_55705# a_25488_55702# a_25636_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=55702 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=10160 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=4634 pfet_03v3
x a_53404_42312# a_53304_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=41887 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control BUS[3] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=4633 nfet_03v3
x a_5932_14242# vss a_6400_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=14260 nfet_05v0
x a_53060_50721# vdd a_53404_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=50645 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=26738 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vdd a_13008_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=-4538 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=-6417 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vdd a_528_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=3750 pfet_05v0
x a_50596_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=14723 pfet_05v0
x a_33824_19786# a_34340_20328# a_34544_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=20328 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=58427 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control BUS[4] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=7396 nfet_03v3
x a_13500_34023# a_13400_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=33598 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=18449 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=35601 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=-891 pfet_03v3
x a_13156_42432# vdd a_13500_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=42356 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vdd a_528_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=50721 pfet_05v0
x a_33824_25312# a_34340_25854# a_34544_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=25854 pfet_05v0
x a_52544_n2318# a_52912_n2321# a_53060_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=-2320 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=51605 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=-6417 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=31380 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=-5083 nfet_05v0
x a_13156_47958# vdd a_13500_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=47882 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=43316 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vss a_35805_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=41849 nfet_05v0
x a_50940_17445# a_50800_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=17489 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=18449 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control PIN[23] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=-3655 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control BUS[5] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=4633 nfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=3671 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=54368 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=48842 pfet_03v3
x a_18412_28057# vss a_18880_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=28075 nfet_05v0
x a_52076_25294# vss a_52544_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=25312 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=1871 pfet_03v3
x a_21344_14260# a_21712_14257# a_21860_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=14257 nfet_05v0
x a_n308_41872# a_528_42432# a_676_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=42432 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=23975 pfet_03v3
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=908 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control BUS[4] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=57130 nfet_03v3
x a_52076_22531# a_52912_23091# a_53060_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=23091 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=17005 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control PIN[7] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=40552 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=908 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=7397 pfet_03v3
x a_12172_17005# vss a_12640_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=17023 nfet_05v0
x a_21344_19786# a_21712_19783# a_21860_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=19783 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=-3654 pfet_03v3
x a_6916_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=30797 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=46079 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vdd a_13008_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=39669 pfet_05v0
x a_45836_11479# vdd a_46304_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=12036 pfet_05v0
x a_33824_44653# a_34192_44650# a_34340_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=44650 nfet_05v0
x a_19740_42312# a_19640_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=50642 pfet_05v0
x a_19396_50721# vdd a_19740_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=50645 pfet_05v0
x a_45836_17005# vdd a_46304_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=17562 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control PIN[11] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=29500 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=1871 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=46079 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=40553 pfet_03v3
x a_13500_31260# a_13400_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=30835 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control BUS[4] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=4633 nfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=-1854 pfet_05v0
x a_676_3750# vss a_1020_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=3205 nfet_05v0
x a_40580_6513# vss a_40924_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=5968 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=-2320 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=32232 pfet_05v0
x a_676_9276# vss a_1020_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=8731 nfet_05v0
x a_50940_14682# a_50800_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=14726 pfet_05v0
x a_24652_55687# a_25488_56247# a_25636_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=56247 pfet_05v0
x a_676_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=-5121 nfet_05v0
x a_22204_11919# a_22064_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=11963 pfet_05v0
x a_38116_17565# vdd a_38460_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=17489 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=51605 pfet_03v3
x a_18412_25294# vss a_18880_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=25312 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=9276 pfet_05v0
x a_8864_39127# a_9232_39124# a_9380_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=39124 nfet_05v0
x a_38116_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=47879 pfet_05v0
x a_n6080_52942# a_n5712_52939# a_n5564_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=52939 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=21212 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=4634 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=51605 pfet_03v3
x a_40580_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=42353 pfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=20249 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vdd a_6768_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=23091 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=43316 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=-1775 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=-6417 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=7397 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=56168 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vdd a_13008_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=36906 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=23975 pfet_03v3
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=25775 pfet_05v0
x a_34340_6513# vss a_34684_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=5968 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=18449 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=48842 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=43316 pfet_03v3
x a_20876_41872# a_21860_42432# a_22104_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=41887 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control PIN[14] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=21211 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=19768 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=-6417 pfet_03v3
x a_3484_867# a_3344_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=911 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=42353 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vss a_35805_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=33560 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control BUS[8] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=-3655 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=48842 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=-3080 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=10160 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control PIN[8] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=37789 nfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=9197 pfet_05v0
x a_2156_58450# a_3140_59010# a_3384_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=58465 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=54368 pfet_03v3
x a_8396_52924# a_9380_53484# a_9624_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=52939 nfet_05v0
x a_33356_44635# a_34192_45195# a_34340_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=45195 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=22546 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=28034 nfet_05v0
x a_31876_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=3671 pfet_05v0
x a_38116_14802# vdd a_38460_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=14726 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vdd a_44208_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=28617 pfet_05v0
x a_46820_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=50642 pfet_05v0
x a_50596_47958# vss a_50940_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=47413 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=6513 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=40553 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=-3654 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=29501 pfet_03v3
x a_n4084_58450# a_n3100_59010# a_n2856_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=58465 nfet_05v0
x swmatrix_row_10_22.D_in vss a_54525_404# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=404 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=46079 pfet_03v3
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=28538 pfet_05v0
x a_52076_33583# a_53060_34143# a_53304_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=33598 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=32264 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=20328 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=21212 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=-2358 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control BUS[3] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=-6418 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=40553 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=4634 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control BUS[8] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=29500 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=25854 pfet_05v0
x a_45836_427# a_46820_987# a_47064_442# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=442 nfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=53405 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control PIN[9] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=35026 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=-4617 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=1839 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=3190 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=5968 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control BUS[1] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=26737 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=26738 pfet_03v3
x a_44356_25854# vss a_44700_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=25309 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=9197 pfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=58931 pfet_05v0
x a_40924_42312# a_40784_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=42356 pfet_05v0
x a_n5564_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=25271 nfet_05v0
x a_15620_23091# vss a_15964_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=22546 nfet_05v0
x a_13500_n4659# a_13400_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=908 pfet_05v0
x a_20876_11479# a_21712_12039# a_21860_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=12039 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=45116 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=37790 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=24549 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control BUS[9] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=7396 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=17005 nfet_05v0
x a_40924_47838# a_40784_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=47882 pfet_05v0
x a_44356_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=22508 nfet_05v0
x a_20876_17005# a_21712_17565# a_21860_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=17565 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=58450 nfet_05v0
x a_2156_55687# a_3140_56247# a_3384_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=55702 nfet_05v0
x a_21860_34143# vdd a_22204_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=34067 pfet_05v0
x a_38116_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=34064 pfet_05v0
x a_53060_n4539# vdd a_53404_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=-4614 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=6434 pfet_05v0
x a_6400_58468# a_6768_58465# a_6916_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=58465 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=51605 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=52179 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=41872 nfet_05v0
x a_33356_41872# a_34192_42432# a_34340_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=42432 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control BUS[1] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=7396 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=3671 pfet_05v0
x a_21860_39669# vdd a_22204_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=39593 pfet_05v0
x a_38116_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=39590 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=-891 pfet_03v3
x a_n6080_44653# a_n5712_44650# a_n5564_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=44650 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=51605 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=10160 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control PIN[10] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=32263 nfet_03v3
x a_n4084_55687# a_n3100_56247# a_n2856_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=55702 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=43316 pfet_03v3
x a_12172_30820# vdd a_12640_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=31377 pfet_05v0
x a_52076_30820# a_53060_31380# a_53304_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=30835 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=-5121 nfet_05v0
x a_34340_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=908 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=23975 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=48842 pfet_03v3
x a_12172_22531# a_13156_23091# a_13400_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=22546 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=1839 pfet_05v0
x a_18412_3190# vdd a_18880_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=3747 pfet_05v0
x a_28444_34023# a_28344_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=29501 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control PIN[23] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=-3655 nfet_03v3
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=-4617 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=6434 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=13497 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=35027 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=1871 pfet_03v3
x a_15620_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=47879 pfet_05v0
x a_13500_n1896# a_13400_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=-2320 nfet_05v0
x a_28100_42432# vdd a_28444_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=42356 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control BUS[7] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=37789 nfet_03v3
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=28538 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control BUS[9] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=4633 nfet_03v3
x a_50940_25734# a_50840_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=25309 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control PIN[13] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=23974 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=7397 pfet_03v3
x a_8396_44635# a_9380_45195# a_9624_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=44650 nfet_05v0
x a_22204_22971# a_22104_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=22546 nfet_05v0
x a_28100_47958# vdd a_28444_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=47882 pfet_05v0
x a_20876_14242# a_21712_14802# a_21860_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=14802 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=20249 pfet_05v0
x a_9380_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=36827 pfet_05v0
x a_19396_n4539# vdd a_19740_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=-4614 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control BUS[4] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=-6418 nfet_03v3
x a_6400_55705# a_6768_55702# a_6916_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=55702 nfet_05v0
x a_21860_31380# vdd a_22204_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=31304 pfet_05v0
x a_38116_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=31301 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=23091 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=40553 pfet_03v3
x a_n308_30820# vss a_160_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=30838 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=25775 pfet_05v0
x a_n6548_19768# vss a_n6080_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=19786 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control BUS[1] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=4633 nfet_03v3
x a_21860_36906# vdd a_22204_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=36830 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control PIN[1] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=57130 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=57131 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=32264 pfet_03v3
x a_18880_445# a_19396_987# a_19600_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=987 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=54942 nfet_05v0
x a_6400_3208# a_6916_3750# a_7120_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=3750 pfet_05v0
x a_3140_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=11960 pfet_05v0
x a_38460_34023# a_38320_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=34067 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=7397 pfet_03v3
x a_27116_17005# vss a_27584_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=17023 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vss a_44208_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=52939 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=37790 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=-6417 pfet_03v3
x a_50080_36364# a_50448_36361# a_50596_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=36361 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control BUS[9] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=35026 nfet_03v3
x a_20876_3190# vdd a_21344_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=3747 pfet_05v0
x a_38460_39549# a_38320_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=39593 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=32264 pfet_03v3
x a_n6080_3208# a_n5564_3750# a_n5360_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=3750 pfet_05v0
x a_18412_11479# a_19396_12039# a_19640_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=11494 nfet_05v0
x Enable a_23325_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=58427 nfet_05v0
x a_34340_59010# vss a_34684_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=58465 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vss a_13008_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=50176 nfet_05v0
x a_31876_12039# vss a_32220_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=11494 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=18449 pfet_03v3
x a_32220_22971# a_32080_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=23015 pfet_05v0
x a_34340_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=50138 nfet_05v0
x a_44356_17565# vss a_44700_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=17020 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=37790 pfet_03v3
x a_32220_28497# a_32080_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=28541 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control PIN[14] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=21211 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=10734 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=16260 nfet_05v0
x a_n6548_44635# a_n5712_45195# a_n5564_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=45195 pfet_05v0
x a_28444_31260# a_28344_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=30835 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=1871 pfet_03v3
x a_39596_8716# vdd a_40064_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=9273 pfet_05v0
x a_34340_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=55664 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=42353 pfet_05v0
x a_n6080_19786# a_n5564_20328# a_n5360_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=20328 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=4634 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=54368 pfet_03v3
x a_52076_427# a_53060_987# a_53304_442# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=442 nfet_05v0
x a_n5564_6513# vdd a_n5220_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=6437 pfet_05v0
x a_n6080_25312# a_n5564_25854# a_n5360_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=25854 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=46079 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=35027 pfet_03v3
x a_13156_9276# vdd a_13500_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=9200 pfet_05v0
x a_n2756_11919# a_n2896_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=11963 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=-3654 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control BUS[9] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=32263 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=10160 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=15686 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=54368 pfet_03v3
x a_49612_47398# a_50448_47958# a_50596_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=47958 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=26738 pfet_03v3
x swmatrix_row_10_14.D_in vdd a_n5712_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=20328 pfet_05v0
x a_28444_6393# a_28304_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=6437 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=4634 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=56168 pfet_05v0
x Enable a_29565_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=47375 nfet_05v0
x a_38460_31260# a_38320_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=31304 pfet_05v0
x a_52076_n5099# a_53060_n4539# a_53304_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=-5083 nfet_05v0
x a_21860_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=22508 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control BUS[2] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=18448 nfet_03v3
x swmatrix_row_10_12.D_in vdd a_n5712_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=25854 pfet_05v0
x a_38460_36786# a_38320_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=36830 pfet_05v0
x a_15620_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=34064 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=-6417 pfet_03v3
x a_34340_56247# vss a_34684_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=55702 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=7397 pfet_03v3
x a_5932_55687# a_6768_56247# a_6916_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=56247 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=45116 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vdd a_50448_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=45195 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=21212 pfet_03v3
x a_40924_58890# a_40824_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=58465 nfet_05v0
x a_15620_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=39590 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control BUS[8] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=23974 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=1871 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=55687 nfet_05v0
x a_9380_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=23012 pfet_05v0
x a_50940_17445# a_50840_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=17020 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=50176 nfet_05v0
x a_n6548_41872# a_n5712_42432# a_n5564_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=42432 pfet_05v0
x a_9380_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=-2358 nfet_05v0
x a_39596_5953# vdd a_40064_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=6510 pfet_05v0
x a_34340_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=52901 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control PIN[2] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=54367 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=51605 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=47879 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=47958 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=43316 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=23975 pfet_03v3
x a_53060_14802# swmatrix_row_10_17.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=14219 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=46079 pfet_03v3
x a_50080_44653# a_50596_45195# a_50800_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=45195 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=36827 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=48842 pfet_03v3
x a_37600_52942# a_37968_52939# a_38116_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=52939 nfet_05v0
x a_n2756_28497# a_n2856_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=28072 nfet_05v0
x Enable a_48285_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=3167 nfet_05v0
x a_53060_20328# swmatrix_row_10_15.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=19745 nfet_05v0
x a_33356_30820# vss a_33824_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=30838 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control BUS[3] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=26737 nfet_03v3
x a_3484_20208# a_3344_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=20252 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=12923 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=51605 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control PIN[19] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=7396 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vss a_44208_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=44650 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=35027 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=56168 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=46079 pfet_03v3
x a_25636_39669# vss a_25980_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=39124 nfet_05v0
x Enable a_48285_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=8693 nfet_05v0
x a_22204_56127# a_22064_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=56171 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=53405 pfet_05v0
x Enable a_29565_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=44612 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=-317 nfet_05v0
x a_52076_n2336# a_53060_n1776# a_53304_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=-2320 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control BUS[1] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=7396 nfet_03v3
x a_15620_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=31301 pfet_05v0
x a_20876_22531# vdd a_21344_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=23088 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control BUS[7] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=21211 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=58931 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=45116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=35027 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=23975 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=4634 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vdd a_50448_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=42432 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=39109 nfet_05v0
x a_40924_56127# a_40824_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=55702 nfet_05v0
x a_28444_n4659# a_28344_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=52924 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=40553 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=23975 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=-891 pfet_03v3
x a_160_n2318# a_676_n1776# a_880_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=-1775 pfet_05v0
x a_n3100_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=-5121 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control PIN[3] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=51604 nfet_03v3
x a_15964_34023# a_15824_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=34067 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=26738 pfet_03v3
x a_2624_8734# a_3140_9276# a_3344_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=9276 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=18449 pfet_03v3
x a_15964_39549# a_15824_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=39593 pfet_05v0
x a_49612_33583# a_50448_34143# a_50596_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=34143 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=45116 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=43284 pfet_05v0
x a_50080_41890# a_50596_42432# a_50800_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=42432 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=7397 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=43316 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vss a_10845_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=30797 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=28538 pfet_05v0
x a_676_987# vss a_1020_867# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=442 nfet_05v0
x a_24652_19768# vss a_25120_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=19786 nfet_05v0
x a_5932_50161# a_6916_50721# a_7160_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=50176 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=-891 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=48842 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control PIN[20] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=4633 nfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=53405 pfet_05v0
x a_27116_30820# vdd a_27584_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=31377 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=43316 pfet_03v3
x Enable a_48285_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=5930 nfet_05v0
x a_3140_53484# vdd a_3484_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=53408 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=21212 pfet_03v3
x a_32220_39549# a_32120_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=39124 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control BUS[1] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=4633 nfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=58931 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control PIN[13] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=23974 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=18449 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control BUS[5] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=37789 nfet_03v3
x a_20876_19768# vdd a_21344_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=20325 pfet_05v0
x a_3140_59010# vdd a_3484_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=58934 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=41872 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=34064 pfet_05v0
x a_24652_3190# a_25488_3750# a_25636_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=3750 pfet_05v0
x a_31876_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=11960 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=34143 pfet_05v0
x a_28444_n1896# a_28344_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=-2320 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=15686 pfet_03v3
x a_20876_25294# vdd a_21344_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=25851 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control PIN[23] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=-3655 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vss a_44208_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=3205 nfet_05v0
x a_25120_14260# a_25488_14257# a_25636_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=14257 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=39590 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control BUS[4] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=26737 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=10160 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control PIN[10] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=32263 nfet_03v3
x swmatrix_row_10_12.D_in vss a_54525_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=28034 nfet_05v0
x a_15964_31260# a_15824_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=31304 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=23012 pfet_05v0
x a_2624_5971# a_3140_6513# a_3344_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=6513 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=-6449 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control PIN[24] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=-6418 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vss a_44208_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=8731 nfet_05v0
x a_25120_19786# a_25488_19783# a_25636_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=19783 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=46079 pfet_03v3
x a_15964_36786# a_15824_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=36830 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=40521 pfet_05v0
x a_37600_44653# a_37968_44650# a_38116_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=44650 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=35027 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=1871 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control PIN[21] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=1870 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=4634 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=46079 pfet_03v3
x a_9724_34023# a_9624_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=33598 nfet_05v0
x a_n4084_427# a_n3100_987# a_n2856_442# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=442 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=55687 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=32264 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=9197 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=42353 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=14242 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=15686 pfet_03v3
x a_9380_42432# vdd a_9724_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=42356 pfet_05v0
x a_13156_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=3167 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=10160 pfet_03v3
x a_25636_50721# vdd a_25980_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=50645 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=56168 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=37790 pfet_03v3
x a_38460_28497# a_38360_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=28072 nfet_05v0
x a_3484_22971# a_3384_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=22546 nfet_05v0
x a_9380_47958# vdd a_9724_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=47882 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vss a_37968_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=3205 nfet_05v0
x a_47164_22971# a_47024_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=23015 pfet_05v0
x a_13156_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=8693 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=10160 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vss a_48285_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=30797 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vss a_37968_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=8731 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=31301 pfet_05v0
x a_47164_28497# a_47024_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=28541 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control PIN[23] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=-3655 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=12923 pfet_03v3
x a_32220_867# a_32080_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=911 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=-891 pfet_03v3
x a_20876_427# vss a_21344_445# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=445 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=18449 pfet_03v3
x a_n3616_58468# a_n3248_58465# a_n3100_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=58465 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=56168 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=-891 pfet_03v3
x a_8396_17005# vss a_8864_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=17023 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=7397 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=43316 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=14219 nfet_05v0
x Enable a_4605_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=58427 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vdd a_25488_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=47958 pfet_05v0
x a_3140_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=-4617 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=3190 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=18449 pfet_03v3
x a_53060_12039# vdd a_53404_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=11963 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=48842 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=19745 nfet_05v0
x a_20876_58450# a_21712_59010# a_21860_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=59010 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=57705 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=-1775 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=52924 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=43316 pfet_03v3
x a_9724_31260# a_9624_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=30835 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=6434 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=12923 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=35027 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=53405 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=1871 pfet_03v3
x a_21344_3208# a_21860_3750# a_22064_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=3750 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control PIN[8] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=37789 nfet_03v3
x a_160_22549# a_676_23091# a_880_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=23091 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=-3654 pfet_03v3
x a_13156_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=5930 nfet_05v0
x a_25120_47416# a_25636_47958# a_25840_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=47958 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=58931 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=15686 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=35027 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=30797 nfet_05v0
x a_39596_28057# a_40580_28617# a_40824_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=28072 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control BUS[9] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=-3655 nfet_03v3
x a_37132_44635# a_37968_45195# a_38116_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=45195 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vss a_19248_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=22546 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control BUS[2] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=-892 nfet_03v3
x a_49612_58450# vss a_50080_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=58468 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control PIN[19] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=7396 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=19768 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=40553 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=1871 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control BUS[5] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=29500 nfet_03v3
x a_38116_50721# vss a_38460_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=50176 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=46079 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=40553 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=22508 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=15686 pfet_03v3
x a_n3616_55705# a_n3248_55702# a_n3100_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=53405 pfet_05v0
x a_43372_47398# vss a_43840_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=47416 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=26738 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=4634 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=58931 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=11960 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=32264 pfet_03v3
x a_19396_12039# vdd a_19740_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=11963 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=18449 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=-891 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=37790 pfet_03v3
x a_n2756_56127# a_n2896_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=56171 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=43890 nfet_05v0
x a_37132_39109# vdd a_37600_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=39666 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control PIN[9] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=35026 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=-4538 pfet_05v0
x a_24652_11479# a_25488_12039# a_25636_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=12039 pfet_05v0
x a_37132_25294# a_38116_25854# a_38360_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=25309 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control BUS[5] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=21211 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=23975 pfet_03v3
x a_45836_36346# a_46820_36906# a_47064_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=36361 nfet_05v0
x a_160_58468# a_528_58465# a_676_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=58465 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=54368 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=51605 pfet_03v3
x a_31360_41890# a_31728_41887# a_31876_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=41887 nfet_05v0
x a_24652_17005# a_25488_17565# a_25636_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=17565 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=20249 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=12923 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=46079 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=23975 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=987 pfet_05v0
x a_49612_55687# vss a_50080_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=55705 nfet_05v0
x a_37132_41872# a_37968_42432# a_38116_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=42432 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=25775 pfet_05v0
x a_47164_25734# a_47064_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=25309 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control PIN[20] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=4633 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=427 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vdd a_25488_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=34143 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=21786 nfet_05v0
x a_33824_445# a_34340_987# a_34544_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=987 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=43316 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=12923 pfet_03v3
x swmatrix_row_10_4.D_in vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=50642 pfet_05v0
x a_6916_39669# vss a_7260_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=39124 nfet_05v0
x a_19396_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=25271 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=-891 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=18449 pfet_03v3
x a_44700_50601# a_44600_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=50176 nfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=17486 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=38364 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=41872 nfet_05v0
x a_2156_22531# vdd a_2624_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=23088 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=43316 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=39669 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=35027 pfet_03v3
x a_9724_n4659# a_9624_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=-5083 nfet_05v0
x a_2156_14242# a_3140_14802# a_3384_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=14257 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=48842 pfet_03v3
x a_25120_33601# a_25636_34143# a_25840_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=34143 pfet_05v0
x a_25636_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=-5121 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=908 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=2445 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=40553 pfet_03v3
x a_37132_36346# vdd a_37600_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=36903 pfet_05v0
x Enable a_54525_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=25271 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vss a_37968_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=58465 nfet_05v0
x a_n4084_55687# a_n3248_56247# a_n3100_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=56247 pfet_05v0
x a_2156_19768# a_3140_20328# a_3384_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=19783 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=15686 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=35027 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=7971 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control PIN[21] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=1870 nfet_03v3
x a_160_55705# a_528_55702# a_676_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=55702 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=51605 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=21212 pfet_03v3
x a_24652_14242# a_25488_14802# a_25636_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=14802 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=57131 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=52939 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control PIN[13] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=23974 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=58427 nfet_05v0
x Enable a_n1635_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=50138 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=40553 pfet_03v3
x a_52544_36364# a_52912_36361# a_53060_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=36361 nfet_05v0
x swmatrix_row_10_18.D_in vdd a_n5712_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=9276 pfet_05v0
x a_n4084_14242# a_n3100_14802# a_n2856_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=14257 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=20249 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vss a_31728_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=47413 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control PIN[11] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=29500 nfet_03v3
x a_46820_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=11960 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=43316 pfet_03v3
x a_28100_987# vss a_28444_867# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=442 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=15686 pfet_03v3
x a_25636_n4539# vdd a_25980_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=-4614 pfet_05v0
x a_27116_3190# a_28100_3750# a_28344_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=3205 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control PIN[12] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=26737 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=26738 pfet_03v3
x a_n4084_19768# a_n3100_20328# a_n2856_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=19783 nfet_05v0
x Enable a_n1635_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=55664 nfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=25775 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=23091 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=56168 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=48842 pfet_03v3
x a_33824_n5081# a_34340_n4539# a_34544_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=-4538 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-5844 y=62249 nfet_05v0
x a_8396_30820# vdd a_8864_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=31377 pfet_05v0
x a_27116_8716# a_28100_9276# a_28344_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=8731 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=32264 pfet_03v3
x a_1020_34023# a_920_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=33598 nfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=14723 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=35601 nfet_05v0
x a_676_42432# vdd a_1020_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=42356 pfet_05v0
x a_2156_19768# vdd a_2624_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=20325 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=-923 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=8716 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=37790 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=10160 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=36906 pfet_05v0
x a_27116_58450# a_28100_59010# a_28344_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=58465 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control PIN[14] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=21211 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control PIN[21] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=1870 nfet_03v3
x a_40580_59010# vss a_40924_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=58465 nfet_05v0
x a_46820_53484# vss a_47164_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=52939 nfet_05v0
x a_676_47958# vdd a_1020_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=47882 pfet_05v0
x a_9724_n1896# a_9624_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=-2320 nfet_05v0
x a_37132_17005# a_38116_17565# a_38360_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=17020 nfet_05v0
x a_2156_25294# vdd a_2624_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=25851 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control PIN[23] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=-3655 nfet_03v3
x a_8864_3208# a_9380_3750# a_9584_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=3750 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=14242 nfet_05v0
x a_6400_14260# a_6768_14257# a_6916_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=14257 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=10160 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vss a_29565_404# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=404 nfet_05v0
x a_52076_47398# a_52912_47958# a_53060_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=47958 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=40553 pfet_03v3
x a_5932_28057# vss a_6400_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=28075 nfet_05v0
x a_31876_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=-4617 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=7397 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vss a_37968_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=55702 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=47879 pfet_05v0
x a_6400_19786# a_6768_19783# a_6916_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=19783 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=12923 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control PIN[13] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=23974 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=23975 pfet_03v3
x a_37132_41872# vss a_37600_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=41890 nfet_05v0
x a_50596_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=28538 pfet_05v0
x a_13500_20208# a_13360_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=20252 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=908 pfet_05v0
x a_50596_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=3167 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=13497 nfet_05v0
x a_47164_17445# a_47064_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=17020 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=7397 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=9197 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=49416 nfet_05v0
x swmatrix_row_10_19.D_in vdd a_n5712_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=6513 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=36361 nfet_05v0
x a_33824_39127# a_34340_39669# a_34544_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=39669 pfet_05v0
x a_50596_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=8693 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=12923 pfet_03v3
x Enable a_n1635_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=52901 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=45195 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control BUS[10] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=-3655 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=-891 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=53405 pfet_05v0
x a_6916_50721# vdd a_7260_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=50645 pfet_05v0
x a_14636_25294# a_15620_25854# a_15864_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=25309 nfet_05v0
x a_40924_867# a_40784_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=911 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=7397 pfet_03v3
x a_1020_31260# a_920_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=30835 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=40553 pfet_03v3
x a_52076_39109# vss a_52544_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=39127 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=58931 pfet_05v0
x a_n308_55687# a_528_56247# a_676_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=56247 pfet_05v0
x a_43372_52924# a_44356_53484# a_44600_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=52939 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control PIN[2] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=54367 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=18449 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=40553 pfet_03v3
x a_27116_55687# a_28100_56247# a_28344_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=55702 nfet_05v0
x a_40580_56247# vss a_40924_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=55702 nfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=3671 pfet_05v0
x a_33824_58468# a_34192_58465# a_34340_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=58465 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=21212 pfet_03v3
x a_53404_53364# a_53304_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=52939 nfet_05v0
x a_5932_25294# vss a_6400_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=25312 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control BUS[9] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=23974 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=4634 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=44650 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=29501 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=10734 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=54368 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vdd a_6768_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=47958 pfet_05v0
x a_12172_n2336# vdd a_12640_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=-1778 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=6434 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=18449 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=4634 pfet_03v3
x a_13156_53484# vdd a_13500_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=53408 pfet_05v0
x a_33824_36364# a_34340_36906# a_34544_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=36906 pfet_05v0
x a_37600_8734# a_38116_9276# a_38320_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=9276 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=-891 pfet_03v3
x a_50596_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=5930 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=42432 pfet_05v0
x Enable a_23325_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=14219 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=46047 pfet_05v0
x a_34340_14802# vss a_34684_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=14257 nfet_05v0
x a_13156_59010# vdd a_13500_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=58934 pfet_05v0
x a_22204_25734# a_22064_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=25778 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=4634 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vss a_13008_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=11494 nfet_05v0
x a_34340_20328# vss a_34684_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=19783 nfet_05v0
x Enable a_23325_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=19745 nfet_05v0
x a_43372_5953# a_44356_6513# a_44600_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=5968 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=57131 pfet_03v3
x a_12640_50179# a_13008_50176# a_13156_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=50176 nfet_05v0
x a_18412_39109# vss a_18880_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=39127 nfet_05v0
x a_21344_25312# a_21712_25309# a_21860_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=25309 nfet_05v0
x a_34340_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=11456 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=50642 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=35027 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=-891 pfet_03v3
x a_46820_45195# vss a_47164_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=44650 nfet_05v0
x a_52076_33583# a_52912_34143# a_53060_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=34143 pfet_05v0
x a_40580_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control PIN[3] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=51604 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=34064 pfet_05v0
x a_49612_3190# vss a_50080_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=3208 nfet_05v0
x a_34340_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=16982 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=-3654 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=10160 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=-891 pfet_03v3
x a_6916_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=41849 nfet_05v0
x a_49612_8716# vss a_50080_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=8734 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=15686 pfet_03v3
x a_33824_55705# a_34192_55702# a_34340_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=55702 nfet_05v0
x a_53060_56247# vdd a_53404_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=56171 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=39590 pfet_05v0
x a_19740_53364# a_19640_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=3671 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=7397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=18449 pfet_03v3
x a_45836_28057# vdd a_46304_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=28614 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=-4538 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=50161 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=51605 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control PIN[9] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=35026 nfet_03v3
x a_n6548_30820# vdd a_n6080_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=31377 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=1839 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=57131 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=-6417 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=-2358 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=18417 pfet_05v0
x a_2156_427# a_3140_987# a_3384_442# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=442 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=56168 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vss a_35805_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=47375 nfet_05v0
x a_37600_5971# a_38116_6513# a_38320_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=6513 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=18449 pfet_03v3
x a_14636_17005# a_15620_17565# a_15864_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=17020 nfet_05v0
x a_43372_52924# vdd a_43840_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=53481 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=-4617 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=3167 nfet_05v0
x a_5932_11479# a_6768_12039# a_6916_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=12039 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=17486 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=32264 pfet_03v3
x a_n6548_427# a_n5712_987# a_n5564_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=987 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=8693 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=18449 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=48810 pfet_05v0
x a_43372_44635# a_44356_45195# a_44600_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=44650 nfet_05v0
x a_30892_30820# a_31728_31380# a_31876_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=31380 pfet_05v0
x a_1020_n4659# a_920_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=-5083 nfet_05v0
x a_52076_3190# vss a_52544_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=3208 nfet_05v0
x a_40924_14682# a_40824_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=14257 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=42353 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=11479 nfet_05v0
x a_5932_17005# a_6768_17565# a_6916_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=17565 pfet_05v0
x a_14636_41872# vss a_15104_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=41890 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=17005 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=54368 pfet_03v3
x a_52076_8716# vss a_52544_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=8734 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control PIN[18] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=10159 nfet_03v3
x a_40924_20208# a_40824_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=19783 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=23975 pfet_03v3
x a_13156_6513# vss a_13500_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=5968 nfet_05v0
x a_53060_9276# swmatrix_row_10_19.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=9197 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=11494 nfet_05v0
x a_40580_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=53405 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=46079 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=31301 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=29501 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=35027 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control PIN[16] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=15685 nfet_03v3
x a_53404_45075# a_53304_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=44650 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vdd a_6768_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=34143 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=50642 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control PIN[10] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=32263 nfet_03v3
x a_19396_56247# vdd a_19740_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=56171 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=39669 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=29501 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=-3654 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=12923 pfet_03v3
x a_n2569_61293# swmatrix_row_10_0.D_in vss vss s=23232,704 d=15576,412 l=120 w=264 x=-2568 y=61337 nfet_05v0
x a_40580_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=58931 pfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=36827 pfet_05v0
x a_676_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=25271 nfet_05v0
x a_39596_5953# a_40580_6513# a_40824_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=5968 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=46079 pfet_03v3
x a_13500_36786# a_13400_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=36361 nfet_05v0
x a_n5564_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=39086 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=4634 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control PIN[21] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=1870 nfet_03v3
x a_20876_52924# a_21860_53484# a_22104_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=52939 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control BUS[6] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=18448 nfet_03v3
x a_n5564_987# vss a_n5220_867# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=442 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=53405 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vss a_35805_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=44612 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=17486 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=14723 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=57131 pfet_03v3
x a_3140_17565# vdd a_3484_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=17489 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=58931 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=55687 nfet_05v0
x a_33356_55687# a_34192_56247# a_34340_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=56247 pfet_05v0
x a_21344_17023# a_21712_17020# a_21860_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=17020 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=5930 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=7397 pfet_03v3
x a_n6080_58468# a_n5712_58465# a_n5564_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=58465 nfet_05v0
x a_1020_n1896# a_920_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=-2320 nfet_05v0
x a_5932_14242# a_6768_14802# a_6916_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=14802 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control PIN[13] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=23974 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control PIN[5] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=46078 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=47958 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=43316 pfet_03v3
x a_6916_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=33560 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=-891 pfet_03v3
x a_6916_n4539# vdd a_7260_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=-4614 pfet_05v0
x a_53060_6513# swmatrix_row_10_20.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=6434 pfet_05v0
x a_19740_45075# a_19640_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=44650 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control PIN[21] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=1870 nfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=9197 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control PIN[17] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=12922 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=51605 pfet_03v3
x a_15620_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=3167 nfet_05v0
x a_46820_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=-4617 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=48842 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=36906 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=43316 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=-6417 pfet_03v3
x a_40580_3750# vss a_40924_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=3205 nfet_05v0
x a_28444_20208# a_28304_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=20252 pfet_05v0
x a_15620_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=8693 nfet_05v0
x a_n5564_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=36323 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=18449 pfet_03v3
x a_40924_53364# a_40784_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=53408 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control BUS[8] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=-892 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control BUS[10] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=23974 nfet_03v3
x a_40580_9276# vss a_40924_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=8731 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=48842 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=-3080 nfet_05v0
x a_1020_6393# a_920_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=5968 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control PIN[8] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=37789 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=7397 pfet_03v3
x a_8396_58450# a_9380_59010# a_9624_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=58465 nfet_05v0
x a_40924_58890# a_40784_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=58934 pfet_05v0
x a_5932_11479# a_6916_12039# a_7160_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=11494 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-5613 y=61098 pfet_05v0
x a_12172_52924# a_13008_53484# a_13156_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=53484 pfet_05v0
x a_20876_28057# a_21712_28617# a_21860_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=28617 pfet_05v0
x a_24652_58450# a_25488_59010# a_25636_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=59010 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=28072 nfet_05v0
x a_21860_45195# vdd a_22204_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=45119 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=14723 pfet_05v0
x a_38116_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=45116 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=10160 pfet_03v3
x a_3140_14802# vdd a_3484_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=14726 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=52924 nfet_05v0
x a_3140_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=20249 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=-3654 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=40553 pfet_03v3
x a_n6080_n5081# a_n5564_n4539# a_n5360_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=-4538 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=7397 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=4634 pfet_03v3
x a_n6080_55705# a_n5712_55702# a_n5564_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=55702 nfet_05v0
x a_52076_50161# vdd a_52544_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=50718 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=46079 pfet_03v3
x a_3140_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=25775 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=21212 pfet_03v3
x a_40064_52942# a_40580_53484# a_40784_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=53484 pfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=23012 pfet_05v0
x a_34340_3750# vss a_34684_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=3205 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control PIN[6] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=43315 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=40553 pfet_03v3
x a_12172_41872# vdd a_12640_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=42429 pfet_05v0
x a_37600_n2318# a_38116_n1776# a_38320_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=-1775 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control PIN[4] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=48841 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=6434 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=7365 pfet_05v0
x a_34340_9276# vss a_34684_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=8731 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=404 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=17005 nfet_05v0
x Enable a_35805_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=30797 nfet_05v0
x a_33356_3190# a_34192_3750# a_34340_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=3750 pfet_05v0
x a_12172_47398# vdd a_12640_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=47955 pfet_05v0
x a_n5564_34143# vss a_n5220_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=33598 nfet_05v0
x a_15620_28617# vss a_15964_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=28072 nfet_05v0
x swmatrix_row_10_23.D_in vdd a_n5712_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=-4538 pfet_05v0
x a_20876_44635# a_21860_45195# a_22104_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=44650 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=37790 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=11479 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control PIN[9] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=35026 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=24549 nfet_05v0
x a_27116_n2336# vdd a_27584_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=-1778 pfet_05v0
x a_15620_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=5930 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=56168 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control PIN[19] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=7396 nfet_03v3
x a_28100_53484# vdd a_28444_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=53408 pfet_05v0
x a_44356_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=28034 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=427 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=3190 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=4634 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=57131 pfet_03v3
x a_8396_55687# a_9380_56247# a_9624_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=55702 nfet_05v0
x a_12172_50161# a_13008_50721# a_13156_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=50721 pfet_05v0
x a_n6080_39127# a_n5564_39669# a_n5360_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=39669 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=25271 nfet_05v0
x a_28100_59010# vdd a_28444_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=58934 pfet_05v0
x a_25636_12039# vdd a_25980_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=11963 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=17486 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=41872 nfet_05v0
x a_n2756_25734# a_n2896_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=25778 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=34143 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=51605 pfet_03v3
x a_52076_44635# vdd a_52544_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=45192 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=36827 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control BUS[9] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=46078 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=4634 pfet_03v3
x a_18412_50161# vdd a_18880_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=50718 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=43316 pfet_03v3
x a_52076_36346# a_53060_36906# a_53304_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=36361 nfet_05v0
x a_n3616_14260# a_n3248_14257# a_n3100_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=14257 nfet_05v0
x a_40064_50179# a_40580_50721# a_40784_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=50721 pfet_05v0
x a_38460_45075# a_38320_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=45119 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=-5121 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=3205 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=48842 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=7397 pfet_03v3
x a_50080_47416# a_50448_47413# a_50596_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=47413 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control PIN[10] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=32263 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=-891 pfet_03v3
x Enable a_4605_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=14219 nfet_05v0
x swmatrix_row_10_7.D_in vdd a_n5712_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=39669 pfet_05v0
x a_12172_28057# a_13156_28617# a_13400_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=28072 nfet_05v0
x a_18412_22531# a_19396_23091# a_19640_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=22546 nfet_05v0
x a_n3616_19786# a_n3248_19783# a_n3100_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=19783 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=17486 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=51573 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=43316 pfet_03v3
x a_31876_23091# vss a_32220_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=22546 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=-891 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=4602 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=7365 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=8731 nfet_05v0
x a_38116_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=30797 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=29501 pfet_03v3
x a_45836_427# vdd a_46304_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=984 pfet_05v0
x a_18412_8716# vdd a_18880_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=9273 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control BUS[1] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=29500 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=35027 pfet_03v3
x a_n5564_31380# vss a_n5220_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=30835 nfet_05v0
x Enable a_4605_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=19745 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=48842 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=42353 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control BUS[8] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=37789 nfet_03v3
x a_n6548_55687# a_n5712_56247# a_n5564_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=56247 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=27312 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=53405 pfet_05v0
x a_22204_28497# a_22104_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=28072 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control PIN[20] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=4633 nfet_03v3
x a_40580_n1776# vdd a_40924_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=-1851 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=58931 pfet_05v0
x a_n6080_36364# a_n5564_36906# a_n5360_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=36906 pfet_05v0
x a_n308_36346# vss a_160_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=36364 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=908 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=14723 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control BUS[7] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=18448 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=-6417 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=15686 pfet_03v3
x a_18412_44635# vdd a_18880_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=45192 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=32264 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control BUS[9] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=43315 nfet_03v3
x a_6916_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=404 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=21212 pfet_03v3
x a_38116_987# vdd a_38460_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=911 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=37790 pfet_03v3
x a_3484_34023# a_3344_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=34067 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=26738 pfet_03v3
x a_49612_19768# vss a_50080_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=19786 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vss a_44208_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=58465 nfet_05v0
x a_12172_33583# vdd a_12640_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=34140 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=32264 pfet_03v3
x a_20876_8716# vdd a_21344_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=9273 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control BUS[9] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=48841 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=18449 pfet_03v3
x Enable a_29565_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=58427 nfet_05v0
x a_3484_39549# a_3344_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=39593 pfet_05v0
x a_38116_12039# vss a_38460_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=11494 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=4634 pfet_03v3
x swmatrix_row_10_8.D_in vdd a_n5712_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=36906 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=14723 pfet_05v0
x a_15620_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=45116 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=37790 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=50176 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control BUS[7] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=35026 nfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=-1854 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=4602 pfet_05v0
x a_18412_5953# vdd a_18880_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=6510 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=32264 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control PIN[14] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=21211 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=16260 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vdd a_50448_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=56247 pfet_05v0
x a_28444_36786# a_28344_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=36361 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=908 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=37790 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=23012 pfet_05v0
x a_n6548_17005# vss a_n6080_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=17023 nfet_05v0
x a_160_14260# a_528_14257# a_676_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=14257 nfet_05v0
x a_15104_n2318# a_15620_n1776# a_15824_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=-1775 pfet_05v0
x a_n308_33583# vss a_160_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=33601 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=-3654 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=57099 pfet_05v0
x a_37600_22549# a_38116_23091# a_38320_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=23091 pfet_05v0
x a_160_19786# a_528_19783# a_676_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=19783 nfet_05v0
x a_n5564_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=-1854 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=12923 pfet_03v3
x a_50080_55705# a_50596_56247# a_50800_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=56247 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=15686 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=-891 pfet_03v3
x a_21860_50721# vss a_22204_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=50176 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=7397 pfet_03v3
x a_n2756_39549# a_n2856_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=39124 nfet_05v0
x a_3484_31260# a_3344_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=31304 pfet_05v0
x a_19396_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=908 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control BUS[7] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=32263 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=-6449 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vss a_44208_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=55702 nfet_05v0
x a_21860_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=28034 nfet_05v0
x a_20876_5953# vdd a_21344_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=6510 pfet_05v0
x swmatrix_row_10_23.phi_2 vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.I vss s=23232,704 d=23232,704 l=120 w=264 x=-6740 y=59873 nfet_05v0
x a_50596_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=50138 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=-6417 pfet_03v3
x a_3484_36786# a_3344_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=36830 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=35027 pfet_03v3
x swmatrix_row_10_18.D_in vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=11960 pfet_05v0
x a_31876_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=20249 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control PIN[8] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=37789 nfet_03v3
x a_50596_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=55664 nfet_05v0
x a_44700_11919# a_44600_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=11494 nfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=47879 pfet_05v0
x a_n5564_n4539# vss a_n5220_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=55687 nfet_05v0
x a_31876_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=25775 pfet_05v0
x a_44356_20328# vdd a_44700_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=20252 pfet_05v0
x a_20876_39109# vdd a_21344_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=39666 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control PIN[22] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=-892 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=5968 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=51605 pfet_03v3
x a_44356_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=50642 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control PIN[5] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=46078 nfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=9197 pfet_05v0
x a_15964_45075# a_15824_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=45119 pfet_05v0
x a_n5564_9276# vdd a_n5220_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=9200 pfet_05v0
x a_n4084_11479# a_n3248_12039# a_n3100_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=12039 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vss a_37968_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=14257 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control PIN[15] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=18448 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=9197 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=14219 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vss a_37968_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=19783 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=54336 pfet_05v0
x a_n4084_17005# a_n3248_17565# a_n3100_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=17565 pfet_05v0
x a_15620_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=30797 nfet_05v0
x a_37600_58468# a_37968_58465# a_38116_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=58465 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control BUS[8] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=40552 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=12923 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vss a_10845_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=41849 nfet_05v0
x a_33356_36346# vss a_33824_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=36364 nfet_05v0
x a_9724_20208# a_9584_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=20252 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=57131 pfet_03v3
x a_44700_3630# a_44560_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=3674 pfet_05v0
x Enable a_n1635_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=11456 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=19745 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=32264 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=29501 pfet_03v3
x a_28444_9156# a_28304_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=9200 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=56168 pfet_05v0
x a_n3100_42432# vdd a_n2756_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=42356 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=4634 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=28057 nfet_05v0
x a_15104_50179# a_15472_50176# a_15620_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=50176 nfet_05v0
x a_n6548_41872# a_n5564_42432# a_n5320_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=41887 nfet_05v0
x a_27116_41872# vdd a_27584_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=42429 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=37790 pfet_03v3
x a_n3100_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=25271 nfet_05v0
x Enable a_n1635_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=16982 nfet_05v0
x a_n3100_47958# vdd a_n2756_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=47882 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control BUS[8] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=21211 nfet_03v3
x a_49612_427# vss a_50080_445# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=445 nfet_05v0
x a_5932_58450# a_6768_59010# a_6916_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=59010 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=3671 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=17486 pfet_05v0
x a_27116_47398# vdd a_27584_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=47955 pfet_05v0
x a_50596_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=52901 nfet_05v0
x a_n5564_n1776# vss a_n5220_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=-2320 nfet_05v0
x a_27116_14242# a_28100_14802# a_28344_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=58450 nfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=52924 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=45116 pfet_05v0
x a_160_47416# a_676_47958# a_880_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=47958 pfet_05v0
x a_9380_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=-5121 nfet_05v0
x a_40580_14802# vss a_40924_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=14257 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=26738 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=23975 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control PIN[1] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=57130 nfet_03v3
x a_20876_36346# vdd a_21344_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=36903 pfet_05v0
x a_25120_25312# a_25488_25309# a_25636_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=25309 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=21212 pfet_03v3
x a_30892_427# a_31876_987# a_32120_442# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=442 nfet_05v0
x a_27116_19768# a_28100_20328# a_28344_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=19783 nfet_05v0
x a_40580_20328# vss a_40924_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=19783 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control PIN[6] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=43315 nfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=6434 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=51605 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=43284 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=427 nfet_05v0
x a_39596_44635# vss a_40064_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=44653 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control PIN[4] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=48841 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=6434 pfet_05v0
x a_n4084_14242# a_n3248_14802# a_n3100_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=14802 pfet_05v0
x a_53060_25854# vdd a_53404_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=25778 pfet_05v0
x a_37600_55705# a_37968_55702# a_38116_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=55702 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vdd a_528_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=20328 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control PIN[10] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=32263 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=7397 pfet_03v3
x a_44700_50601# a_44560_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=50645 pfet_05v0
x a_n3100_42432# vss a_n2756_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=41887 nfet_05v0
x a_33356_33583# vss a_33824_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=33601 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control BUS[3] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=29500 nfet_03v3
x a_8396_n2336# vdd a_8864_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=-1778 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=43316 pfet_03v3
x a_13156_17565# vdd a_13500_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=17489 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=53405 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vdd a_528_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=25854 pfet_05v0
x a_9380_53484# vdd a_9724_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=53408 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=26738 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=-6417 pfet_03v3
x a_25980_34023# a_25880_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=33598 nfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=34064 pfet_05v0
x a_38460_39549# a_38360_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=39124 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=48842 pfet_03v3
x a_13156_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=47879 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=58931 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=14723 pfet_05v0
x a_9380_59010# vdd a_9724_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=58934 pfet_05v0
x a_6916_12039# vdd a_7260_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=11963 pfet_05v0
x a_n308_11479# a_528_12039# a_676_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=12039 pfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=39590 pfet_05v0
x a_15104_22549# a_15620_23091# a_15824_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=23091 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=21212 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vss a_48285_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=41849 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control PIN[18] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=10159 nfet_03v3
x a_n308_17005# a_528_17565# a_676_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=17565 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=3671 pfet_05v0
x a_34684_n1896# a_34544_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=-1851 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=54368 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=29501 pfet_03v3
x a_33824_14260# a_34192_14257# a_34340_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=14257 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control PIN[16] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=15685 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=54368 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=20249 pfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=47879 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=40521 pfet_05v0
x a_33824_19786# a_34192_19783# a_34340_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=19783 nfet_05v0
x a_24652_17005# vss a_25120_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=17023 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=25775 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vss a_10845_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=33560 nfet_05v0
x a_19396_25854# vdd a_19740_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=25778 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=-3654 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=46079 pfet_03v3
x a_15964_867# a_15824_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=911 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=52179 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=50161 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=42353 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=4634 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=15686 pfet_03v3
x a_25636_56247# vdd a_25980_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=56171 pfet_05v0
x a_27116_33583# vdd a_27584_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=34140 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control PIN[14] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=21211 nfet_03v3
x a_13156_14802# vdd a_13500_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=14726 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control BUS[5] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=35026 nfet_03v3
x a_3484_28497# a_3384_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=28072 nfet_05v0
x a_21860_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=50642 pfet_05v0
x a_25980_31260# a_25880_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=30835 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=31301 pfet_05v0
x a_160_33601# a_676_34143# a_880_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=34143 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=-891 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=10160 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=33583 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=26738 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=41849 nfet_05v0
x a_39596_39109# a_40580_39669# a_40824_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=39124 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=1871 pfet_03v3
x a_12640_11497# a_13008_11494# a_13156_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=11494 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=908 pfet_05v0
x a_37132_55687# a_37968_56247# a_38116_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=56247 pfet_05v0
x a_n308_14242# a_528_14802# a_676_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=14802 pfet_05v0
x a_25120_17023# a_25488_17020# a_25636_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=17020 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control BUS[4] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=29500 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=7397 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=11960 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=51605 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control PIN[17] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=12922 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=26738 pfet_03v3
x a_40580_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=17486 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=51605 pfet_03v3
x a_19396_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=39086 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=18449 pfet_03v3
x a_53060_42432# swmatrix_row_10_7.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=42353 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=55687 nfet_05v0
x a_14636_52924# a_15472_53484# a_15620_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=53484 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=50176 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=47958 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=43316 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=32264 pfet_03v3
x a_9724_36786# a_9624_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=36361 nfet_05v0
x a_n5220_34023# a_n5320_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=33598 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=58450 nfet_05v0
x a_13156_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=34064 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=12923 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=18449 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=7397 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=37790 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=54368 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=54942 nfet_05v0
x Enable a_54525_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=39086 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=17486 pfet_05v0
x a_33356_41872# a_34340_42432# a_34584_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=41887 nfet_05v0
x a_13156_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=39590 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=427 nfet_05v0
x a_45836_47398# a_46820_47958# a_47064_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=47413 nfet_05v0
x a_46820_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=20249 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=35027 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vss a_48285_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=33560 nfet_05v0
x a_24652_28057# a_25488_28617# a_25636_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=28617 pfet_05v0
x a_31360_52942# a_31728_52939# a_31876_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=30820 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vss a_19248_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=28072 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control PIN[8] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=37789 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=-3654 pfet_03v3
x a_46820_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=25775 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control BUS[6] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=7396 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=40553 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=15686 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=36827 pfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=34064 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=28034 nfet_05v0
x a_3140_50721# vss a_3484_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=50176 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=4634 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=32838 nfet_05v0
x a_40924_6393# a_40784_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=6437 pfet_05v0
x a_40580_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=14723 pfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=39590 pfet_05v0
x Enable a_42045_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=-2358 nfet_05v0
x a_19396_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=36323 nfet_05v0
x a_1020_20208# a_880_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=20252 pfet_05v0
x a_n6548_n2336# vdd a_n6080_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=-1778 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=-6417 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=15686 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=46079 pfet_03v3
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=28538 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=11960 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=49416 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=52924 nfet_05v0
x a_14636_50161# a_15472_50721# a_15620_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=50721 pfet_05v0
x a_40924_17445# a_40784_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=17489 pfet_05v0
x a_n5220_31260# a_n5320_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=30835 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control PIN[9] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=35026 nfet_03v3
x a_13156_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=31301 pfet_05v0
x D_out vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=-4617 pfet_05v0
x a_2156_39109# vdd a_2624_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=39666 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=28057 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=4634 pfet_03v3
x a_2156_25294# a_3140_25854# a_3384_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=25309 nfet_05v0
x a_53404_42312# a_53264_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=42356 pfet_05v0
x d_in vss a_n2181_61337# vss s=15576,412 d=4224,196 l=120 w=132 x=-2300 y=61337 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=51605 pfet_03v3
x a_37132_50161# vss a_37600_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=50179 nfet_05v0
x Enable a_54525_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=36323 nfet_05v0
x a_25980_n4659# a_25880_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=-5083 nfet_05v0
x a_33356_11479# a_34192_12039# a_34340_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=12039 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=11479 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=14723 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=57131 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=37790 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=-6417 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control PIN[24] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=-6418 nfet_03v3
x a_n6080_14260# a_n5712_14257# a_n5564_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=17005 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=50642 pfet_05v0
x a_53404_47838# a_53264_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=47882 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control PIN[8] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=37789 nfet_03v3
x a_13500_34023# a_13360_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=34067 pfet_05v0
x a_44700_n4659# a_44560_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=-4614 pfet_05v0
x a_40064_41890# a_40432_41887# a_40580_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=41887 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=33560 nfet_05v0
x a_33356_17005# a_34192_17565# a_34340_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=17565 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=1871 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=51605 pfet_03v3
x a_52544_47416# a_52912_47413# a_53060_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=47413 nfet_05v0
x a_n4084_25294# a_n3100_25854# a_n2856_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=25309 nfet_05v0
x a_n6080_19786# a_n5712_19783# a_n5564_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=19783 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control BUS[6] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=4633 nfet_03v3
x a_13500_39549# a_13360_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=39593 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=26738 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=-3654 pfet_03v3
x a_52076_14242# vdd a_52544_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=14799 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=12923 pfet_03v3
x a_30892_44635# vss a_31360_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=44653 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=31301 pfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=36827 pfet_05v0
x a_25636_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=25271 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=18449 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=34143 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=29501 pfet_03v3
x a_8396_41872# vdd a_8864_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=42429 pfet_05v0
x a_39596_427# a_40580_987# a_40824_442# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=442 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control PIN[10] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=32263 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=43316 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=54368 pfet_03v3
x a_24652_30820# vdd a_25120_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=31377 pfet_05v0
x a_8396_47398# vdd a_8864_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=47955 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vdd a_50448_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=3750 pfet_05v0
x a_676_53484# vdd a_1020_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=53408 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=427 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=48842 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=34995 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=21212 pfet_03v3
x a_n3100_987# vdd a_n2756_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=911 pfet_05v0
x a_8396_14242# a_9380_14802# a_9624_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=14257 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=54368 pfet_03v3
x a_40924_14682# a_40784_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=14726 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=40553 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=-3654 pfet_03v3
x a_676_59010# vdd a_1020_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=58934 pfet_05v0
x a_28100_17565# vdd a_28444_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=17489 pfet_05v0
x a_2156_36346# vdd a_2624_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=36903 pfet_05v0
x a_19740_42312# a_19600_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=42356 pfet_05v0
x a_6400_25312# a_6768_25309# a_6916_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=25309 nfet_05v0
x a_8396_19768# a_9380_20328# a_9624_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=19783 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=10160 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=35027 pfet_03v3
x a_28100_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=47879 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=21212 pfet_03v3
x a_25980_n1896# a_25880_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=-2320 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=51605 pfet_03v3
x a_31360_44653# a_31728_44650# a_31876_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=44650 nfet_05v0
x a_5932_39109# vss a_6400_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=39127 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control BUS[9] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=37789 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=-3654 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=58465 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=23012 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vss a_42045_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=-2358 nfet_05v0
x a_19740_47838# a_19600_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=47882 pfet_05v0
x a_37132_52924# vss a_37600_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=52942 nfet_05v0
x a_13500_31260# a_13360_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=31304 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=24549 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=15686 pfet_03v3
x a_33356_14242# a_34192_14802# a_34340_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=14802 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=-1854 pfet_05v0
x a_18412_14242# vdd a_18880_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=14799 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=47413 nfet_05v0
x a_13500_36786# a_13360_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=36830 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=-891 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=56247 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=32264 pfet_03v3
x a_7260_34023# a_7160_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=33598 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control BUS[6] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=1870 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=37790 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=51605 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=47879 pfet_05v0
x a_46820_59010# vss a_47164_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=58465 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vss a_25488_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=50176 nfet_05v0
x a_12640_30838# a_13156_31380# a_13360_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=31380 pfet_05v0
x a_n5220_n4659# a_n5320_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=-5083 nfet_05v0
x a_n308_5953# vss a_160_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=5971 nfet_05v0
x a_2156_17005# a_3140_17565# a_3384_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=17020 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=51605 pfet_03v3
x a_28100_14802# vdd a_28444_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=14726 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=17486 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=50138 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control PIN[14] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=21211 nfet_03v3
x a_53060_6513# vdd a_53404_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=6437 pfet_05v0
x a_n4084_58450# a_n3248_59010# a_n3100_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=59010 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=23975 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vss a_528_442# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=442 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=55664 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=55702 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control BUS[4] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=32263 nfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=23012 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=-891 pfet_03v3
x a_n3100_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=908 pfet_05v0
x a_n4084_17005# a_n3100_17565# a_n2856_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=17020 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=12923 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vdd a_31728_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=53484 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=23975 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control PIN[11] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=29500 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=29501 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=1871 pfet_03v3
x a_27584_5971# a_27952_5968# a_28100_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=5968 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=50642 pfet_05v0
x a_6916_56247# vdd a_7260_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=56171 pfet_05v0
x a_8396_33583# vdd a_8864_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=34140 pfet_05v0
x a_34340_25854# vss a_34684_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=25309 nfet_05v0
x a_14636_50161# vss a_15104_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=50179 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=46079 pfet_03v3
x a_1020_36786# a_920_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=36361 nfet_05v0
x a_7260_31260# a_7160_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=30835 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=21180 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control PIN[22] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=-892 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=9197 pfet_05v0
x a_30892_44635# a_31728_45195# a_31876_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=45195 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vss a_13008_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=22546 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=12891 pfet_05v0
x a_43372_58450# a_44356_59010# a_44600_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=58465 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=47879 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=56168 pfet_05v0
x a_n6548_11479# a_n5712_12039# a_n5564_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=12039 pfet_05v0
x a_34340_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=22508 nfet_05v0
x a_28100_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=34064 pfet_05v0
x a_n6080_445# a_n5712_442# a_n5564_987# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=442 nfet_05v0
x a_46820_56247# vss a_47164_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=55702 nfet_05v0
x a_n5220_n1896# a_n5320_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=-2320 nfet_05v0
x a_6400_17023# a_6768_17020# a_6916_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=17020 nfet_05v0
x a_n6548_17005# a_n5712_17565# a_n5564_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=17565 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=45116 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control PIN[14] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=21211 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=21212 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=14723 pfet_05v0
x a_19396_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=-1854 pfet_05v0
x a_9724_867# a_9624_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=442 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=7397 pfet_03v3
x a_53404_58890# a_53304_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=58465 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control PIN[5] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=46078 nfet_03v3
x a_28100_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=39590 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=26738 pfet_03v3
x a_676_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=39086 nfet_05v0
x a_50596_20328# vdd a_50940_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=20252 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=16260 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=18449 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=52901 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=-4617 pfet_05v0
x a_13156_987# vss a_13500_867# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=442 nfet_05v0
x a_n6548_41872# vdd a_n6080_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=42429 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=3671 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vss a_44208_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=14257 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vdd a_31728_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=50721 pfet_05v0
x Enable a_29565_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=14219 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=26738 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control BUS[5] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=7396 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vss a_35805_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=58427 nfet_05v0
x a_n6548_47398# vdd a_n6080_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=47955 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=35027 pfet_03v3
x a_30892_3190# vss a_31360_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=3208 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vss a_44208_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=19783 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=34064 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=28538 pfet_05v0
x Enable a_29565_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=19745 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=43316 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=6434 pfet_05v0
x a_30892_8716# vss a_31360_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=8734 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vdd a_50448_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=12039 pfet_05v0
x a_n308_58450# a_528_59010# a_676_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=59010 pfet_05v0
x a_30892_41872# a_31728_42432# a_31876_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=42432 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=39590 pfet_05v0
x a_40924_25734# a_40824_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=25309 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=11494 nfet_05v0
x a_43372_55687# a_44356_56247# a_44600_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=55702 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=53405 pfet_05v0
x a_5932_28057# a_6768_28617# a_6916_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=28617 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control PIN[22] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=-892 nfet_03v3
x a_14636_52924# vss a_15104_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=52942 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=48842 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=-3080 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vdd a_50448_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=17565 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control PIN[1] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=57130 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control PIN[8] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=37789 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=33583 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=-3654 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=10160 pfet_03v3
x a_28100_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=31301 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control BUS[9] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=21211 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=58931 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=22546 nfet_05v0
x a_n6548_14242# a_n5712_14802# a_n5564_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=14802 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=15686 pfet_03v3
x a_6916_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=47375 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=-6417 pfet_03v3
x a_19740_58890# a_19640_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=58465 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control PIN[12] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=26737 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=4634 pfet_03v3
x a_n4084_5953# vss a_n3616_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=5971 nfet_05v0
x a_53404_56127# a_53304_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=55702 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control PIN[6] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=43315 nfet_03v3
x a_n6548_427# vdd a_n6080_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=984 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=10160 pfet_03v3
x a_50080_11497# a_50596_12039# a_50800_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=12039 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=50161 nfet_05v0
x a_676_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=36323 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=23975 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=404 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=57131 pfet_03v3
x a_28444_34023# a_28304_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=34067 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=-6417 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=7365 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control PIN[4] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=48841 nfet_03v3
x a_13500_47838# a_13400_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=47413 nfet_05v0
x a_12172_n5099# vdd a_12640_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=-4541 pfet_05v0
x a_50080_17023# a_50596_17565# a_50800_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=17565 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=18449 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=42353 pfet_05v0
x a_28444_39549# a_28304_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=39593 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control BUS[10] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=37789 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=1871 pfet_03v3
x a_21860_12039# vss a_22204_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=11494 nfet_05v0
x a_45836_44635# vss a_46304_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=44653 nfet_05v0
x a_22204_22971# a_22064_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=23015 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=-4617 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control BUS[5] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=4633 nfet_03v3
x a_25636_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=9197 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=34064 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=32264 pfet_03v3
x a_43372_3190# a_44356_3750# a_44600_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=3205 nfet_05v0
x a_34340_17565# vss a_34684_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=17020 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vss a_23325_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=30797 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=28538 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=31301 pfet_05v0
x a_22204_28497# a_22064_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=28541 pfet_05v0
x a_50596_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=11456 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=39590 pfet_05v0
x a_7260_n4659# a_7160_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=-5083 nfet_05v0
x a_43372_8716# a_44356_9276# a_44600_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=8731 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=11479 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=54368 pfet_03v3
x a_50596_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=16982 nfet_05v0
x swmatrix_row_10_6.D_in vss a_n5712_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=41887 nfet_05v0
x a_39596_30820# a_40432_31380# a_40580_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=31380 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=23975 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=-891 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vdd a_50448_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=14802 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=35027 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=30820 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=8716 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=54368 pfet_03v3
x a_6916_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=44612 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=-3654 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=12923 pfet_03v3
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=50642 pfet_05v0
x a_44356_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=11960 pfet_05v0
x a_19740_56127# a_19640_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=55702 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=46079 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=10128 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=15686 pfet_03v3
x a_37600_14260# a_37968_14257# a_38116_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=14257 nfet_05v0
x a_28444_31260# a_28304_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=31304 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=-3654 pfet_03v3
x a_20876_58450# a_21860_59010# a_22104_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=58465 nfet_05v0
x a_n6548_33583# vdd a_n6080_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=34140 pfet_05v0
x a_676_3750# vdd a_1020_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=3674 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=4602 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=15654 pfet_05v0
x a_5932_30820# vdd a_6400_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=31377 pfet_05v0
x a_37600_19786# a_37968_19783# a_38116_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=19783 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=-5121 nfet_05v0
x a_50080_14260# a_50596_14802# a_50800_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=14802 pfet_05v0
x a_28444_36786# a_28304_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=36830 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=31301 pfet_05v0
x a_5932_22531# a_6916_23091# a_7160_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=22546 nfet_05v0
x a_25636_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=6434 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=17486 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=39086 nfet_05v0
x a_15104_11497# a_15472_11494# a_15620_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=11494 nfet_05v0
x a_9380_17565# vdd a_9724_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=17489 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=39124 nfet_05v0
x a_25636_25854# vdd a_25980_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=25778 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=55687 nfet_05v0
x a_40924_17445# a_40824_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=17020 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=21212 pfet_03v3
x a_7260_n1896# a_7160_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=-2320 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=14242 nfet_05v0
x a_13156_3750# vss a_13500_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=3205 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=51605 pfet_03v3
x a_3140_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=36827 pfet_05v0
x a_13156_9276# vss a_13500_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=8731 nfet_05v0
x a_39596_3190# a_40580_3750# a_40824_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=3205 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=10160 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control PIN[5] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=46078 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=-6417 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=43316 pfet_03v3
x a_39596_8716# a_40580_9276# a_40824_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=8731 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=12923 pfet_03v3
x Enable a_35805_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=41849 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=56168 pfet_05v0
x a_15620_39669# vss a_15964_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=39124 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=48842 pfet_03v3
x a_20876_55687# a_21860_56247# a_22104_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=55702 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=23975 pfet_03v3
x a_44700_11919# a_44560_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=11963 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vss a_6768_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=50176 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control BUS[6] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=-3655 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=18449 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=14723 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=10160 pfet_03v3
x a_9380_14802# vdd a_9724_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=14726 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=36323 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=58450 nfet_05v0
x a_33356_58450# a_34192_59010# a_34340_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=59010 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=28538 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control PIN[14] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=21211 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control BUS[4] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=-892 nfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=52924 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=46079 pfet_03v3
x a_52076_55687# vdd a_52544_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=56244 pfet_05v0
x a_46304_52942# a_46820_53484# a_47024_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=53484 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=35027 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vss a_n1635_404# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=404 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=40553 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=-3654 pfet_03v3
x a_37600_47416# a_38116_47958# a_38320_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=47958 pfet_05v0
x a_52076_47398# a_53060_47958# a_53304_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=47413 nfet_05v0
x a_n3616_25312# a_n3248_25309# a_n3100_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=25309 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=-3654 pfet_03v3
x a_5932_5953# a_6916_6513# a_7160_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=5968 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=46079 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=15686 pfet_03v3
x a_2624_n2318# a_3140_n1776# a_3344_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=-1775 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=15686 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control PIN[6] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=43315 nfet_03v3
x a_12172_39109# a_13156_39669# a_13400_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=39124 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=28538 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control BUS[10] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=21211 nfet_03v3
x a_1020_3630# a_920_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=3205 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=46079 pfet_03v3
x a_38116_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=41849 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control PIN[9] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=35026 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control PIN[4] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=48841 nfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=53405 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=7397 pfet_03v3
x a_1020_9156# a_920_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=8731 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=13497 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=1871 pfet_03v3
x a_22204_39549# a_22104_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=39124 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control BUS[1] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=-3655 nfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=58931 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=40553 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=25271 nfet_05v0
x a_50596_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=404 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=5953 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=32264 pfet_03v3
x a_676_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=-1854 pfet_05v0
x a_21860_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=11960 pfet_05v0
x a_n308_47398# vss a_160_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=47416 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control PIN[24] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=-6418 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=57131 pfet_03v3
x a_3140_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=23012 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=-923 pfet_05v0
x a_3140_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=-2358 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=26738 pfet_03v3
x a_37132_11479# a_37968_12039# a_38116_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=12039 pfet_05v0
x a_18412_55687# vdd a_18880_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=56244 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=43316 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=37790 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control PIN[7] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=40552 nfet_03v3
x a_46304_50179# a_46820_50721# a_47024_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=50721 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control BUS[7] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=46078 nfet_03v3
x a_3484_45075# a_3344_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=45119 pfet_05v0
x a_43840_41890# a_44208_41887# a_44356_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=41887 nfet_05v0
x a_37132_17005# a_37968_17565# a_38116_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=17565 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=48842 pfet_03v3
x a_34684_6393# a_34584_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=5968 nfet_05v0
x swmatrix_row_10_15.D_in vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=20249 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control PIN[10] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=32263 nfet_03v3
x a_50080_8734# a_50596_9276# a_50800_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=9276 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=43316 pfet_03v3
x a_18412_28057# a_19396_28617# a_19640_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=28072 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=12923 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=54368 pfet_03v3
x a_31876_28617# vss a_32220_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=28072 nfet_05v0
x a_38116_23091# vss a_38460_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=22546 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=18449 pfet_03v3
x swmatrix_row_10_13.D_in vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=25775 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=3671 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=7397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=10160 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=12923 pfet_03v3
x Enable a_35805_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=33560 nfet_05v0
x a_37132_5953# vss a_37600_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=5971 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=11479 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=48842 pfet_03v3
x a_n5564_36906# vss a_n5220_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=36361 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=19023 nfet_05v0
x a_n4084_44635# vss a_n3616_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=44653 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=21786 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=14242 nfet_05v0
x a_28444_47838# a_28344_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=47413 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=43316 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=27312 nfet_05v0
x a_27116_n5099# vdd a_27584_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=-4541 pfet_05v0
x a_15620_50721# vdd a_15964_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=50645 pfet_05v0
x a_44356_34143# vdd a_44700_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=34067 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=4634 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=11494 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control PIN[21] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=1870 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=18449 pfet_03v3
x a_2624_50179# a_2992_50176# a_3140_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=50176 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control PIN[23] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=-3655 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=48842 pfet_03v3
x a_n2756_22971# a_n2896_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=23015 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=-891 pfet_03v3
x a_5932_427# vss a_6400_445# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=445 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=10734 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=41872 nfet_05v0
x a_44356_39669# vdd a_44700_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=39593 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=-3654 pfet_03v3
x a_12172_41872# vss a_12640_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=41890 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=15686 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=31380 pfet_05v0
x a_n2756_28497# a_n2896_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=28541 pfet_05v0
x a_160_25312# a_528_25309# a_676_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=25309 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=908 pfet_05v0
x a_37600_33601# a_38116_34143# a_38320_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=34143 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control BUS[8] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=54367 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=-923 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=40553 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=26738 pfet_03v3
x a_9724_34023# a_9584_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=34067 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=-6417 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=15686 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=46079 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=987 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=32264 pfet_03v3
x Enable a_48285_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=404 nfet_05v0
x a_n3616_17023# a_n3248_17020# a_n3100_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=17020 nfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=427 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=18449 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control BUS[7] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=43315 nfet_03v3
x a_9724_39549# a_9584_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=39593 pfet_05v0
x a_37132_14242# a_37968_14802# a_38116_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=14802 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=43284 pfet_05v0
x a_n3100_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=39086 nfet_05v0
x a_3140_12039# vss a_3484_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=11494 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=40553 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=37790 pfet_03v3
x a_50080_5971# a_50596_6513# a_50800_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=6513 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=51605 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=42353 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control BUS[8] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=35026 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vdd a_528_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=-4538 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control BUS[7] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=48841 nfet_03v3
x a_38116_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=33560 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=32264 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=4634 pfet_03v3
x a_44700_22971# a_44600_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=22546 nfet_05v0
x a_5932_427# a_6768_987# a_6916_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=987 pfet_05v0
x a_38116_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=3671 pfet_05v0
x a_18880_3208# a_19396_3750# a_19600_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=3750 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=6513 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=37790 pfet_03v3
x a_n6548_58450# a_n5712_59010# a_n5564_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=59010 pfet_05v0
x a_31876_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=36827 pfet_05v0
x a_676_17565# vdd a_1020_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=17489 pfet_05v0
x a_44356_31380# vdd a_44700_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=31304 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=35027 pfet_03v3
x a_15104_47416# a_15620_47958# a_15824_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=47958 pfet_05v0
x a_44356_36906# vdd a_44700_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=36830 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vss a_37968_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=25309 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=-3654 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=57099 pfet_05v0
x a_2624_22549# a_3140_23091# a_3344_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=23091 pfet_05v0
x a_37132_11479# vss a_37600_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=11497 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=12923 pfet_03v3
x a_39596_58450# vss a_40064_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=58468 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=23975 pfet_03v3
x a_33356_5953# vss a_33824_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=5971 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=15686 pfet_03v3
x a_49612_17005# vss a_50080_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=17023 nfet_05v0
x a_n4084_28057# a_n3248_28617# a_n3100_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=28617 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=-5843 nfet_05v0
x Enable a_17085_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=50138 nfet_05v0
x a_15620_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=41849 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=11960 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control BUS[8] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=51604 nfet_03v3
x a_28100_50721# vss a_28444_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=50176 nfet_05v0
x a_33356_47398# vss a_33824_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=47416 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control PIN[5] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=46078 nfet_03v3
x a_9724_31260# a_9584_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=31304 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=29501 pfet_03v3
x a_44356_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=-4617 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=43316 pfet_03v3
x Enable a_n1635_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=22508 nfet_05v0
x Enable a_17085_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=55664 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vdd a_528_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=39669 pfet_05v0
x a_n3100_53484# vdd a_n2756_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=53408 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=39109 nfet_05v0
x a_n6548_52924# a_n5564_53484# a_n5320_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=52939 nfet_05v0
x a_9724_36786# a_9584_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=36830 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=35027 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=40521 pfet_05v0
x a_n3100_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=36323 nfet_05v0
x a_38460_867# a_38360_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=442 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=48842 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control BUS[5] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=32263 nfet_03v3
x a_30892_427# vdd a_31360_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=984 pfet_05v0
x a_n3100_59010# vdd a_n2756_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=58934 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=5953 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=28538 pfet_05v0
x a_6916_25854# vdd a_7260_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=25778 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vdd a_50448_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=59010 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=32264 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=35027 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=15686 pfet_03v3
x a_27116_25294# a_28100_25854# a_28344_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=25309 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=57131 pfet_03v3
x a_40580_25854# vss a_40924_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=25309 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control BUS[6] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=23974 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=-3654 pfet_03v3
x a_676_14802# vdd a_1020_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=14726 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=37790 pfet_03v3
x a_3140_987# vdd a_3484_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=911 pfet_05v0
x a_8864_30838# a_9380_31380# a_9584_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=31380 pfet_05v0
x a_31360_n2318# a_31876_n1776# a_32080_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=-1775 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=15686 pfet_03v3
x a_160_17023# a_528_17020# a_676_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=17020 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=47879 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=3190 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control PIN[19] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=7396 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=14257 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=54336 pfet_05v0
x a_24652_50161# a_25636_50721# a_25880_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=50176 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vss a_23325_404# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=404 nfet_05v0
x a_39596_55687# vss a_40064_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=55705 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=40553 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=-891 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=7397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=12923 pfet_03v3
x a_50080_58468# a_50596_59010# a_50800_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=59010 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vss a_10845_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=47375 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=19783 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=32264 pfet_03v3
x a_34340_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=3671 pfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=56168 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control PIN[6] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=43315 nfet_03v3
x a_14636_427# a_15620_987# a_15864_442# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=442 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=5953 nfet_05v0
x a_n3100_53484# vss a_n2756_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=52939 nfet_05v0
x a_9380_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=25271 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=40553 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control BUS[10] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=-892 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=12039 pfet_05v0
x a_34684_50601# a_34584_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=50176 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control PIN[9] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=35026 nfet_03v3
x Enable a_17085_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=52901 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vdd a_528_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=36906 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=1871 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control PIN[4] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=48841 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=41872 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=32264 pfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=45116 pfet_05v0
x a_24652_n2336# vdd a_25120_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=-1778 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control BUS[3] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=-3655 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=17565 pfet_05v0
x a_31876_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=23012 pfet_05v0
x a_31876_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=-2358 nfet_05v0
x a_2156_52924# a_2992_53484# a_3140_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=53484 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=3671 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=47398 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=3205 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=20249 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=58450 nfet_05v0
x a_15104_33601# a_15620_34143# a_15824_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=34143 pfet_05v0
x a_46820_14802# vss a_47164_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=14257 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control BUS[1] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=23974 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=23975 pfet_03v3
x a_n308_28057# a_528_28617# a_676_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=28617 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=3750 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=12923 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=8731 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vss a_17085_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=50138 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=25775 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=-317 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=7397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=10160 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vss a_25488_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=11494 nfet_05v0
x a_46820_20328# vss a_47164_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=19783 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=3671 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=57131 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control PIN[12] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=26737 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=12923 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vss a_37968_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=17020 nfet_05v0
x a_33824_25312# a_34192_25309# a_34340_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=25309 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=23975 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vss a_17085_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=55664 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=52939 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=1871 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=11456 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control PIN[20] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=4633 nfet_03v3
x a_53060_56247# swmatrix_row_10_2.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=56168 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=42353 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=33583 nfet_05v0
x a_15620_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=33560 nfet_05v0
x a_15620_n4539# vdd a_15964_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=-4614 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=4634 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=16982 nfet_05v0
x a_44700_56127# a_44560_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=56171 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vss a_10845_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=44612 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=36827 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=46079 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control BUS[1] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=40552 nfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=25294 nfet_05v0
x a_15104_8734# a_15620_9276# a_15824_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=53405 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=26738 pfet_03v3
x a_43372_22531# vdd a_43840_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=23088 pfet_05v0
x a_n6548_44635# a_n5564_45195# a_n5320_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=44650 nfet_05v0
x a_3484_39549# a_3384_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=39124 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=58931 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=11960 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=14802 pfet_05v0
x a_18880_33601# a_19248_33598# a_19396_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=33598 nfet_05v0
x a_20876_5953# a_21860_6513# a_22104_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=5968 nfet_05v0
x a_43372_14242# a_44356_14802# a_44600_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=14257 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=18417 pfet_05v0
x a_2156_50161# a_2992_50721# a_3140_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=50721 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=21212 pfet_03v3
x a_14636_11479# vss a_15104_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=11497 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vss a_48285_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=47375 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=44635 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control PIN[13] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=23974 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=-891 pfet_03v3
x a_27116_17005# a_28100_17565# a_28344_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=17020 nfet_05v0
x a_43372_19768# a_44356_20328# a_44600_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=19783 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=34064 pfet_05v0
x a_40580_17565# vss a_40924_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=17020 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=17486 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=29501 pfet_03v3
x a_12640_22549# a_13008_22546# a_13156_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=22546 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=3671 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=54368 pfet_03v3
x a_21860_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=-4617 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=39590 pfet_05v0
x a_43372_30820# a_44208_31380# a_44356_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=31380 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=4634 pfet_03v3
x a_53404_14682# a_53304_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=20249 pfet_05v0
x a_27116_41872# vss a_27584_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=41890 nfet_05v0
x a_40580_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=28538 pfet_05v0
x a_53060_23091# vdd a_53404_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=23015 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vss a_17085_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=52901 nfet_05v0
x a_1020_34023# a_880_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=34067 pfet_05v0
x a_53404_20208# a_53304_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=19783 nfet_05v0
x a_n308_52924# vdd a_160_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=53481 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=25775 pfet_05v0
x a_53060_53484# swmatrix_row_10_3.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=53405 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=30820 nfet_05v0
x a_53060_28617# vdd a_53404_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=28541 pfet_05v0
x a_49612_30820# vdd a_50080_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=31377 pfet_05v0
x a_n3100_45195# vss a_n2756_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=44650 nfet_05v0
x a_1020_39549# a_880_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=39593 pfet_05v0
x a_9724_47838# a_9624_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=47413 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=43316 pfet_03v3
x a_8396_n5099# vdd a_8864_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=-4541 pfet_05v0
x a_53060_59010# swmatrix_row_10_1.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=58931 pfet_05v0
x a_13156_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=45116 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=22531 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=908 pfet_05v0
x a_15104_5971# a_15620_6513# a_15824_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=6513 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vss a_35805_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=14219 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=29501 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=46079 pfet_03v3
x a_25980_36786# a_25880_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=36361 nfet_05v0
x a_43372_19768# vdd a_43840_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=20325 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=48842 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=10160 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vss a_35805_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=19745 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=28538 pfet_05v0
x a_31360_22549# a_31876_23091# a_32080_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=23091 pfet_05v0
x a_33356_52924# a_34340_53484# a_34584_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=52939 nfet_05v0
x a_43372_25294# vdd a_43840_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=25851 pfet_05v0
x a_18880_30838# a_19248_30835# a_19396_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=30835 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=47375 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vss a_48285_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=44612 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vss a_19248_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=39124 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=9197 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=10160 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=31301 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.I swmatrix_row_10_23.phi_2 vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-5988 y=61061 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vss a_528_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=41887 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=41887 nfet_05v0
x a_46820_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=36827 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=14723 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=57131 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=26738 pfet_03v3
x a_3140_3750# vdd a_3484_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=3674 pfet_05v0
x a_30892_58450# vss a_31360_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=58468 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=51605 pfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=45116 pfet_05v0
x a_7260_42312# a_7120_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=42356 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=23975 pfet_03v3
x a_n3100_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=-1854 pfet_05v0
x a_19740_14682# a_19640_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=14257 nfet_05v0
x a_33824_17023# a_34192_17020# a_34340_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=17020 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=57131 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=44650 nfet_05v0
x Enable a_10845_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=30797 nfet_05v0
x a_25636_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=39086 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=23012 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=427 nfet_05v0
x a_19396_23091# vdd a_19740_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=23015 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=18449 pfet_03v3
x a_19396_50721# vss a_19740_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=50176 nfet_05v0
x a_7260_47838# a_7120_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=47882 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=40553 pfet_03v3
x a_19740_20208# a_19640_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=19783 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control PIN[5] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=46078 nfet_03v3
x a_1020_31260# a_880_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=31304 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=26738 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=32264 pfet_03v3
x a_19396_28617# vdd a_19740_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=28541 pfet_05v0
x a_37132_n2336# vss a_37600_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=-2317 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=18449 pfet_03v3
x a_1020_36786# a_880_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=36830 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=35027 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=-3654 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=43316 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=39109 nfet_05v0
x a_53060_42432# vss a_53404_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control BUS[2] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=40552 nfet_03v3
x a_18412_n2336# a_19248_n1776# a_19396_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=-1775 pfet_05v0
x a_53404_53364# a_53264_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=53408 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=35027 pfet_03v3
x a_31360_58468# a_31728_58465# a_31876_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=58465 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=48842 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=23975 pfet_03v3
x a_n6080_25312# a_n5712_25309# a_n5564_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=25309 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=-3654 pfet_03v3
x a_53404_58890# a_53264_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=58934 pfet_05v0
x a_13156_34143# vss a_13500_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=29501 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=44612 nfet_05v0
x a_13500_45075# a_13360_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=45119 pfet_05v0
x a_33356_28057# a_34192_28617# a_34340_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=28617 pfet_05v0
x a_40064_52942# a_40432_52939# a_40580_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=52939 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vss a_4605_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=3167 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=15686 pfet_03v3
x a_37132_58450# a_37968_59010# a_38116_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=59010 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=6434 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=38364 nfet_05v0
x a_30892_55687# vss a_31360_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=55705 nfet_05v0
x a_13156_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=30797 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=29501 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vss a_4605_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=8693 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control PIN[15] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=18448 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=46079 pfet_03v3
x a_25636_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=36323 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=-4617 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=15686 pfet_03v3
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=11960 pfet_05v0
x a_52544_52942# a_53060_53484# a_53264_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=53484 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control BUS[2] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=32263 nfet_03v3
x a_20876_14242# a_21860_14802# a_22104_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=58450 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control PIN[6] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=43315 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=-891 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control PIN[19] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=7396 nfet_03v3
x a_24652_41872# vdd a_25120_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=42429 pfet_05v0
x a_n5220_36786# a_n5320_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=36361 nfet_05v0
x a_33356_52924# vdd a_33824_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=53481 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=32264 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=7397 pfet_03v3
x a_20876_19768# a_21860_20328# a_22104_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=19783 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control PIN[4] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=48841 nfet_03v3
x a_12640_44653# a_13156_45195# a_13360_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=45195 pfet_05v0
x Enable a_48285_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=30797 nfet_05v0
x a_8396_25294# a_9380_25854# a_9624_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=25309 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=51605 pfet_03v3
x a_24652_47398# vdd a_25120_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=47955 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control BUS[3] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=23974 nfet_03v3
x a_12172_19768# a_13008_20328# a_13156_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=20328 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=57131 pfet_03v3
x a_33356_44635# a_34340_45195# a_34584_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=44650 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=11479 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control PIN[9] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=35026 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=21212 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control BUS[9] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=-892 nfet_03v3
x a_19740_53364# a_19600_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=53408 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=32264 pfet_03v3
x a_12172_25294# a_13008_25854# a_13156_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=25854 pfet_05v0
x a_46820_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=23012 pfet_05v0
x a_46820_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=-2358 nfet_05v0
x a_31360_55705# a_31728_55702# a_31876_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=55702 nfet_05v0
x a_46304_41890# a_46672_41887# a_46820_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=41887 nfet_05v0
x a_18880_n5081# a_19248_n5084# a_19396_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=-5083 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=10160 pfet_03v3
x a_19740_58890# a_19600_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=58934 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=57131 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vss a_19248_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=5968 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control BUS[4] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=46078 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=37790 pfet_03v3
x a_13156_31380# vss a_13500_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=30835 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=12923 pfet_03v3
x a_40064_19786# a_40580_20328# a_40784_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=20328 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=35601 nfet_05v0
x a_40924_9156# a_40784_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=9200 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=18449 pfet_03v3
x a_40064_25312# a_40580_25854# a_40784_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=25854 pfet_05v0
x Enable a_42045_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=-5121 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vss a_4605_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=5930 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=43316 pfet_03v3
x a_n6548_n5099# vdd a_n6080_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=-4541 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=12923 pfet_03v3
x a_n3616_n2318# a_n3100_n1776# a_n2896_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=-1775 pfet_05v0
x a_5932_n2336# vdd a_6400_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=-1778 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=1871 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=18449 pfet_03v3
x a_52544_50179# a_53060_50721# a_53264_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=50721 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control PIN[20] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=4633 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=48842 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=34995 pfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=9197 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=17486 pfet_05v0
x a_12640_41890# a_13156_42432# a_13360_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=42432 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=4634 pfet_03v3
x a_31876_6513# vdd a_32220_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=6437 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=10160 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control PIN[9] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=35026 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=35027 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=28538 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vss a_6768_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=11494 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=14242 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=57131 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=40553 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=29501 pfet_03v3
x a_32220_n1896# a_32080_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=-1851 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=-3654 pfet_03v3
x a_50596_34143# vdd a_50940_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=34067 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=-891 pfet_03v3
x a_n6080_17023# a_n5712_17020# a_n5564_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=17020 nfet_05v0
x a_52076_11479# vdd a_52544_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=12036 pfet_05v0
x a_40064_44653# a_40432_44650# a_40580_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=44650 nfet_05v0
x a_18880_n2318# a_19248_n2321# a_19396_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=-2320 nfet_05v0
x a_7260_6393# a_7120_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=6437 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control BUS[4] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=43315 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vdd a_19248_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=31380 pfet_05v0
x a_50596_39669# vdd a_50940_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=39593 pfet_05v0
x a_52076_17005# vdd a_52544_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=17562 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=29501 pfet_03v3
x a_14636_n2336# vss a_15104_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=-2317 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control BUS[9] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=18448 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control BUS[4] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=48841 nfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=50161 nfet_05v0
x a_18412_22531# a_19248_23091# a_19396_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=23091 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=57131 pfet_03v3
x a_1020_47838# a_920_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=47413 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=32232 pfet_05v0
x a_53404_867# a_53304_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=442 nfet_05v0
x a_24652_33583# vdd a_25120_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=34140 pfet_05v0
x a_30892_55687# a_31728_56247# a_31876_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=56247 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control PIN[10] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=32263 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=32264 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=23943 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=42353 pfet_05v0
x a_18880_30838# a_19396_31380# a_19600_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=31380 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=47398 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=32264 pfet_03v3
x a_8396_17005# a_9380_17565# a_9624_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=17020 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=-4617 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control BUS[2] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=1870 nfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=14723 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=37790 pfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=6434 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=50176 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=50138 nfet_05v0
x a_28100_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=45116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control BUS[9] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=35026 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=37790 pfet_03v3
x a_n6548_28057# a_n5712_28617# a_n5564_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=28617 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control BUS[4] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=40552 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=55664 nfet_05v0
x a_8396_41872# vss a_8864_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=41890 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vss a_42045_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=-5121 nfet_05v0
x a_50596_31380# vdd a_50940_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=31304 pfet_05v0
x a_18412_11479# vdd a_18880_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=12036 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=27312 nfet_05v0
x a_13156_n4539# vss a_13500_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=-5083 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=908 pfet_05v0
x a_18412_17005# vdd a_18880_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=17562 pfet_05v0
x a_50596_36906# vdd a_50940_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=36830 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vss a_44208_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=25309 nfet_05v0
x a_27584_n2318# a_28100_n1776# a_28304_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=-1775 pfet_05v0
x a_676_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=404 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=56168 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=53484 pfet_05v0
x a_n3100_3750# vdd a_n2756_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=3674 pfet_05v0
x a_31876_987# vdd a_32220_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=911 pfet_05v0
x a_45836_58450# vss a_46304_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=58468 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=59010 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=46079 pfet_03v3
x a_7260_36786# a_7160_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=36361 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=21180 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=45116 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vss a_13008_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=28072 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=-891 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_442# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=442 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=15686 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-4052 y=62249 nfet_05v0
x a_34340_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=28034 nfet_05v0
x a_39596_44635# a_40432_45195# a_40580_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=45195 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=22546 nfet_05v0
x a_25980_3630# a_25840_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=3674 pfet_05v0
x a_30892_41872# a_31876_42432# a_32120_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=41887 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=44635 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vdd a_50448_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=28617 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=21212 pfet_03v3
x a_15620_12039# vdd a_15964_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=11963 pfet_05v0
x a_44356_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=20249 pfet_05v0
x a_25636_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=-1854 pfet_05v0
x a_2624_11497# a_2992_11494# a_3140_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=11494 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vss a_n1635_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=50138 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=40553 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=26738 pfet_03v3
x a_6916_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=58427 nfet_05v0
x a_53060_9276# vdd a_53404_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=9200 pfet_05v0
x a_44356_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=25775 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=42353 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vss a_n1635_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=55664 nfet_05v0
x a_n5220_50601# a_n5360_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=50645 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=21212 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=-891 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=-2358 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=52901 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control BUS[8] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=10159 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=-6417 pfet_03v3
x a_n3616_22549# a_n3100_23091# a_n2896_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=23091 pfet_05v0
x a_27584_3208# a_27952_3205# a_28100_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=3205 nfet_05v0
x a_28444_45075# a_28304_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=45119 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=29469 pfet_05v0
x a_13156_n1776# vss a_13500_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=-2320 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=32264 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control BUS[8] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=15685 nfet_03v3
x a_50080_28075# a_50596_28617# a_50800_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=28617 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=53405 pfet_05v0
x a_27584_8734# a_27952_8731# a_28100_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=8731 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=50721 pfet_05v0
x a_21860_23091# vss a_22204_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=22546 nfet_05v0
x a_45836_55687# vss a_46304_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=55705 nfet_05v0
x a_28100_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=30797 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control BUS[9] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=-892 nfet_03v3
x a_n3100_17565# vdd a_n2756_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=17489 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=45116 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=37790 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=43316 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vss a_23325_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=41849 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=58931 pfet_05v0
x a_50596_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=22508 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=35027 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=11494 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=12923 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=48842 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=28057 nfet_05v0
x a_27584_50179# a_27952_50176# a_28100_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=50176 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=23975 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control BUS[1] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=-892 nfet_03v3
x Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-324 y=60731 pfet_05v0
x swmatrix_row_10_2.D_in vss a_n5712_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=52939 nfet_05v0
x a_39596_41872# a_40432_42432# a_40580_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=42432 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=-891 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=28072 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=7397 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control PIN[7] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=40552 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control PIN[10] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=32263 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=29501 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=987 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=5208 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control PIN[15] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=18448 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=26738 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vss a_n1635_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=52901 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control BUS[8] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=-892 nfet_03v3
x a_37600_25312# a_37968_25309# a_38116_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=25309 nfet_05v0
x a_39596_19768# vss a_40064_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=19786 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=26706 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vss a_44208_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=17020 nfet_05v0
x a_5932_41872# vdd a_6400_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=42429 pfet_05v0
x a_28100_12039# vss a_28444_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=11494 nfet_05v0
x Enable a_17085_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=11456 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control BUS[8] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=12922 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=32264 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=29501 pfet_03v3
x a_44700_25734# a_44560_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=25778 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=-4617 pfet_05v0
x Enable a_17085_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=16982 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=18449 pfet_03v3
x a_5932_47398# vdd a_6400_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=47955 pfet_05v0
x a_34340_42432# vdd a_34684_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=42356 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=28538 pfet_05v0
x a_n3100_14802# vdd a_n2756_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=14726 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=37790 pfet_03v3
x a_15104_22549# a_15472_22546# a_15620_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=22546 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control PIN[9] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=35026 nfet_03v3
x a_34340_47958# vdd a_34684_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=47882 pfet_05v0
x a_43372_427# vss a_43840_445# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=445 nfet_05v0
x a_45836_30820# a_46672_31380# a_46820_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=31380 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=-891 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=7397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=-923 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=54368 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=25271 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=-3654 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=4634 pfet_03v3
x a_27584_22549# a_28100_23091# a_28304_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=23091 pfet_05v0
x a_27116_8716# a_27952_9276# a_28100_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=9276 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control PIN[11] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=29500 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=21212 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_442# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=442 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=10128 pfet_05v0
x a_47164_n1896# a_47024_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=-1851 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=-3654 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control BUS[10] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=35026 nfet_03v3
x a_50596_6513# vss a_50940_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=5968 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vss a_50448_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=33598 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=32264 pfet_03v3
x a_24652_11479# a_25636_12039# a_25880_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=11494 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=15654 pfet_05v0
x a_40580_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=50138 nfet_05v0
x a_38116_3750# vdd a_38460_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=3674 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=37790 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control PIN[10] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=32263 nfet_03v3
x a_5932_28057# a_6916_28617# a_7160_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=28072 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=25294 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=17486 pfet_05v0
x a_21860_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=20249 pfet_05v0
x a_40580_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=55664 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=54368 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=39086 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vss a_23325_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=33560 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=10160 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=7397 pfet_03v3
x a_34684_11919# a_34584_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=11494 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=21212 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=46079 pfet_03v3
x a_21860_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=25775 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=14242 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=57131 pfet_03v3
x swmatrix_row_10_5.D_in vss a_n5712_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=44650 nfet_05v0
x a_34340_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=50642 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control PIN[2] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=54367 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=4634 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vdd a_6768_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=9276 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=51605 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control BUS[10] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=32263 nfet_03v3
x a_12172_58450# vdd a_12640_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=59007 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control PIN[5] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=46078 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vss a_17085_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=11456 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=26738 pfet_03v3
x a_27116_5953# a_27952_6513# a_28100_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=6513 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=-6417 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=26738 pfet_03v3
x a_37600_17023# a_37968_17020# a_38116_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=17020 nfet_05v0
x Enable a_35805_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=47375 nfet_05v0
x a_40580_3750# vdd a_40924_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=3674 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vss a_17085_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=16982 nfet_05v0
x a_n4084_58450# vss a_n3616_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=58468 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vss a_50448_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=30835 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=28057 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=-6417 pfet_03v3
x a_53060_17565# swmatrix_row_10_16.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=17486 pfet_05v0
x a_5932_33583# vdd a_6400_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=34140 pfet_05v0
x a_53060_3750# swmatrix_row_10_21.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=3167 nfet_05v0
x a_12172_50161# vss a_12640_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=50179 nfet_05v0
x a_25636_23091# vdd a_25980_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=23015 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=18449 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=24549 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=14723 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=55687 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=22531 nfet_05v0
x a_27116_52924# a_27952_53484# a_28100_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=53484 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=51605 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=36323 nfet_05v0
x a_n5220_n4659# a_n5360_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=-4614 pfet_05v0
x a_53060_9276# swmatrix_row_10_19.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=8693 nfet_05v0
x a_40580_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=52901 nfet_05v0
x a_25636_28617# vdd a_25980_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=28541 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=45195 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=4634 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=58450 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=43316 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=-3654 pfet_03v3
x a_13500_6393# a_13400_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=5968 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=48842 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=-3654 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control PIN[3] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=51604 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=46079 pfet_03v3
x a_2624_47416# a_3140_47958# a_3344_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=47958 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vdd a_6768_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=6513 pfet_05v0
x a_37132_28057# a_37968_28617# a_38116_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=28617 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=3190 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=15686 pfet_03v3
x a_43840_52942# a_44208_52939# a_44356_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=52939 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=7397 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=57099 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=54368 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control PIN[6] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=43315 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control PIN[22] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=-892 nfet_03v3
x a_18412_39109# a_19396_39669# a_19640_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=39124 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=56168 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=46079 pfet_03v3
x a_n308_41872# a_676_42432# a_920_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=41887 nfet_05v0
x a_31876_39669# vss a_32220_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=39124 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=21212 pfet_03v3
x a_38116_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=47375 nfet_05v0
x Enable a_35805_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=44612 nfet_05v0
x swmatrix_row_10_9.D_in vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=36827 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control PIN[4] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=48841 nfet_03v3
x a_n5564_47958# vss a_n5220_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=47413 nfet_05v0
x a_14636_19768# a_15472_20328# a_15620_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=20328 pfet_05v0
x a_9724_3630# a_9584_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=3674 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=32838 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=-891 pfet_03v3
x a_n4084_55687# vss a_n3616_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=55705 nfet_05v0
x a_53060_14802# swmatrix_row_10_17.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=14723 pfet_05v0
x a_n2756_867# a_n2856_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=442 nfet_05v0
x a_15964_34023# a_15864_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=33598 nfet_05v0
x a_14636_25294# a_15472_25854# a_15620_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=25854 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=22546 nfet_05v0
x a_44356_45195# vdd a_44700_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=45119 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=40553 pfet_03v3
x a_6400_445# a_6768_442# a_6916_987# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=442 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=52924 nfet_05v0
x a_27116_50161# a_27952_50721# a_28100_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=50721 pfet_05v0
x a_12172_52924# vss a_12640_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=52942 nfet_05v0
x a_53060_6513# swmatrix_row_10_20.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=5930 nfet_05v0
x a_53404_17445# a_53264_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=17489 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=20249 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=42432 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=26738 pfet_03v3
x a_5932_3190# a_6916_3750# a_7160_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=3205 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=25775 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=51605 pfet_03v3
x a_9380_34143# vss a_9724_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=33598 nfet_05v0
x a_9724_45075# a_9584_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=45119 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=26738 pfet_03v3
x a_5932_8716# a_6916_9276# a_7160_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=8731 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=43316 pfet_03v3
x a_38116_28617# vss a_38460_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=28072 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=12923 pfet_03v3
x a_30892_19768# vss a_31360_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=19786 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=54336 pfet_05v0
x a_3140_23091# vss a_3484_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=22546 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=4634 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=51605 pfet_03v3
x a_49612_n2336# vdd a_50080_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=-1778 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=48842 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control BUS[5] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=46078 nfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=53405 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=8716 nfet_05v0
x a_38116_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=44612 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=43316 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=-6417 pfet_03v3
x a_19396_12039# vss a_19740_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=11494 nfet_05v0
x a_15620_56247# vdd a_15964_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=56171 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=46079 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vss a_50448_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=-5083 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=58931 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control BUS[6] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=37789 nfet_03v3
x a_15964_31260# a_15864_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=30835 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=16260 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=41872 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=23975 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=7397 pfet_03v3
x a_8864_44653# a_9380_45195# a_9584_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=45195 pfet_05v0
x a_12172_5953# vss a_12640_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=5971 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=15686 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=-891 pfet_03v3
x a_31360_14260# a_31728_14257# a_31876_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=14257 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=10160 pfet_03v3
x a_19740_17445# a_19600_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=17489 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=23975 pfet_03v3
x a_53404_14682# a_53264_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=14726 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=40553 pfet_03v3
x a_2624_33601# a_3140_34143# a_3344_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=34143 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=29501 pfet_03v3
x a_37132_22531# vss a_37600_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=22549 nfet_05v0
x a_3140_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=-5121 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=-6449 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=-6417 pfet_03v3
x a_31360_19786# a_31728_19783# a_31876_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=19783 nfet_05v0
x a_34684_3630# a_34584_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=3205 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=46079 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vss a_4605_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=50138 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=32264 pfet_03v3
x a_9380_31380# vss a_9724_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=30835 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=54368 pfet_03v3
x a_43840_44653# a_44208_44650# a_44356_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=44650 nfet_05v0
x a_9380_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=39086 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=40553 pfet_03v3
x swmatrix_row_10_14.D_in vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=23012 pfet_05v0
x swmatrix_row_10_23.D_in vss a_54525_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=-2358 nfet_05v0
x a_34684_9156# a_34584_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=8731 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vss a_4605_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=55664 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=37790 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=7397 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=46079 pfet_03v3
x a_34340_6513# vdd a_34684_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=6437 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=55687 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=42353 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=32264 pfet_03v3
x a_15620_6513# vss a_15964_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=5968 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=14242 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control BUS[5] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=43315 nfet_03v3
x a_44700_28497# a_44600_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=28072 nfet_05v0
x a_n308_3190# vdd a_160_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=3747 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=37790 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=43316 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control BUS[5] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=48841 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control BUS[1] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=37789 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=26738 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vss a_50448_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=-2320 nfet_05v0
x a_34340_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=404 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=1871 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=4634 pfet_03v3
x En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN a_n2569_61293# vdd vdd s=8528,268 d=14432,504 l=100 w=164 x=-2096 y=60731 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=48842 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=-3654 pfet_03v3
x a_8864_41890# a_9380_42432# a_9584_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=42432 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=26738 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=12923 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control PIN[22] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=-892 nfet_03v3
x a_13156_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=3671 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=25309 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=56168 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=-5843 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=5953 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=7397 pfet_03v3
x a_19740_14682# a_19600_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=14726 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=51605 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=47398 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control BUS[8] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=57130 nfet_03v3
x a_15620_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=47375 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=34995 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=29501 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vss a_10845_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=58427 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=43316 pfet_03v3
x Enable a_n1635_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=28034 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control BUS[1] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=54367 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vdd a_37968_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=-1775 pfet_05v0
x a_9380_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=36323 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=20249 pfet_05v0
x a_n6548_58450# a_n5564_59010# a_n5320_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=58465 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=51605 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=48842 pfet_03v3
x a_27116_58450# vdd a_27584_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=59007 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vss a_4605_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=52901 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control BUS[6] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=32263 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=4634 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=43316 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=25775 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=52924 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vdd a_44208_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=53484 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=28617 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=9197 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=10160 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=35027 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vss a_19248_442# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=442 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control PIN[8] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=37789 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=-3654 pfet_03v3
x a_46820_25854# vss a_47164_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=25309 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=-6417 pfet_03v3
x a_31360_47416# a_31876_47958# a_32080_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=47958 pfet_05v0
x a_27116_50161# vss a_27584_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=50179 nfet_05v0
x a_15964_n4659# a_15864_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=-5083 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=10160 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control BUS[10] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=-3655 nfet_03v3
x a_43372_44635# a_44208_45195# a_44356_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=45195 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=36827 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vss a_25488_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=22546 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=21212 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=40553 pfet_03v3
x a_37132_14242# vss a_37600_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=14260 nfet_05v0
x a_44356_50721# vss a_44700_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=50176 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=22508 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=53405 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=44635 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=4634 pfet_03v3
x a_15620_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=44612 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=41872 nfet_05v0
x a_20876_44635# vss a_21344_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=44653 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vdd a_31728_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=20328 pfet_05v0
x a_n3100_59010# vss a_n2756_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=58465 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=58931 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control BUS[1] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=51604 nfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=36346 nfet_05v0
x a_9380_n4539# vss a_9724_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=-5083 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=32264 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vdd a_31728_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=25854 pfet_05v0
x a_6916_23091# vdd a_7260_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=23015 pfet_05v0
x a_n6548_55687# a_n5564_56247# a_n5320_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=55702 nfet_05v0
x a_14636_30820# vdd a_15104_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=31377 pfet_05v0
x a_50940_6393# a_50840_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=5968 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vdd a_44208_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=50721 pfet_05v0
x a_43372_39109# vdd a_43840_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=39666 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=37790 pfet_03v3
x a_6916_28617# vdd a_7260_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=28541 pfet_05v0
x a_30892_11479# a_31728_12039# a_31876_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=12039 pfet_05v0
x a_43372_25294# a_44356_25854# a_44600_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=25309 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control BUS[6] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=21211 nfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=6434 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=18449 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vss a_48285_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=58427 nfet_05v0
x a_14636_22531# vss a_15104_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=22549 nfet_05v0
x a_30892_17005# a_31728_17565# a_31876_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=17565 pfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=50642 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=45116 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=28538 pfet_05v0
x a_15964_n1896# a_15864_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=-2320 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control BUS[7] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=7396 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=58465 nfet_05v0
x a_43372_41872# a_44208_42432# a_44356_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=42432 pfet_05v0
x a_53404_25734# a_53304_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=25309 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=21180 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=11494 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=-891 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=11456 nfet_05v0
x a_27116_52924# vss a_27584_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=52942 nfet_05v0
x a_3484_867# a_3384_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=442 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=17020 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=54368 pfet_03v3
x a_676_34143# vss a_1020_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=33598 nfet_05v0
x a_1020_45075# a_880_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=45119 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=16982 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control PIN[15] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=18448 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=36827 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=25294 nfet_05v0
x a_50940_50601# a_50840_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=50176 nfet_05v0
x a_49612_41872# vdd a_50080_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=42429 pfet_05v0
x a_38116_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=908 pfet_05v0
x a_n3100_56247# vss a_n2756_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=55702 nfet_05v0
x a_28444_867# a_28344_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=442 nfet_05v0
x a_9380_n1776# vss a_9724_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=-2320 nfet_05v0
x a_14636_427# vdd a_15104_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=984 pfet_05v0
x a_49612_47398# vdd a_50080_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=47955 pfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=42353 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=17486 pfet_05v0
x a_25980_47838# a_25880_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=47413 nfet_05v0
x a_24652_n5099# vdd a_25120_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=-4541 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=10160 pfet_03v3
x a_45836_19768# vss a_46304_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=19786 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control BUS[2] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=54367 nfet_03v3
x a_31360_33601# a_31876_34143# a_32080_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=34143 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control BUS[1] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=21211 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=21212 pfet_03v3
x a_31876_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=-5121 nfet_05v0
x a_43372_36346# vdd a_43840_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=36903 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=23012 pfet_05v0
x a_9380_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=9197 pfet_05v0
x a_12172_n5099# a_13008_n4539# a_13156_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=-4538 pfet_05v0
x a_46820_17565# vss a_47164_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=17020 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=58427 nfet_05v0
x a_12640_28075# a_13008_28072# a_13156_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=28072 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=21212 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control PIN[23] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=-3655 nfet_03v3
x a_30892_14242# a_31728_14802# a_31876_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=14802 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vss a_528_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=52939 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=52939 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=1871 pfet_03v3
x a_6916_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=14219 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=20249 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control PIN[11] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=29500 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control BUS[7] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=4633 nfet_03v3
x a_7260_53364# a_7120_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=53408 pfet_05v0
x Enable a_10845_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=41849 nfet_05v0
x a_19740_25734# a_19640_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=25309 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vdd a_37968_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=23091 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=55702 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vss a_n1635_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=11456 nfet_05v0
x a_6916_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=19745 nfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=25775 pfet_05v0
x a_7260_58890# a_7120_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=58934 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control BUS[2] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=46078 nfet_03v3
x a_676_31380# vss a_1020_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=30835 nfet_05v0
x a_40064_n5081# a_40580_n4539# a_40784_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=-4538 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vss a_n1635_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=16982 nfet_05v0
x a_n5220_11919# a_n5360_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=11963 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=43316 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=404 nfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=50642 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=22531 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=46079 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=29501 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control BUS[3] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=37789 nfet_03v3
x a_20876_3190# a_21860_3750# a_22104_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=3205 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=23975 pfet_03v3
x a_39596_427# a_40432_987# a_40580_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=987 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=14723 pfet_05v0
x a_33356_58450# a_34340_59010# a_34584_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=58465 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control PIN[14] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=21211 nfet_03v3
x a_53060_53484# vss a_53404_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=52939 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=35027 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=7397 pfet_03v3
x a_43372_17005# a_44356_17565# a_44600_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=17020 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control BUS[2] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=51604 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=46079 pfet_03v3
x a_12172_39109# a_13008_39669# a_13156_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=39669 pfet_05v0
x a_18880_36364# a_19248_36361# a_19396_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=36361 nfet_05v0
x a_20876_8716# a_21860_9276# a_22104_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=8731 nfet_05v0
x a_n6548_41872# vss a_n6080_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=41890 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control PIN[21] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=1870 nfet_03v3
x a_14636_14242# vss a_15104_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=14260 nfet_05v0
x a_9380_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=6434 pfet_05v0
x a_27584_11497# a_27952_11494# a_28100_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=11494 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=23975 pfet_03v3
x a_9380_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=-1854 pfet_05v0
x a_53060_6513# vss a_53404_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=5968 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=8716 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=57131 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=26738 pfet_03v3
x a_53404_17445# a_53304_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=17020 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=23012 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=49416 nfet_05v0
x a_40580_20328# vdd a_40924_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=20252 pfet_05v0
x a_13156_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=41849 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control BUS[8] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=-6418 nfet_03v3
x a_40064_39127# a_40580_39669# a_40784_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=39669 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=-6417 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vdd a_44208_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=9276 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control BUS[2] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=43315 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=18449 pfet_03v3
x a_49612_33583# vdd a_50080_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=34140 pfet_05v0
x a_20876_25294# a_21860_25854# a_22104_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=25309 nfet_05v0
x a_n5220_47838# a_n5320_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=47413 nfet_05v0
x a_50596_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=3671 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control BUS[2] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=48841 nfet_03v3
x a_12640_55705# a_13156_56247# a_13360_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=56247 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=43316 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=-891 pfet_03v3
x a_18412_47398# a_19248_47958# a_19396_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=47958 pfet_05v0
x Enable a_48285_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=41849 nfet_05v0
x a_49612_33583# a_50596_34143# a_50840_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=33598 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=28057 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=48842 pfet_03v3
x a_33356_55687# a_34340_56247# a_34584_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=55702 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=-3654 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=4634 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=43316 pfet_03v3
x a_12172_36346# a_13008_36906# a_13156_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=36906 pfet_05v0
x a_6400_30838# a_6916_31380# a_7120_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=31380 pfet_05v0
x a_40064_58468# a_40432_58465# a_40580_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=58465 nfet_05v0
x a_46304_52942# a_46672_52939# a_46820_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=52939 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=21212 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control BUS[8] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=-3655 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vdd a_19248_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=45195 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control BUS[10] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=23974 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=48842 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vss a_528_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=44650 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=44650 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=-3654 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=29501 pfet_03v3
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=47879 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=-891 pfet_03v3
x a_9724_867# a_9584_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=911 pfet_05v0
x a_19740_17445# a_19640_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=17020 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control BUS[2] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=40552 nfet_03v3
x Enable a_10845_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=33560 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=15686 pfet_03v3
x a_40064_36364# a_40580_36906# a_40784_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=36906 pfet_05v0
x a_8396_58450# vdd a_8864_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=59007 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control BUS[3] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=32263 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=29501 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vdd a_44208_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=6513 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=46047 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control PIN[15] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=18448 nfet_03v3
x a_676_n4539# vss a_1020_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=-5083 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control PIN[5] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=46078 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=46079 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=37758 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=10160 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=32264 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=56168 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=46079 pfet_03v3
x a_18880_44653# a_19396_45195# a_19600_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=45195 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=28538 pfet_05v0
x a_18412_427# vss a_18880_445# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=445 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=37790 pfet_03v3
x a_40580_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=11456 nfet_05v0
x a_8396_50161# vss a_8864_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=50179 nfet_05v0
x a_n5564_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=47879 pfet_05v0
x a_31360_8734# a_31876_9276# a_32080_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=9276 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=32264 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=21212 pfet_03v3
x a_53060_45195# vss a_53404_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=44650 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vss a_6768_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=22546 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control BUS[4] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=54367 nfet_03v3
x a_49612_30820# a_50596_31380# a_50840_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=30835 nfet_05v0
x Enable a_42045_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=25271 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control PIN[22] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=-892 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=15686 pfet_03v3
x a_40580_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=16982 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=10160 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=51605 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=37790 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=30075 nfet_05v0
x a_50596_45195# vdd a_50940_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=45119 pfet_05v0
x a_13156_36906# vss a_13500_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=36361 nfet_05v0
x a_40064_55705# a_40432_55702# a_40580_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=55702 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=-6417 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control PIN[18] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=10159 nfet_03v3
x a_46304_19786# a_46820_20328# a_47024_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=20328 pfet_05v0
x a_2156_44635# vss a_2624_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=44653 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vdd a_19248_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=42432 pfet_05v0
x a_34340_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=11960 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=18449 pfet_03v3
x a_52076_28057# vdd a_52544_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=28614 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=427 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control PIN[16] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=15685 nfet_03v3
x a_13156_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=33560 nfet_05v0
x a_46304_25312# a_46820_25854# a_47024_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=25854 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=-1854 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=12923 pfet_03v3
x a_n3616_47416# a_n3100_47958# a_n2896_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=47958 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=18449 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=-891 pfet_03v3
x a_20876_17005# a_21860_17565# a_22104_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=17020 nfet_05v0
x a_18412_33583# a_19248_34143# a_19396_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=34143 pfet_05v0
x a_676_n1776# vss a_1020_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=-2320 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control PIN[21] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=1870 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control BUS[3] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=21211 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control PIN[6] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=43315 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=43316 pfet_03v3
x a_n4084_19768# vss a_n3616_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=19786 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=53405 pfet_05v0
x a_18880_41890# a_19396_42432# a_19600_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=42432 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=48810 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=43316 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=18449 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=42353 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=35027 pfet_03v3
x Enable a_48285_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=33560 nfet_05v0
x a_15620_25854# vdd a_15964_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=25778 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=11479 nfet_05v0
x a_12172_11479# vss a_12640_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=11497 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control PIN[4] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=48841 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=48842 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=1871 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=58931 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=40553 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=-3654 pfet_03v3
x a_46820_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=908 pfet_05v0
x a_31360_5971# a_31876_6513# a_32080_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=6513 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=14242 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=48842 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vss a_19248_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=3205 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control BUS[4] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=51604 nfet_03v3
x a_46820_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=-5121 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=1839 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=12923 pfet_03v3
x a_8396_52924# vss a_8864_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=52942 nfet_05v0
x a_46304_44653# a_46672_44650# a_46820_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=44650 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=35027 pfet_03v3
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=34064 pfet_05v0
x a_n4084_5953# a_n3100_6513# a_n2856_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=5968 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vss a_19248_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=8731 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=50642 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=29501 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control PIN[13] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=23974 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=8716 nfet_05v0
x a_24652_41872# vss a_25120_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=41890 nfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=39590 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=46079 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=15686 pfet_03v3
x a_18412_28057# vdd a_18880_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=28614 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control PIN[17] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=12922 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=1871 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control BUS[7] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=18448 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_442# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=442 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=15686 pfet_03v3
x a_7260_47838# a_7160_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=47413 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=40553 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=32232 pfet_05v0
x a_5932_n5099# vdd a_6400_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=-4541 pfet_05v0
x a_14636_5953# vss a_15104_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=5971 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=26738 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vss a_13008_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=39124 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=17486 pfet_05v0
x a_n5564_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=34064 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=32264 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vss a_42045_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=25271 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=37790 pfet_03v3
x a_8864_33601# a_9232_33598# a_9380_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=33598 nfet_05v0
x a_39596_55687# a_40432_56247# a_40580_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=56247 pfet_05v0
x a_31876_9276# vdd a_32220_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=9200 pfet_05v0
x a_30892_52924# a_31876_53484# a_32120_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=52939 nfet_05v0
x a_n5564_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=39590 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=37790 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control PIN[2] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=54367 nfet_03v3
x a_33356_3190# vdd a_33824_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=3747 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=51605 pfet_03v3
x a_2624_22549# a_2992_22546# a_3140_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=22546 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=9197 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control PIN[5] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=46078 nfet_03v3
x a_49612_n5099# a_50596_n4539# a_50840_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=53405 pfet_05v0
x a_44356_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=36827 pfet_05v0
x a_47164_6393# a_47024_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=6437 pfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=31301 pfet_05v0
x a_7260_9156# a_7120_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=9200 pfet_05v0
x a_27584_47416# a_28100_47958# a_28304_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=47958 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=58931 pfet_05v0
x a_n3616_33601# a_n3100_34143# a_n2896_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=34143 pfet_05v0
x a_n6548_58450# vdd a_n6080_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=59007 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=43316 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control BUS[8] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=26737 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=12923 pfet_03v3
x a_34684_20208# a_34544_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=20252 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=23975 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=46079 pfet_03v3
x Enable a_42045_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=404 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=10128 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=1871 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=18449 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=48842 pfet_03v3
x a_28100_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=41849 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=-3080 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=12923 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=15654 pfet_05v0
x a_45836_44635# a_46672_45195# a_46820_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=45195 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=28072 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=22546 nfet_05v0
x a_15620_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=3671 pfet_05v0
x a_30892_58450# a_31728_59010# a_31876_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=59010 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=39109 nfet_05v0
x a_n5564_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=31301 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=14723 pfet_05v0
x a_50596_42432# vss a_50940_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=41887 nfet_05v0
x a_8864_30838# a_9232_30835# a_9380_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=30835 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=23975 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=40553 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=39086 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=39124 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control PIN[3] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=51604 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=35027 pfet_03v3
x a_n5220_56127# a_n5360_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=56171 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=6434 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control PIN[6] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=43315 nfet_03v3
x a_49612_n2336# a_50596_n1776# a_50840_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=-2320 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=40553 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control BUS[8] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=23974 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=-3654 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=-6417 pfet_03v3
x a_24652_427# a_25488_987# a_25636_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=987 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=29469 pfet_05v0
x a_43840_n2318# a_44356_n1776# a_44560_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=-1775 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=1871 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=46079 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control PIN[4] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=48841 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control PIN[5] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=46078 nfet_03v3
x a_21860_28617# vss a_22204_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=28072 nfet_05v0
x Enable a_17085_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=22508 nfet_05v0
x a_28100_23091# vss a_28444_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=22546 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vss a_4605_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=11456 nfet_05v0
x a_37132_50161# a_38116_50721# a_38360_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=11479 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control PIN[15] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=18448 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=43316 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=15686 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vss a_23325_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=47375 nfet_05v0
x a_34340_53484# vdd a_34684_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=53408 pfet_05v0
x a_50596_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=28034 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vss a_4605_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=16982 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=35027 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=-5843 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=48842 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=28057 nfet_05v0
x a_47164_50601# a_47064_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=50176 nfet_05v0
x a_8396_n2336# a_9232_n1776# a_9380_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=-1775 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=5208 nfet_05v0
x swmatrix_row_10_0.D_in vss a_n5712_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=58465 nfet_05v0
x a_34340_59010# vdd a_34684_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=58934 pfet_05v0
x a_45836_41872# a_46672_42432# a_46820_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=42432 pfet_05v0
x a_30892_44635# a_31876_45195# a_32120_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=44650 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=41872 nfet_05v0
x a_44356_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=23012 pfet_05v0
x a_44356_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=-2358 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control BUS[10] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=46078 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=36323 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=29501 pfet_03v3
x a_27584_33601# a_28100_34143# a_28304_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=34143 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=-891 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=-5121 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vss a_29565_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=50138 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=10160 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vss a_10845_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=14219 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=40553 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=26706 pfet_05v0
x a_24652_22531# a_25636_23091# a_25880_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=22546 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control BUS[1] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=10159 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=17486 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=43316 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=12923 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vss a_29565_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=55664 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=23975 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=32264 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vss a_10845_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=19745 nfet_05v0
x a_n6548_14242# a_n5564_14802# a_n5320_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=14257 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=1871 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=48842 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control PIN[6] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=43315 nfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=42353 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control BUS[1] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=15685 nfet_03v3
x a_5932_39109# a_6916_39669# a_7160_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=39124 nfet_05v0
x a_28100_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=33560 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=28538 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=36346 nfet_05v0
x a_n6548_19768# a_n5564_20328# a_n5320_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=19783 nfet_05v0
x a_14636_n5099# a_15472_n4539# a_15620_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=-4538 pfet_05v0
x a_43372_3190# a_44208_3750# a_44356_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=3750 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=12923 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vss a_23325_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=44612 nfet_05v0
x a_15104_28075# a_15472_28072# a_15620_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=28072 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=21212 pfet_03v3
x a_34684_22971# a_34584_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=22546 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control PIN[4] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=48841 nfet_03v3
x a_2156_19768# a_2992_20328# a_3140_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=20328 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=10160 pfet_03v3
x a_21860_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=36827 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=7397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=-891 pfet_03v3
x a_2156_25294# a_2992_25854# a_3140_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=25854 pfet_05v0
x swmatrix_row_10_1.D_in vss a_n5712_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=55702 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=40553 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=1871 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=19768 nfet_05v0
x a_8864_n5081# a_9232_n5084# a_9380_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=-5083 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vss a_31728_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=5968 nfet_05v0
x a_6916_987# vss a_7260_867# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=442 nfet_05v0
x a_n2756_867# a_n2896_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=911 pfet_05v0
x a_27116_11479# vss a_27584_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=11497 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control BUS[10] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=43315 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control PIN[21] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=1870 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vss a_17085_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=22508 nfet_05v0
x a_39596_17005# vss a_40064_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=17023 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=40553 pfet_03v3
x a_n308_22531# vdd a_160_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=23088 pfet_05v0
x a_12172_n2336# vss a_12640_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=-2317 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=29501 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control BUS[10] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=48841 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=35027 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=32264 pfet_03v3
x Enable a_35805_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=58427 nfet_05v0
x a_34340_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=-4617 pfet_05v0
x a_44356_12039# vss a_44700_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=11494 nfet_05v0
x a_44700_22971# a_44560_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=23015 pfet_05v0
x a_n3100_14802# vss a_n2756_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=14257 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=14723 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=39109 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=37790 pfet_03v3
x a_53060_28617# swmatrix_row_10_12.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=28538 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vss a_29565_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=52901 nfet_05v0
x a_14636_39109# a_15472_39669# a_15620_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=39669 pfet_05v0
x a_n3100_20328# vss a_n2756_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=19783 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=54368 pfet_03v3
x a_44700_28497# a_44560_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=28541 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=18449 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control BUS[1] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=12922 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=1871 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=56247 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=1871 pfet_03v3
x a_13156_3750# vdd a_13500_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=3674 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vss a_48285_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=14219 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=4634 pfet_03v3
x a_21344_n2318# a_21860_n1776# a_22064_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=-1775 pfet_05v0
x a_52076_n5099# vss a_52544_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=-5080 nfet_05v0
x a_43840_22549# a_44356_23091# a_44560_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=23091 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vss a_48285_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=19745 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=57131 pfet_03v3
x a_8864_n2318# a_9232_n2321# a_9380_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=-2320 nfet_05v0
x a_25636_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=3167 nfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=11960 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=14257 nfet_05v0
x a_14636_50161# a_15620_50721# a_15864_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=50176 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=31380 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=3671 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=26738 pfet_03v3
x a_50596_3750# vss a_50940_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=3205 nfet_05v0
x a_7260_17445# a_7120_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=17489 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=19783 nfet_05v0
x a_25636_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=8693 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=10160 pfet_03v3
x a_n308_19768# vdd a_160_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=20325 pfet_05v0
x a_50596_9276# vss a_50940_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=8731 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=15686 pfet_03v3
x a_38116_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=58427 nfet_05v0
x a_n308_52924# a_676_53484# a_920_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=52939 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vss a_50448_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=36361 nfet_05v0
x a_40064_3208# a_40580_3750# a_40784_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=3750 pfet_05v0
x a_n308_25294# vdd a_160_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=25851 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=4634 pfet_03v3
x a_8396_22531# a_9232_23091# a_9380_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=23091 pfet_05v0
x a_14636_n2336# vdd a_15104_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=-1778 pfet_05v0
x a_50940_11919# a_50840_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=11494 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=55687 nfet_05v0
x a_14636_36346# a_15472_36906# a_15620_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=36906 pfet_05v0
x a_21860_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=23012 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=7397 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=51605 pfet_03v3
x a_21860_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=-2358 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=-5098 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=57131 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control BUS[2] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=10159 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=18449 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=47879 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control BUS[5] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=-3655 nfet_03v3
x a_50596_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=50642 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=1871 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control BUS[2] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=15685 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=14219 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=54368 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control PIN[1] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=57130 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=46079 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=36827 pfet_05v0
x a_18412_n5099# vss a_18880_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=-5080 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=19745 nfet_05v0
x a_43840_58468# a_44208_58465# a_44356_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=58465 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=54368 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=5968 nfet_05v0
x a_25636_34143# vss a_25980_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=56168 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=46079 pfet_03v3
x a_38116_39669# vss a_38460_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=39124 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=29501 pfet_03v3
x a_25636_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=5930 nfet_05v0
x a_7260_14682# a_7120_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=14726 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=28057 nfet_05v0
x a_21344_50179# a_21712_50176# a_21860_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=50176 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=38364 nfet_05v0
x a_19396_23091# vss a_19740_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=22546 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=12923 pfet_03v3
x a_33356_22531# vdd a_33824_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=23088 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=28072 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control PIN[15] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=18448 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=40553 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=1871 pfet_03v3
x a_18412_5953# a_19396_6513# a_19640_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=5968 nfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=11960 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=27312 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=4634 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=58450 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=52924 nfet_05v0
x a_33356_14242# a_34340_14802# a_34584_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=14257 nfet_05v0
x a_8864_55705# a_9380_56247# a_9584_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=56247 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=-2335 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=26738 pfet_03v3
x a_13500_3630# a_13400_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=3205 nfet_05v0
x a_45836_52924# vdd a_46304_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=53481 pfet_05v0
x a_31360_25312# a_31728_25309# a_31876_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=25309 nfet_05v0
x a_33356_19768# a_34340_20328# a_34584_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=19783 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=21212 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control BUS[2] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=12922 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=51605 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=-6417 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=57131 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=43284 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control PIN[19] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=7396 nfet_03v3
x a_13500_9156# a_13400_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=8731 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=-891 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=43316 pfet_03v3
x En_clk_din_0.clock NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-3972 y=61061 pfet_05v0
x a_43840_55705# a_44208_55702# a_44356_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=55702 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=51605 pfet_03v3
x a_3140_28617# vss a_3484_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=28072 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=57131 pfet_03v3
x a_50940_50601# a_50800_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=50645 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=48842 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control BUS[6] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=46078 nfet_03v3
x a_25636_31380# vss a_25980_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=30835 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=53405 pfet_05v0
x a_39596_30820# vdd a_40064_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=31377 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vdd a_31728_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=-4538 pfet_05v0
x a_n308_44635# a_676_45195# a_920_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=44650 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=43316 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=-891 pfet_03v3
x a_52544_19786# a_53060_20328# a_53264_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=20328 pfet_05v0
x a_32220_34023# a_32120_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=33598 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=2445 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=18449 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=35601 nfet_05v0
x a_3140_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=25271 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=58931 pfet_05v0
x a_19396_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=47879 pfet_05v0
x a_44700_39549# a_44600_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=39124 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=48842 pfet_03v3
x a_31876_42432# vdd a_32220_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=42356 pfet_05v0
x a_15964_36786# a_15864_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=36361 nfet_05v0
x a_52544_25312# a_53060_25854# a_53264_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=25854 pfet_05v0
x a_33356_19768# vdd a_33824_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=20325 pfet_05v0
x a_12640_11497# a_13156_12039# a_13360_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=12039 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=34064 pfet_05v0
x a_21344_22549# a_21860_23091# a_22064_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=23091 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=7971 nfet_05v0
x a_31876_47958# vdd a_32220_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=47882 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=35027 pfet_03v3
x a_33356_25294# vdd a_33824_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=25851 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control PIN[23] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=-3655 nfet_03v3
x a_12640_17023# a_13156_17565# a_13360_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=17565 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=39590 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=54368 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=23012 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=40553 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=29501 pfet_03v3
x a_37132_28057# vss a_37600_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=28075 nfet_05v0
x a_40064_14260# a_40432_14257# a_40580_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=14257 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=1871 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=55687 nfet_05v0
x a_15620_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=58427 nfet_05v0
x a_20876_58450# vss a_21344_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=58468 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control PIN[20] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=4633 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=40521 pfet_05v0
x a_9380_36906# vss a_9724_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=36361 nfet_05v0
x a_40064_19786# a_40432_19783# a_40580_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=19783 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=54368 pfet_03v3
x a_30892_17005# vss a_31360_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=17023 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=40553 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control BUS[4] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=18448 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vdd a_31728_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=39669 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=32264 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control BUS[6] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=43315 nfet_03v3
x a_49612_n5099# vdd a_50080_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=-4541 pfet_05v0
x a_38116_50721# vdd a_38460_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=50645 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=36827 pfet_05v0
x a_27116_n2336# vss a_27584_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=-2317 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control PIN[21] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=1870 nfet_03v3
x a_n308_8716# vdd a_160_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=9273 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control BUS[6] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=35026 nfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=25294 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=21212 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control BUS[6] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=32264 pfet_03v3
x a_32220_31260# a_32120_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=30835 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=37790 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=17486 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=31301 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=21212 pfet_03v3
x a_n308_427# vss a_160_445# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=445 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control BUS[4] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=10159 nfet_03v3
x a_43372_55687# a_44208_56247# a_44356_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=56247 pfet_05v0
x a_8396_11479# vss a_8864_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=11497 nfet_05v0
x a_12640_14260# a_13156_14802# a_13360_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=14802 pfet_05v0
x a_31360_17023# a_31728_17020# a_31876_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=17020 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=-3686 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=51605 pfet_03v3
x a_37132_25294# vss a_37600_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=25312 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control BUS[4] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=15685 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=29501 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=52924 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vdd a_37968_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=47958 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=-891 pfet_03v3
x a_20876_55687# vss a_21344_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=55705 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control BUS[6] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=40552 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=57131 pfet_03v3
x a_15620_3750# vss a_15964_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=3205 nfet_05v0
x a_20876_52924# a_21712_53484# a_21860_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=53484 pfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=-1854 pfet_05v0
x D_out vss a_54525_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=-5121 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=-1775 pfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=56168 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=43316 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vdd a_31728_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=36906 pfet_05v0
x a_34340_9276# vdd a_34684_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=9200 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=58450 nfet_05v0
x a_19396_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=34064 pfet_05v0
x a_15620_9276# vss a_15964_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=8731 nfet_05v0
x a_25636_n4539# vss a_25980_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=-5083 nfet_05v0
x a_14636_41872# vdd a_15104_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=42429 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=35027 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control BUS[1] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=35026 nfet_03v3
x a_n308_5953# vdd a_160_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=6510 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=48842 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=1871 pfet_03v3
x a_n6548_3190# vss a_n6080_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=3208 nfet_05v0
x a_19396_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=39590 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=9197 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=22531 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=908 pfet_05v0
x a_14636_47398# vdd a_15104_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=47955 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=29501 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=35027 pfet_03v3
x a_30892_28057# a_31728_28617# a_31876_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=28617 pfet_05v0
x a_n6548_8716# vss a_n6080_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=8734 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vss a_25488_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=28072 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=14723 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control BUS[5] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=23974 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=19768 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=29501 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=22546 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=7397 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=32232 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=28034 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=22508 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control BUS[2] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=7396 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=15686 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control PIN[24] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=-6418 nfet_03v3
x Enable a_4605_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=3167 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=1871 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control BUS[4] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=12922 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=17486 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=40553 pfet_03v3
x a_n5220_25734# a_n5360_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=25778 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=-4617 pfet_05v0
x Enable a_4605_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=8693 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control BUS[1] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=57130 nfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=36346 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=-6417 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=11960 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=23012 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=20328 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=-2358 nfet_05v0
x a_20876_50161# a_21712_50721# a_21860_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=50721 pfet_05v0
x a_n6548_50161# vss a_n6080_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=50179 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=28538 pfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=53405 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=37790 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=25854 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control PIN[9] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=35026 nfet_03v3
x a_19396_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=31301 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=21212 pfet_03v3
x a_25636_n1776# vss a_25980_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=-2320 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=32264 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=18449 pfet_03v3
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=58931 pfet_05v0
x a_14636_28057# vss a_15104_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=28075 nfet_05v0
x a_32220_n4659# a_32120_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=-5083 nfet_05v0
x a_40064_445# a_40432_442# a_40580_987# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=442 nfet_05v0
x a_39596_11479# a_40432_12039# a_40580_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=12039 pfet_05v0
x a_19396_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=404 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=6434 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=37790 pfet_03v3
x a_12640_39127# a_13008_39124# a_13156_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=39124 nfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=9197 pfet_05v0
x a_50940_n4659# a_50800_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=-4614 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control PIN[18] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=10159 nfet_03v3
x a_n4084_30820# vdd a_n3616_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=31377 pfet_05v0
x a_39596_17005# a_40432_17565# a_40580_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=17565 pfet_05v0
x a_22204_n1896# a_22064_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=-1851 pfet_05v0
x a_40580_34143# vdd a_40924_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=34067 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=54368 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control PIN[16] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=15685 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vdd a_37968_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=34143 pfet_05v0
x a_6916_34143# vss a_7260_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=33598 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vss a_n1635_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=22508 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=4634 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control BUS[2] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=4633 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=5953 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=12923 pfet_03v3
x a_40580_39669# vdd a_40924_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=39593 pfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=36827 pfet_05v0
x a_31876_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=25271 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=14723 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=-3654 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=43890 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control PIN[10] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=32263 nfet_03v3
x Enable a_4605_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=5930 nfet_05v0
x a_50940_3630# a_50840_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=3205 nfet_05v0
x a_30892_30820# vdd a_31360_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=31377 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=-891 pfet_03v3
x a_14636_33583# vdd a_15104_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=34140 pfet_05v0
x a_50940_9156# a_50840_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=8731 nfet_05v0
x a_34340_17565# vdd a_34684_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=17489 pfet_05v0
x a_18880_47416# a_19248_47413# a_19396_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=47413 nfet_05v0
x a_31876_6513# vss a_32220_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=5968 nfet_05v0
x a_n6548_52924# vss a_n6080_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=52942 nfet_05v0
x a_25980_42312# a_25840_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=42356 pfet_05v0
x a_14636_25294# vss a_15104_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=25312 nfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=-4617 pfet_05v0
x a_6400_44653# a_6916_45195# a_7120_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=45195 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=35027 pfet_03v3
x a_32220_n1896# a_32120_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=-2320 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=1871 pfet_03v3
x a_46820_42432# vdd a_47164_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=42356 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control BUS[10] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=37789 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vss a_528_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=58465 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=58465 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control PIN[13] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=23974 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=-6417 pfet_03v3
x a_25980_47838# a_25840_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=47882 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vss a_31728_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=41887 nfet_05v0
x a_27584_22549# a_27952_22546# a_28100_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=22546 nfet_05v0
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=6434 pfet_05v0
x Enable a_10845_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=47375 nfet_05v0
x a_8396_427# a_9380_987# a_9624_442# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=442 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=3167 nfet_05v0
x a_39596_14242# a_40432_14802# a_40580_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=14802 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control BUS[2] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=54367 nfet_03v3
x a_46820_47958# vdd a_47164_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=47882 pfet_05v0
x a_38116_n4539# vdd a_38460_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=-4614 pfet_05v0
x En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN a_n2181_61337# a_n2569_61293# vss s=4224,196 d=11616,440 l=120 w=132 x=-2116 y=61337 nfet_05v0
x a_40580_31380# vdd a_40924_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=31304 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=-1854 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=51605 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=23091 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control PIN[17] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=12922 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=57131 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=-6417 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control BUS[3] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=46078 nfet_03v3
x a_676_36906# vss a_1020_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=36361 nfet_05v0
x a_6916_31380# vss a_7260_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=30835 nfet_05v0
x a_46304_n5081# a_46820_n4539# a_47024_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=-4538 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=8693 nfet_05v0
x a_40580_36906# vdd a_40924_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=36830 pfet_05v0
x Enable a_17085_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=404 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control BUS[3] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=1870 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=46079 pfet_03v3
x a_676_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=47879 pfet_05v0
x a_45836_17005# vss a_46304_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=17023 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=35027 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=32264 pfet_03v3
x a_37132_11479# a_38116_12039# a_38360_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=11494 nfet_05v0
x a_53060_59010# vss a_53404_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=58465 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=46079 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control BUS[2] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=57130 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control BUS[7] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=40552 nfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=39109 nfet_05v0
x Enable a_42045_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=39086 nfet_05v0
x a_53404_867# a_53264_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=911 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=-3654 pfet_03v3
x a_53060_50721# swmatrix_row_10_4.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=50138 nfet_05v0
x a_34340_14802# vdd a_34684_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=14726 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=37790 pfet_03v3
x swmatrix_row_10_16.D_in vss a_n5712_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=14257 nfet_05v0
x a_34340_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=20249 pfet_05v0
x a_6400_41890# a_6916_42432# a_7120_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=42432 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control PIN[21] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=1870 nfet_03v3
x a_53060_56247# swmatrix_row_10_2.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=55664 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=9197 pfet_05v0
x a_49612_41872# vss a_50080_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=41890 nfet_05v0
x swmatrix_row_10_14.D_in vss a_n5712_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=19783 nfet_05v0
x a_47164_11919# a_47064_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=11494 nfet_05v0
x a_2156_58450# vss a_2624_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=58468 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vdd a_19248_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=56247 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=-3654 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vss a_528_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=55702 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=55702 nfet_05v0
x a_34340_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=25775 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=40553 pfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=23012 pfet_05v0
x a_13156_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=47375 nfet_05v0
x Enable a_10845_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=44612 nfet_05v0
x a_46304_39127# a_46820_39669# a_47024_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=39669 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control BUS[2] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=51604 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=26738 pfet_03v3
x swmatrix_row_10_19.D_in vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=9197 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control BUS[3] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=43315 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=5930 nfet_05v0
x a_8396_n2336# vss a_8864_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=-2317 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control BUS[3] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=35026 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vss a_29565_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=11456 nfet_05v0
x a_24652_58450# vdd a_25120_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=59007 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=21212 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control BUS[3] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=48841 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=43316 pfet_03v3
x a_18880_55705# a_19396_56247# a_19600_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=56247 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=-891 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=56168 pfet_05v0
x Enable a_48285_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=47375 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vss a_29565_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=16982 nfet_05v0
x a_40580_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=22508 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=7397 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=48842 pfet_03v3
x a_n5564_42432# vdd a_n5220_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=42356 pfet_05v0
x a_21344_5971# a_21712_5968# a_21860_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=5968 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=28057 nfet_05v0
x a_53060_56247# vss a_53404_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=55702 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=43316 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=26738 pfet_03v3
x a_24652_50161# vss a_25120_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=50179 nfet_05v0
x Enable a_42045_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=36323 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=21212 pfet_03v3
x a_53060_3750# vss a_53404_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=3205 nfet_05v0
x a_46304_58468# a_46672_58465# a_46820_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=58465 nfet_05v0
x a_n5564_47958# vdd a_n5220_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=47882 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control PIN[22] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=-892 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=48842 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=41127 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=-6417 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=18449 pfet_03v3
x a_13156_47958# vss a_13500_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=47413 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control PIN[8] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=37789 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=23975 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=6434 pfet_05v0
x a_53060_53484# swmatrix_row_10_3.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=52901 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=29501 pfet_03v3
x a_53060_9276# vss a_53404_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=8731 nfet_05v0
x a_2156_55687# vss a_2624_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=55705 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=46653 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control PIN[12] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=26737 nfet_03v3
x a_13156_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=44612 nfet_05v0
x a_46304_36364# a_46820_36906# a_47024_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=36906 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=29501 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=54368 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=46047 pfet_05v0
x a_676_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=34064 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control BUS[1] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=-6418 nfet_03v3
x swmatrix_row_10_20.D_in vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=6434 pfet_05v0
x a_n3100_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=9197 pfet_05v0
x Enable a_35805_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=14219 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control PIN[15] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=18448 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=46079 pfet_03v3
x a_6916_n4539# vss a_7260_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=-5083 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=5968 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=46079 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vss a_42045_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=39086 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=3190 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vss a_17085_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=3167 nfet_05v0
x Enable a_35805_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=19745 nfet_05v0
x a_676_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=39590 pfet_05v0
x a_52076_30820# vss a_52544_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=30838 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=1871 pfet_03v3
x a_37600_5971# a_37968_5968# a_38116_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=5968 nfet_05v0
x a_25120_50179# a_25488_50176# a_25636_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=50176 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=-3654 pfet_03v3
x a_12640_58468# a_13156_59010# a_13360_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=59010 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vss a_17085_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=8693 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=53405 pfet_05v0
x Enable a_48285_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=44612 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control PIN[7] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=40552 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=34995 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vss a_6768_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=28072 nfet_05v0
x a_12172_22531# vss a_12640_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=22549 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=15686 pfet_03v3
x a_27116_19768# a_27952_20328# a_28100_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=20328 pfet_05v0
x a_49612_36346# a_50596_36906# a_50840_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=36361 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=4634 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=51605 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=12039 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=-5098 nfet_05v0
x a_45836_3190# a_46672_3750# a_46820_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=3750 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=58931 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=30075 nfet_05v0
x a_27116_25294# a_27952_25854# a_28100_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=25854 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control BUS[10] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=21211 nfet_03v3
x a_46304_55705# a_46672_55702# a_46820_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=55702 nfet_05v0
x a_50080_445# a_50596_987# a_50800_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=987 pfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=45116 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=17565 pfet_05v0
x a_24652_52924# vss a_25120_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=52942 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=50161 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control BUS[1] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=-3655 nfet_03v3
x a_34684_34023# a_34544_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=34067 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=26738 pfet_03v3
x a_6916_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=42353 pfet_05v0
x a_n2756_n1896# a_n2896_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=-1851 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=18449 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=42353 pfet_05v0
x a_34684_39549# a_34544_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=39593 pfet_05v0
x a_14636_11479# a_15620_12039# a_15864_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=11494 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=29469 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=-4617 pfet_05v0
x a_38116_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=14219 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=51605 pfet_03v3
x a_676_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=31301 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=26738 pfet_03v3
x a_6916_n1776# vss a_7260_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=-2320 nfet_05v0
x a_n3100_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=6434 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=43316 pfet_03v3
x a_46820_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=25271 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=28538 pfet_05v0
x a_n5564_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=45116 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=43316 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vss a_42045_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=36323 nfet_05v0
x a_12172_3190# vdd a_12640_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=3747 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=18449 pfet_03v3
x a_38116_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=19745 nfet_05v0
x a_18412_30820# vss a_18880_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=30838 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=48810 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=11479 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=48842 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=54368 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vss a_17085_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=5930 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=48842 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=23975 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=-891 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=10160 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=12923 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control BUS[4] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=57130 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=7365 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=50138 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=-2335 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control BUS[3] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=1870 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=1871 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control BUS[8] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=37789 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=-3654 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vdd a_13008_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=-1775 pfet_05v0
x a_50596_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=11960 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=55664 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=14802 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=15686 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vss a_13008_442# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=442 nfet_05v0
x a_43840_14260# a_44208_14257# a_44356_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=14257 nfet_05v0
x a_25120_445# a_25488_442# a_25636_987# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=442 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=-3654 pfet_03v3
x a_34684_31260# a_34544_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=31304 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=-6449 pfet_05v0
x a_43840_19786# a_44208_19783# a_44356_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=19783 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=40553 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=15686 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control BUS[5] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=1870 nfet_03v3
x a_34684_36786# a_34544_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=36830 pfet_05v0
x a_n4084_17005# vss a_n3616_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=17023 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=17486 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=26706 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=908 pfet_05v0
x a_19740_6393# a_19600_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=6437 pfet_05v0
x a_15620_23091# vdd a_15964_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=23015 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=21180 pfet_05v0
x a_21344_11497# a_21712_11494# a_21860_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=11494 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control BUS[5] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=18448 nfet_03v3
x a_45836_55687# a_46672_56247# a_46820_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=56247 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=39124 nfet_05v0
x a_30892_58450# a_31876_59010# a_32120_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=58465 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=55687 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control BUS[2] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=-6418 nfet_03v3
x a_50596_53484# vss a_50940_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=14242 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=18449 pfet_03v3
x a_15620_28617# vdd a_15964_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=28541 pfet_05v0
x a_33356_8716# vdd a_33824_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=9273 pfet_05v0
x a_2156_n5099# a_2992_n4539# a_3140_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=-4538 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=-6417 pfet_03v3
x a_8864_5971# a_9232_5968# a_9380_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=5968 nfet_05v0
x a_8864_11497# a_9380_12039# a_9584_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=12039 pfet_05v0
x a_12172_14242# vss a_12640_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=14260 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=51605 pfet_03v3
x a_2624_28075# a_2992_28072# a_3140_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=28072 nfet_05v0
x a_n4084_3190# a_n3100_3750# a_n2856_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=3205 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control PIN[14] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=21211 nfet_03v3
x a_8864_17023# a_9380_17565# a_9584_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=17565 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=4602 pfet_05v0
x a_n4084_8716# a_n3100_9276# a_n2856_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=8731 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=51605 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=54368 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=52901 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=-6417 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=908 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control BUS[4] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=1870 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=-891 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=12923 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=46079 pfet_03v3
x a_n5564_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=30797 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=18449 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vss a_4605_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=22508 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=56168 pfet_05v0
x a_21860_39669# vss a_22204_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=39124 nfet_05v0
x a_22204_6393# a_22064_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=6437 pfet_05v0
x a_28100_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=47375 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=26738 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=12923 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vss a_23325_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=58427 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=35027 pfet_03v3
x a_50940_11919# a_50800_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=11963 pfet_05v0
x a_24652_52924# a_25488_53484# a_25636_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=53484 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control PIN[22] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=-892 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=29501 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=28072 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=18449 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=14723 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=39109 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=10160 pfet_03v3
x a_39596_58450# a_40432_59010# a_40580_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=59010 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=54368 pfet_03v3
x a_2156_39109# a_2992_39669# a_3140_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=39669 pfet_05v0
x a_8864_36364# a_9232_36361# a_9380_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=36361 nfet_05v0
x a_30892_55687# a_31876_56247# a_32120_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=52924 nfet_05v0
x a_33356_5953# vdd a_33824_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=6510 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control PIN[1] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=57130 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=10160 pfet_03v3
x a_25636_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=908 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=7397 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=-3654 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=40553 pfet_03v3
x a_43840_47416# a_44356_47958# a_44560_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=47958 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=7397 pfet_03v3
x a_47164_9156# a_47024_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=9200 pfet_05v0
x a_8864_14260# a_9380_14802# a_9584_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=14802 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=11479 nfet_05v0
x a_15620_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=14219 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=15686 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=21212 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=51605 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=28538 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control PIN[22] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=-892 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=19768 nfet_05v0
x Enable a_17085_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=28034 nfet_05v0
x a_28100_28617# vss a_28444_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=28072 nfet_05v0
x a_15620_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=19745 nfet_05v0
x a_20876_19768# vss a_21344_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=19786 nfet_05v0
x a_5932_58450# vdd a_6400_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=59007 pfet_05v0
x a_2156_50161# a_3140_50721# a_3384_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=50176 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control BUS[8] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=29500 nfet_03v3
x Enable a_42045_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=3167 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=43316 pfet_03v3
x a_n6548_25294# a_n5564_25854# a_n5320_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=25309 nfet_05v0
x a_39596_n2336# vdd a_40064_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=-1778 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=53405 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control BUS[1] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=26737 nfet_03v3
x a_28100_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=44612 nfet_05v0
x a_50596_987# vss a_50940_867# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=442 nfet_05v0
x Enable a_42045_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=8693 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vdd a_44208_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=20328 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=48842 pfet_03v3
x a_15104_39127# a_15472_39124# a_15620_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=39124 nfet_05v0
x a_8396_47398# a_9232_47958# a_9380_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=47958 pfet_05v0
x a_n3100_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=404 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=58931 pfet_05v0
x a_24652_50161# a_25488_50721# a_25636_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=50721 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=25271 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=21212 pfet_03v3
x a_38116_12039# vdd a_38460_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=11963 pfet_05v0
x a_n4084_50161# a_n3100_50721# a_n2856_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=50176 nfet_05v0
x a_n3100_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=47879 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vdd a_44208_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=25854 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=4634 pfet_03v3
x a_50596_45195# vss a_50940_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=44650 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=20249 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=3750 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vdd a_13008_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=23091 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=51605 pfet_03v3
x a_2156_36346# a_2992_36906# a_3140_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=36906 pfet_05v0
x a_43372_11479# a_44208_12039# a_44356_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=12039 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=45195 pfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=25775 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control BUS[8] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=21211 nfet_03v3
x a_6916_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=9197 pfet_05v0
x a_27116_22531# vss a_27584_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=22549 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control BUS[3] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=-3655 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=1871 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=4634 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=51605 pfet_03v3
x a_50080_41890# a_50448_41887# a_50596_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=41887 nfet_05v0
x a_43372_17005# a_44208_17565# a_44356_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=17565 pfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=50642 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=4634 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control PIN[10] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=32263 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=-1854 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=43316 pfet_03v3
x a_24652_28057# a_25636_28617# a_25880_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=28072 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=12923 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control BUS[1] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=23974 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=23975 pfet_03v3
x a_44356_23091# vss a_44700_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=22546 nfet_05v0
x a_5932_n5099# vss a_6400_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=-5080 nfet_05v0
x a_n308_39109# vdd a_160_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=39666 pfet_05v0
x a_n3100_25854# vss a_n2756_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=25309 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=48842 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=42353 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=21786 nfet_05v0
x a_6400_50179# a_6768_50176# a_6916_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=50161 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=14242 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=12923 pfet_03v3
x a_43372_427# a_44356_987# a_44600_442# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=442 nfet_05v0
x a_34684_28497# a_34584_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=28072 nfet_05v0
x a_53060_n1776# vdd a_53404_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=-1851 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=3671 pfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=17486 pfet_05v0
x Enable a_42045_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=5930 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=7397 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=7397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control BUS[4] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=-6418 nfet_03v3
x a_43840_33601# a_44356_34143# a_44560_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=34143 pfet_05v0
x a_44356_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=-5121 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=40553 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vss a_17085_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=28034 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=25309 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=42432 pfet_05v0
x a_6916_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=6434 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=21212 pfet_03v3
x a_43372_14242# a_44208_14802# a_44356_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=14802 pfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=20249 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vss a_50448_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=47413 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=26738 pfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=-1854 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=3671 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=54368 pfet_03v3
x a_n308_36346# vdd a_160_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=36903 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=32264 pfet_03v3
x a_n6548_17005# a_n5564_17565# a_n5320_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=17020 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=18449 pfet_03v3
x a_8396_33583# a_9232_34143# a_9380_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=34143 pfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=25775 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control BUS[9] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=1870 nfet_03v3
x a_50940_22971# a_50840_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=22546 nfet_05v0
x a_n3100_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=34064 pfet_05v0
x a_52544_n5081# a_53060_n4539# a_53264_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=-4538 pfet_05v0
x a_22204_867# a_22104_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=442 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=37790 pfet_03v3
x a_19396_n1776# vdd a_19740_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=-1851 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control BUS[4] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=-3655 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vdd a_25488_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=9276 pfet_05v0
x a_n6548_11479# vss a_n6080_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=11497 nfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=14723 pfet_05v0
x a_n3100_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=39590 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vss a_31728_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=3205 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=17005 nfet_05v0
x a_21344_47416# a_21860_47958# a_22064_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=47958 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=35027 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=987 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control BUS[2] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=26737 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control BUS[1] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=1870 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=4634 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=54368 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=57099 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=4634 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vss a_31728_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=8731 nfet_05v0
x Enable a_23325_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=50138 nfet_05v0
x a_n2756_34023# a_n2856_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=33598 nfet_05v0
x a_27116_14242# vss a_27584_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=14260 nfet_05v0
x a_34340_50721# vss a_34684_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=50176 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=-3654 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=10160 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control BUS[9] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=32263 nfet_03v3
x a_50596_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=-4617 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=-891 pfet_03v3
x Enable a_23325_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=55664 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=7397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=15686 pfet_03v3
x a_n308_58450# a_676_59010# a_920_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=58465 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=39109 nfet_05v0
x a_32220_20208# a_32080_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=20252 pfet_05v0
x a_n3100_17565# vss a_n2756_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=17020 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=49416 nfet_05v0
x a_3140_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=39086 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control BUS[2] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=18448 nfet_03v3
x a_52544_39127# a_53060_39669# a_53264_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=39669 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=51605 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=39124 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=908 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=-5098 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=-6417 pfet_03v3
x a_33356_39109# vdd a_33824_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=39666 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=1871 pfet_03v3
x a_n3100_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=31301 pfet_05v0
x a_33356_25294# a_34340_25854# a_34584_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=25309 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=18449 pfet_03v3
x a_n5564_3750# vdd a_n5220_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=3674 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=59010 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vdd a_25488_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=6513 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=54368 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=32264 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control PIN[24] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=-6418 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control PIN[22] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=-892 nfet_03v3
x a_n4084_n2336# vdd a_n3616_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=-1778 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=18449 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=14257 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vss a_528_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=14257 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=51605 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=37790 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=-6417 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=54336 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=7397 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=17020 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=54368 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vss a_528_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=19783 nfet_05v0
x a_28444_3630# a_28304_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=3674 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control BUS[2] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=10159 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=23975 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=19783 nfet_05v0
x a_n2756_31260# a_n2856_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=30835 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=29501 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=1871 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=46079 pfet_03v3
x a_3140_39669# vss a_3484_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=39124 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control BUS[2] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=15685 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=54368 pfet_03v3
x a_40924_50601# a_40824_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=50176 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=12923 pfet_03v3
x Enable a_23325_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=52901 nfet_05v0
x a_39596_41872# vdd a_40064_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=42429 pfet_05v0
x a_19396_28617# vss a_19740_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=28072 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=-3654 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=4634 pfet_03v3
x a_n308_55687# a_676_56247# a_920_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=55702 nfet_05v0
x a_5932_52924# a_6768_53484# a_6916_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=53484 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=46079 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=42353 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=35027 pfet_03v3
x a_30892_n2336# vdd a_31360_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=-1778 pfet_05v0
x a_3140_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=36323 nfet_05v0
x a_39596_47398# vdd a_40064_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=47955 pfet_05v0
x a_31876_53484# vdd a_32220_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=53408 pfet_05v0
x a_52544_36364# a_53060_36906# a_53264_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=36906 pfet_05v0
x a_15964_47838# a_15864_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=47413 nfet_05v0
x a_14636_n5099# vdd a_15104_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=-4541 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=58450 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=45116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=35027 pfet_03v3
x a_21344_33601# a_21860_34143# a_22064_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=34143 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control PIN[22] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=-892 nfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=-2335 nfet_05v0
x a_21860_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=-5121 nfet_05v0
x a_53060_14802# vss a_53404_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=14257 nfet_05v0
x a_31876_59010# vdd a_32220_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=58934 pfet_05v0
x a_33356_36346# vdd a_33824_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=36903 pfet_05v0
x a_12640_28075# a_13156_28617# a_13360_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=28617 pfet_05v0
x a_53060_20328# vss a_53404_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=19783 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=51605 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=40553 pfet_03v3
x a_37132_39109# vss a_37600_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=39127 nfet_05v0
x a_40064_25312# a_40432_25309# a_40580_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=25309 nfet_05v0
x a_53060_12039# swmatrix_row_10_18.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=11456 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=26738 pfet_03v3
x a_n5564_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=9197 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vdd a_19248_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=12039 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=3205 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control BUS[6] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=54367 nfet_03v3
x a_9380_47958# vss a_9724_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=47413 nfet_05v0
x a_53060_17565# swmatrix_row_10_16.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=16982 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control BUS[3] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=23974 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=4634 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=51605 pfet_03v3
x a_2156_19768# vss a_2624_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=19786 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vdd a_19248_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=17565 pfet_05v0
x a_50940_56127# a_50800_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=56171 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=32264 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=8731 nfet_05v0
x a_25636_36906# vss a_25980_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=36361 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=50642 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=43316 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control BUS[2] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=12922 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=37790 pfet_03v3
x a_38460_34023# a_38360_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=33598 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=51605 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=-4538 pfet_05v0
x a_18412_3190# a_19396_3750# a_19640_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=3205 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=48842 pfet_03v3
x a_25636_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=47879 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=42353 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=32264 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=1871 pfet_03v3
x a_5932_50161# a_6768_50721# a_6916_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=50721 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=36346 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=43316 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=-6417 pfet_03v3
x a_28444_867# a_28304_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=911 pfet_05v0
x a_18880_11497# a_19396_12039# a_19600_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=12039 pfet_05v0
x a_18412_8716# a_19396_9276# a_19640_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=8731 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=18417 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=37790 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=18449 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control PIN[15] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=18448 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=28538 pfet_05v0
x a_33356_17005# a_34340_17565# a_34584_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=17020 nfet_05v0
x a_18880_17023# a_19396_17565# a_19600_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=17565 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=48842 pfet_03v3
x a_12172_427# vss a_12640_445# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=445 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=18449 pfet_03v3
x a_8864_58468# a_9380_59010# a_9584_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=59010 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control BUS[5] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=37789 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=23975 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=17486 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=29501 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=8716 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=46047 pfet_05v0
x a_46304_14260# a_46672_14257# a_46820_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=14257 nfet_05v0
x a_8396_22531# vss a_8864_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=22549 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=15686 pfet_03v3
x a_49612_30820# a_50448_31380# a_50596_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=31380 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=42353 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control BUS[4] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=26737 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=10160 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=20249 pfet_05v0
x a_24652_11479# vss a_25120_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=11497 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=54368 pfet_03v3
x a_46304_19786# a_46672_19783# a_46820_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=19783 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-4500 y=59873 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=-5843 nfet_05v0
x a_n5564_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=6434 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=25775 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control BUS[6] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=51604 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=46079 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=-891 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control PIN[21] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=1870 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vdd a_19248_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=14802 pfet_05v0
x a_n2756_n4659# a_n2856_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=-5083 nfet_05v0
x a_38116_56247# vdd a_38460_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=56171 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=50642 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=40553 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=39669 pfet_05v0
x a_3140_50721# vdd a_3484_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=50645 pfet_05v0
x a_19396_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=45116 pfet_05v0
x a_39596_33583# vdd a_40064_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=34140 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=35027 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=46079 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control BUS[1] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=1870 nfet_03v3
x a_32220_36786# a_32120_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=36361 nfet_05v0
x a_38460_31260# a_38360_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=30835 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=15686 pfet_03v3
x a_39596_33583# a_40580_34143# a_40824_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=33598 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=31380 pfet_05v0
x a_25120_11497# a_25488_11494# a_25636_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=11494 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control BUS[4] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=23974 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vss a_25488_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=39124 nfet_05v0
x a_18880_14260# a_19396_14802# a_19600_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=14802 pfet_05v0
x swmatrix_row_10_13.D_in vss a_54525_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=25271 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=-3686 pfet_05v0
x a_2624_3208# a_3140_3750# a_3344_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=3750 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=14723 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=57131 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control PIN[23] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=-3655 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=26738 pfet_03v3
x a_40580_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=908 pfet_05v0
x a_40064_17023# a_40432_17020# a_40580_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=17020 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=52179 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=5208 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=12923 pfet_03v3
x a_31876_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=39086 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=58450 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=28538 pfet_05v0
x a_n6548_n2336# vss a_n6080_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=-2317 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=32264 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=51605 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=48810 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=1871 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control PIN[5] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=46078 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=4634 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=9197 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=47958 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=37790 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=43316 pfet_03v3
x a_25636_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=34064 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=18449 pfet_03v3
x a_n2756_n1896# a_n2856_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=-2320 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=48842 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=36906 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=7397 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=43316 pfet_03v3
x a_25636_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=39590 pfet_05v0
x a_47164_20208# a_47024_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=20252 pfet_05v0
x a_45836_41872# a_46820_42432# a_47064_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=41887 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=-891 pfet_03v3
x a_14636_39109# vss a_15104_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=39127 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=12923 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=7397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=10160 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=48842 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=-3080 nfet_05v0
x a_n3616_50179# a_n3248_50176# a_n3100_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=50176 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control PIN[8] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=37789 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=-3654 pfet_03v3
x a_39596_30820# a_40580_31380# a_40824_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=30835 nfet_05v0
x a_25120_445# a_25636_987# a_25840_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=987 pfet_05v0
x a_n4084_41872# vdd a_n3616_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=42429 pfet_05v0
x a_39596_28057# a_40432_28617# a_40580_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=28617 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=28072 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=15686 pfet_03v3
x a_43372_58450# a_44208_59010# a_44356_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=59010 pfet_05v0
x Enable a_4605_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=50138 nfet_05v0
x a_40580_45195# vdd a_40924_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=45119 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=28034 nfet_05v0
x a_8396_14242# vss a_8864_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=14260 nfet_05v0
x a_160_8734# a_676_9276# a_880_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=9276 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control PIN[12] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=26737 nfet_03v3
x a_n4084_47398# vdd a_n3616_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=47955 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=40553 pfet_03v3
x a_19396_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=30797 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control BUS[8] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=7396 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=11456 nfet_05v0
x Enable a_4605_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=55664 nfet_05v0
x a_3140_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=-1854 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=5208 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=4634 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control PIN[15] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=18448 nfet_03v3
x a_31876_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=36323 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=15686 pfet_03v3
x a_49612_58450# vdd a_50080_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=59007 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=16982 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=54942 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control PIN[6] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=43315 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=6434 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=40553 pfet_03v3
x a_15964_6393# a_15864_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=5968 nfet_05v0
x a_30892_41872# vdd a_31360_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=42429 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=3671 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=32264 pfet_03v3
x a_25636_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=31301 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=50642 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control PIN[4] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=48841 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control BUS[7] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=54367 nfet_03v3
x Enable a_54525_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=30797 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=18449 pfet_03v3
x a_30892_47398# vdd a_31360_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=47955 pfet_05v0
x a_8396_427# vdd a_8864_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=984 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=4634 pfet_03v3
x a_49612_50161# vss a_50080_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=50179 nfet_05v0
x a_45836_11479# a_46672_12039# a_46820_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=12039 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=37790 pfet_03v3
x a_38460_n4659# a_38360_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=-5083 nfet_05v0
x a_30892_14242# a_31876_14802# a_32120_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=11479 nfet_05v0
x a_6400_55705# a_6916_56247# a_7120_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=56247 pfet_05v0
x a_25980_53364# a_25840_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=53408 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=32264 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control BUS[5] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=21211 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=17005 nfet_05v0
x clk vdd a_n1225_61293# vdd s=20216,514 d=8528,268 l=100 w=164 x=-956 y=60731 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=4634 pfet_03v3
x a_46820_53484# vdd a_47164_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=53408 pfet_05v0
x a_52544_41890# a_52912_41887# a_53060_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=41887 nfet_05v0
x a_45836_17005# a_46672_17565# a_46820_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=17565 pfet_05v0
x a_30892_19768# a_31876_20328# a_32120_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=19783 nfet_05v0
x a_25980_58890# a_25840_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=58934 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vss a_31728_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=52939 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=37790 pfet_03v3
x a_43372_3190# vss a_43840_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=3208 nfet_05v0
x Enable a_10845_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=58427 nfet_05v0
x a_46820_59010# vdd a_47164_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=58934 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vss a_n1635_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=28034 nfet_05v0
x a_n5220_22971# a_n5360_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=23015 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=50642 pfet_05v0
x a_43372_44635# vss a_43840_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=44653 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=23975 pfet_03v3
x a_160_5971# a_676_6513# a_880_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=6513 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=34143 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=1871 pfet_03v3
x a_43372_8716# vss a_43840_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=8734 nfet_05v0
x a_676_47958# vss a_1020_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=47413 nfet_05v0
x a_44356_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=9197 pfet_05v0
x a_n5220_28497# a_n5360_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=28541 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control BUS[8] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=4633 nfet_03v3
x Enable a_4605_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=52901 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=35027 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vss a_13008_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=5968 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=12923 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=15686 pfet_03v3
x a_37132_30820# vdd a_37600_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=31377 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=18449 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=-5121 nfet_05v0
x a_160_50179# a_528_50176# a_676_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=50176 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control PIN[10] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=32263 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=-1775 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vss a_23325_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=14219 nfet_05v0
x a_37132_22531# a_38116_23091# a_38360_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=22546 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=17486 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control PIN[15] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=18448 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=43316 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control BUS[7] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=51604 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vss a_23325_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=19745 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=35027 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=48842 pfet_03v3
x swmatrix_row_10_12.D_in vss a_n5712_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=25309 nfet_05v0
x a_38460_n1896# a_38360_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=-2320 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=7397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=-3654 pfet_03v3
x a_27116_n5099# a_27952_n4539# a_28100_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=-4538 pfet_05v0
x a_27584_28075# a_27952_28072# a_28100_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=28072 nfet_05v0
x a_47164_22971# a_47064_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=22546 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=15686 pfet_03v3
x a_49612_52924# vss a_50080_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=52942 nfet_05v0
x a_n4084_33583# vdd a_n3616_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=34140 pfet_05v0
x a_39596_n5099# a_40580_n4539# a_40824_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=-5083 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control PIN[21] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=1870 nfet_03v3
x a_45836_14242# a_46672_14802# a_46820_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=14802 pfet_05v0
x a_34340_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=36827 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=51605 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=41887 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vdd a_25488_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=31380 pfet_05v0
x a_3140_n4539# vdd a_3484_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=-4614 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=57131 pfet_03v3
x a_13156_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=58427 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=40553 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=30075 nfet_05v0
x a_6916_36906# vss a_7260_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=36361 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control BUS[10] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=18448 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=15686 pfet_03v3
x a_44356_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=6434 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vss a_29565_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=22508 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=40553 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=-891 pfet_03v3
x a_24652_n2336# vss a_25120_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=-2317 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=12923 pfet_03v3
x a_30892_33583# vdd a_31360_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=34140 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=32264 pfet_03v3
x Enable a_48285_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=58427 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control PIN[2] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=54367 nfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vss a_37968_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=50176 nfet_05v0
x a_25120_30838# a_25636_31380# a_25840_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=31380 pfet_05v0
x a_31876_3750# vss a_32220_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=3205 nfet_05v0
x a_2156_11479# a_3140_12039# a_3384_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=11494 nfet_05v0
x a_n5564_53484# vdd a_n5220_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=53408 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=39109 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=14723 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=50138 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control BUS[10] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=35026 nfet_03v3
x a_n4084_52924# a_n3248_53484# a_n3100_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=53484 pfet_05v0
x a_27116_39109# a_27952_39669# a_28100_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=39669 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control PIN[14] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=21211 nfet_03v3
x a_31876_9276# vss a_32220_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=8731 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=32264 pfet_03v3
x a_n5564_59010# vdd a_n5220_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=58934 pfet_05v0
x a_5932_30820# vss a_6400_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=30838 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=4634 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=55664 nfet_05v0
x a_n4084_11479# a_n3100_12039# a_n2856_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=11494 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vss a_31728_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=44650 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=37790 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=10160 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=40553 pfet_03v3
x a_25636_n1776# vdd a_25980_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=-1851 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=12923 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=57705 nfet_05v0
x a_6916_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=56168 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control PIN[13] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=23974 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=23975 pfet_03v3
x a_39596_n2336# a_40580_n1776# a_40824_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=-2320 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control BUS[2] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=57130 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=7397 pfet_03v3
x a_33824_n2318# a_34340_n1776# a_34544_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=-1775 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=3190 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=56168 pfet_05v0
x a_676_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=45116 pfet_05v0
x a_9380_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=3167 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=12923 pfet_03v3
x a_46820_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=39086 nfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=11960 pfet_05v0
x a_27116_50161# a_28100_50721# a_28344_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=50176 nfet_05v0
x a_25636_987# vss a_25980_867# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=442 nfet_05v0
x a_40580_50721# vss a_40924_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=5953 nfet_05v0
x a_9380_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=8693 nfet_05v0
x a_40580_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=28034 nfet_05v0
x a_6400_11497# a_6768_11494# a_6916_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=11494 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control PIN[3] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=51604 nfet_03v3
x a_49612_47398# a_50596_47958# a_50840_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=47413 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vss a_6768_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=39124 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=26738 pfet_03v3
x a_50596_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=20249 pfet_05v0
x a_31876_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=-1854 pfet_05v0
x swmatrix_row_10_15.D_in vss a_n5712_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=17020 nfet_05v0
x a_n4084_50161# a_n3248_50721# a_n3100_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=50721 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=41127 nfet_05v0
x a_27116_36346# a_27952_36906# a_28100_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=36906 pfet_05v0
x a_34340_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=23012 pfet_05v0
x a_50596_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=25775 pfet_05v0
x a_34340_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=-2358 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=28617 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=7397 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vdd a_19248_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=59010 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=52901 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=46653 nfet_05v0
x swmatrix_row_10_20.D_in vdd a_n5712_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=3750 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=7397 pfet_03v3
x a_34684_45075# a_34544_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=45119 pfet_05v0
x a_6916_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=53405 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=29501 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=4634 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=54368 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=50642 pfet_05v0
x a_14636_22531# a_15620_23091# a_15864_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=22546 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=53405 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=23091 pfet_05v0
x a_6916_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=58931 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control PIN[19] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=7396 nfet_03v3
x a_46820_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=36323 nfet_05v0
x a_52076_36346# vss a_52544_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=36364 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=58931 pfet_05v0
x a_n308_52924# a_528_53484# a_676_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=53484 pfet_05v0
x a_21344_3208# a_21712_3205# a_21860_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=3205 nfet_05v0
x a_18880_58468# a_19396_59010# a_19600_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=59010 pfet_05v0
x a_9380_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=5930 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=28057 nfet_05v0
x a_33824_50179# a_34192_50176# a_34340_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=50176 nfet_05v0
x a_12172_28057# vss a_12640_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=28075 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=15686 pfet_03v3
x a_21344_8734# a_21712_8731# a_21860_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=8731 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=57131 pfet_03v3
x a_45836_22531# vdd a_46304_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=23088 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control PIN[9] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=35026 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=29501 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=21212 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.I swmatrix_row_10_23.phi_2 vss vss s=23232,704 d=23232,704 l=120 w=264 x=-5988 y=61667 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=1871 pfet_03v3
x a_53404_6393# a_53304_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=5968 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=10160 pfet_03v3
x a_676_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=30797 nfet_05v0
x a_13500_42312# a_13400_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=41887 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=26738 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=15686 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=1871 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=3671 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=4634 pfet_03v3
x a_43840_25312# a_44208_25309# a_44356_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=25309 nfet_05v0
x a_13156_50721# vdd a_13500_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=50645 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=4634 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vss a_528_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=5968 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control PIN[11] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=29500 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=9276 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=18449 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=3205 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=43284 pfet_05v0
x a_34340_12039# vss a_34684_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=11494 nfet_05v0
x Enable a_23325_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=11456 nfet_05v0
x a_n308_14242# a_676_14802# a_920_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=14257 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=51605 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=26738 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=57131 pfet_03v3
x a_50940_25734# a_50800_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=25778 pfet_05v0
x a_37600_3208# a_37968_3205# a_38116_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=3205 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=28538 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=1871 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=8731 nfet_05v0
x Enable a_23325_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=16982 nfet_05v0
x a_n308_19768# a_676_20328# a_920_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=19783 nfet_05v0
x a_12172_8716# vdd a_12640_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=9273 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=18449 pfet_03v3
x a_18412_36346# vss a_18880_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=36364 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=32232 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control PIN[20] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=4633 nfet_03v3
x a_52076_33583# vss a_52544_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=33601 nfet_05v0
x a_21344_22549# a_21712_22546# a_21860_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=22546 nfet_05v0
x a_37600_8734# a_37968_8731# a_38116_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=8731 nfet_05v0
x a_n308_50161# a_528_50721# a_676_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=50721 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=32264 pfet_03v3
x a_52076_30820# a_52912_31380# a_53060_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=31380 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vdd a_44208_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=-4538 pfet_05v0
x a_31876_17565# vdd a_32220_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=17489 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=12923 pfet_03v3
x a_12172_25294# vss a_12640_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=25312 nfet_05v0
x a_2624_39127# a_2992_39124# a_3140_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=39124 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=37790 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=7397 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=54368 pfet_03v3
x a_49612_5953# vss a_50080_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=5971 nfet_05v0
x a_45836_19768# vdd a_46304_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=20325 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vdd a_13008_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=47958 pfet_05v0
x a_8864_28075# a_9380_28617# a_9584_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=28617 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=9276 pfet_05v0
x a_33824_22549# a_34340_23091# a_34544_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=23091 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=10128 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=15686 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=35027 pfet_03v3
x a_45836_25294# vdd a_46304_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=25851 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=-1775 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=54368 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control PIN[10] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=32263 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=-3654 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=12923 pfet_03v3
x a_n5564_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=41849 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=29501 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=15654 pfet_05v0
x a_37600_3208# a_38116_3750# a_38320_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=3750 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=15686 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=6513 pfet_05v0
x a_28100_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=58427 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=-1854 pfet_05v0
x a_20876_8716# a_21712_9276# a_21860_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=9197 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=40521 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control BUS[6] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=18448 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=39086 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=35027 pfet_03v3
x a_38116_25854# vdd a_38460_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=25778 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=-923 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=39124 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vdd a_44208_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=39669 pfet_05v0
x a_40924_11919# a_40824_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=11494 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=15686 pfet_03v3
x a_12172_5953# vdd a_12640_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=6510 pfet_05v0
x a_50596_59010# vss a_50940_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=58465 nfet_05v0
x a_18412_33583# vss a_18880_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=33601 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=14242 nfet_05v0
x a_8864_47416# a_9232_47413# a_9380_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=47413 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=57131 pfet_03v3
x a_52076_5953# vss a_52544_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=5971 nfet_05v0
x a_31876_14802# vdd a_32220_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=14726 pfet_05v0
x a_40580_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=50642 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control BUS[8] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=35026 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=21212 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=32264 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vdd a_6768_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=31380 pfet_05v0
x a_40064_445# a_40580_987# a_40784_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=987 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=4634 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control PIN[5] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=46078 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=37790 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=26738 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=6513 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control BUS[2] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=-6418 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control BUS[1] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=37789 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control BUS[6] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=10159 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=12923 pfet_03v3
x a_43840_17023# a_44208_17020# a_44356_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=17020 nfet_05v0
x a_15620_34143# vss a_15964_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=33598 nfet_05v0
x a_37132_8716# a_37968_9276# a_38116_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=9276 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=51605 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vss a_4605_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=28034 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=56168 pfet_05v0
x a_28100_39669# vss a_28444_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=39124 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control BUS[6] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=15685 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=28057 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=50642 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=12923 pfet_03v3
x a_20876_5953# a_21712_6513# a_21860_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=6513 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=6434 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=18449 pfet_03v3
x a_n6080_50179# a_n5712_50176# a_n5564_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=50176 nfet_05v0
x a_19740_9156# a_19600_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=9200 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=11960 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=30797 nfet_05v0
x a_33356_52924# a_34192_53484# a_34340_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=53484 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=36323 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=30835 nfet_05v0
x a_8864_3208# a_9232_3205# a_9380_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=3205 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=12923 pfet_03v3
x a_45836_58450# a_46672_59010# a_46820_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=59010 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vdd a_44208_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=36906 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=58450 nfet_05v0
x a_50596_56247# vss a_50940_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=55702 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vdd a_13008_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=34143 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control PIN[19] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=7396 nfet_03v3
x a_n3100_987# vss a_n2756_867# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=442 nfet_05v0
x a_8864_8734# a_9232_8731# a_9380_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=8731 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=54368 pfet_03v3
x a_34340_987# vss a_34684_867# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=442 nfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=36827 pfet_05v0
x a_6916_n1776# vdd a_7260_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=-1851 pfet_05v0
x a_53060_3750# swmatrix_row_10_21.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=3671 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=56247 pfet_05v0
x a_52076_41872# a_53060_42432# a_53304_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=40553 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control BUS[6] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=-892 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=35027 pfet_03v3
x a_43372_28057# a_44208_28617# a_44356_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=28617 pfet_05v0
x a_50080_52942# a_50448_52939# a_50596_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=52939 nfet_05v0
x a_46820_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=-1854 pfet_05v0
x a_37132_427# vdd a_37600_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=984 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control PIN[6] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=43315 nfet_03v3
x a_12172_33583# a_13156_34143# a_13400_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=33598 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=57131 pfet_03v3
x a_24652_39109# a_25636_39669# a_25880_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=39124 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=-3654 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=-6417 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=40553 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=29501 pfet_03v3
x a_8396_50161# a_9380_50721# a_9624_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=50176 nfet_05v0
x a_n5564_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=33560 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=15686 pfet_03v3
x a_40924_50601# a_40784_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=50645 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=46079 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control PIN[4] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=48841 nfet_03v3
x a_15620_31380# vss a_15964_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=30835 nfet_05v0
x a_37132_5953# a_37968_6513# a_38116_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=6513 pfet_05v0
x a_20876_19768# a_21712_20328# a_21860_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=20328 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=53405 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=32838 nfet_05v0
x a_22204_9156# a_22064_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=9200 pfet_05v0
x a_9380_987# vdd a_9724_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=911 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control BUS[6] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=12922 nfet_03v3
x a_22204_34023# a_22104_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=29501 pfet_03v3
x a_20876_25294# a_21712_25854# a_21860_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=25854 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=-4617 pfet_05v0
x a_34684_39549# a_34584_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=39124 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=58931 pfet_05v0
x a_9380_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=47879 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=11960 pfet_05v0
x a_21860_42432# vdd a_22204_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=42356 pfet_05v0
x a_38116_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=42353 pfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=28538 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=-317 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vss a_35805_404# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=404 nfet_05v0
x a_3140_12039# vdd a_3484_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=11963 pfet_05v0
x a_33356_50161# a_34192_50721# a_34340_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=50721 pfet_05v0
x a_n6080_n2318# a_n5564_n1776# a_n5360_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=-1775 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=57131 pfet_03v3
x a_21860_47958# vdd a_22204_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=47882 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=1871 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=-5098 nfet_05v0
x a_13156_n4539# vdd a_13500_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=-4614 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control PIN[20] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=4633 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=23091 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=-891 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control PIN[7] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=40552 nfet_03v3
x a_27116_28057# vss a_27584_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=28075 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control BUS[9] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=46078 nfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=3671 pfet_05v0
x a_33824_8734# a_34340_9276# a_34544_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=17005 nfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=908 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=14242 nfet_05v0
x a_32220_34023# a_32080_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=34067 pfet_05v0
x a_44356_28617# vss a_44700_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=28072 nfet_05v0
x a_20876_17005# vss a_21344_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=17023 nfet_05v0
x a_12172_30820# a_13156_31380# a_13400_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=30835 nfet_05v0
x swmatrix_row_10_22.D_in vdd a_n5712_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=-1775 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=13497 nfet_05v0
x a_32220_39549# a_32080_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=39593 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control PIN[10] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=32263 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=21786 nfet_05v0
x a_28444_42312# a_28344_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=41887 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=43316 pfet_03v3
x a_39596_n5099# vdd a_40064_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=-4541 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=7397 pfet_03v3
x a_28100_50721# vdd a_28444_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=50645 pfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=36827 pfet_05v0
x a_44356_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=25271 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control BUS[1] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=29500 nfet_03v3
x a_8396_8716# a_9232_9276# a_9380_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=9276 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=1871 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=48842 pfet_03v3
x a_n3100_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=45116 pfet_05v0
x a_22204_31260# a_22104_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=30835 nfet_05v0
x a_n6548_22531# vss a_n6080_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=22549 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=46079 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=31380 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=-5083 nfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=23012 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=1871 pfet_03v3
x a_25980_17445# a_25840_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=17489 pfet_05v0
x a_15620_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=908 pfet_05v0
x a_46820_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=9197 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=-2335 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=40553 pfet_03v3
x a_46820_17565# vdd a_47164_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=17489 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=-6417 pfet_03v3
x a_n3616_11497# a_n3248_11494# a_n3100_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=11494 nfet_05v0
x a_38460_42312# a_38320_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=42356 pfet_05v0
x a_27116_25294# vss a_27584_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=25312 nfet_05v0
x swmatrix_row_10_23.phi_1 vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.I vss s=23232,704 d=23232,704 l=120 w=264 x=-6740 y=62249 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control BUS[1] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=21211 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=21212 pfet_03v3
x a_50080_44653# a_50448_44650# a_50596_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=44650 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control BUS[9] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=43315 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=7397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=-6417 pfet_03v3
x Enable a_4605_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=11456 nfet_05v0
x a_38460_47838# a_38320_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=47882 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=40553 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=26738 pfet_03v3
x a_33824_5971# a_34340_6513# a_34544_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=6513 pfet_05v0
x a_32220_31260# a_32080_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=31304 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=56168 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control BUS[9] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=32264 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=10734 nfet_05v0
x Enable a_4605_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=16982 nfet_05v0
x a_n6548_5953# a_n5564_6513# a_n5320_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=5968 nfet_05v0
x a_32220_36786# a_32080_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=36830 pfet_05v0
x a_9380_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=34064 pfet_05v0
x a_50940_28497# a_50840_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=28072 nfet_05v0
x a_n6548_52924# a_n5712_53484# a_n5564_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=53484 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=37790 pfet_03v3
x a_15620_n4539# vss a_15964_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=-5083 nfet_05v0
x a_40580_987# vss a_40924_867# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=442 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=4634 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=50642 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control PIN[21] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=1870 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control BUS[7] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=10159 nfet_03v3
x a_9380_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=39590 pfet_05v0
x a_8396_5953# a_9232_6513# a_9380_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=6513 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=9197 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=11960 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control BUS[7] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=15685 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=43316 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=-3654 pfet_03v3
x a_6400_11497# a_6916_12039# a_7120_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=12039 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=-2320 nfet_05v0
x a_49612_11479# vss a_50080_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=11497 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=47879 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vss a_44208_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=50176 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vss a_528_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=25309 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=25309 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control BUS[9] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=40552 nfet_03v3
x a_25980_14682# a_25840_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=14726 pfet_05v0
x a_6400_17023# a_6916_17565# a_7120_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=17565 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-5376 y=62753 pfet_05v0
x Enable a_29565_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=50138 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=48842 pfet_03v3
x a_46820_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=6434 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control BUS[3] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=37789 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=23975 pfet_03v3
x Enable a_10845_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=14219 nfet_05v0
x a_46820_14802# vdd a_47164_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=14726 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=46079 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=15686 pfet_03v3
x Enable a_29565_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=55664 nfet_05v0
x a_n3100_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=30797 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control BUS[2] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=26737 nfet_03v3
x Enable a_10845_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=19745 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=1871 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=4634 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=9197 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=11960 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=56168 pfet_05v0
x a_15620_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=42353 pfet_05v0
x a_19396_39669# vss a_19740_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=39124 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control BUS[7] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=32263 nfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=23012 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=46079 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=29501 pfet_03v3
x a_12172_n5099# a_13156_n4539# a_13400_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=-5083 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control BUS[3] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=18448 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=53405 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vdd a_50448_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=53484 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=57131 pfet_03v3
x a_n6080_22549# a_n5564_23091# a_n5360_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=23091 pfet_05v0
x Enable a_n1635_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=-2358 nfet_05v0
x a_27116_427# a_28100_987# a_28344_442# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=442 nfet_05v0
x a_n6548_50161# a_n5712_50721# a_n5564_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=50721 pfet_05v0
x a_9380_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=31301 pfet_05v0
x a_15620_n1776# vss a_15964_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=-2320 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=18449 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=58931 pfet_05v0
x a_53060_25854# vss a_53404_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=25309 nfet_05v0
x a_22204_n4659# a_22104_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=-5083 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=6434 pfet_05v0
x a_n6548_14242# vss a_n6080_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=14260 nfet_05v0
x a_160_11497# a_528_11494# a_676_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=11494 nfet_05v0
x a_n5564_17565# vdd a_n5220_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=17489 pfet_05v0
x a_49612_44635# a_50448_45195# a_50596_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=45195 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control BUS[2] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=29500 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=5968 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=18449 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=51605 pfet_03v3
x a_40924_n4659# a_40784_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=-4614 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control BUS[7] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=12922 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=57131 pfet_03v3
x a_53060_23091# swmatrix_row_10_14.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=22508 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=9197 pfet_05v0
x a_50080_52942# a_50596_53484# a_50800_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=53484 pfet_05v0
x a_18880_5971# a_19248_5968# a_19396_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=5968 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=54368 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=5208 nfet_05v0
x swmatrix_row_10_13.D_in vdd a_n5712_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=23091 pfet_05v0
x a_6400_14260# a_6916_14802# a_7120_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=14802 pfet_05v0
x a_n2756_36786# a_n2856_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=36361 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=-891 pfet_03v3
x a_13156_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=14219 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vdd a_19248_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=28617 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=-3686 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control PIN[19] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=7396 nfet_03v3
x a_21860_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=25271 nfet_05v0
x a_25636_47958# vss a_25980_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=47413 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=43316 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vdd a_37968_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=987 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=-3654 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=12923 pfet_03v3
x Enable a_29565_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=52901 nfet_05v0
x a_13156_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=19745 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=32264 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=48842 pfet_03v3
x a_37132_n2336# vdd a_37600_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=-1778 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=6434 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=53405 pfet_05v0
x a_20876_30820# vdd a_21344_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=31377 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=43316 pfet_03v3
x a_12172_n2336# a_13156_n1776# a_13400_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=-2320 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vdd a_50448_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=50721 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=37790 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=45195 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control PIN[18] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=10159 nfet_03v3
x Enable a_48285_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=14219 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=58931 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=48842 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=-4617 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control BUS[4] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=37789 nfet_03v3
x swmatrix_row_10_8.D_in vss a_54525_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=39086 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=34064 pfet_05v0
x a_18880_28075# a_19396_28617# a_19600_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=28617 pfet_05v0
x a_15964_42312# a_15824_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=42356 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=28538 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vss a_37968_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=11494 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control PIN[16] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=15685 nfet_03v3
x Enable a_48285_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=19745 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=57131 pfet_03v3
x a_37600_50179# a_37968_50176# a_38116_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=50176 nfet_05v0
x a_22204_n1896# a_22104_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=-2320 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=26738 pfet_03v3
x a_46304_25312# a_46672_25309# a_46820_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=25309 nfet_05v0
x a_n5564_14802# vdd a_n5220_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=14726 pfet_05v0
x a_49612_41872# a_50448_42432# a_50596_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=42432 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=39590 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=10160 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=53405 pfet_05v0
x a_15964_47838# a_15824_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=47882 pfet_05v0
x a_n4084_n5099# vdd a_n3616_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=-4541 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=7397 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=11456 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=51573 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=46079 pfet_03v3
x a_24652_22531# vss a_25120_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=22549 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=21212 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=17020 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vss a_528_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=17020 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=6434 pfet_05v0
x a_50080_50179# a_50596_50721# a_50800_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=50721 pfet_05v0
x a_28100_n4539# vdd a_28444_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=-4614 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=51605 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=16982 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=58931 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=36827 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=1871 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=25294 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control PIN[20] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=4633 nfet_03v3
x a_6916_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=17486 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=57131 pfet_03v3
x a_3484_34023# a_3384_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=33598 nfet_05v0
x a_50596_6513# vdd a_50940_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=6437 pfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=9197 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=50161 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=17486 pfet_05v0
x a_47164_34023# a_47024_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=34067 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=-6417 pfet_03v3
x a_32220_47838# a_32120_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=47413 nfet_05v0
x a_30892_n5099# vdd a_31360_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=-4541 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=26738 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=18417 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=18449 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=42353 pfet_05v0
x a_27116_11479# a_28100_12039# a_28344_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=11494 nfet_05v0
x a_47164_39549# a_47024_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=39593 pfet_05v0
x a_40580_12039# vss a_40924_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=11494 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=18449 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=42432 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=23975 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=-4617 pfet_05v0
x a_53060_17565# vss a_53404_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=17020 nfet_05v0
x a_25120_22549# a_25488_22546# a_25636_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=22546 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=7397 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control PIN[7] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=40552 nfet_03v3
x swmatrix_row_10_9.D_in vss a_54525_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=36323 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=31301 pfet_05v0
x a_8396_28057# vss a_8864_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=28075 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=3671 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control PIN[17] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=12922 nfet_03v3
x a_39596_41872# vss a_40064_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=41890 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=54368 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control BUS[3] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=21211 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=3671 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=29501 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=4634 pfet_03v3
x a_2156_17005# vss a_2624_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=17023 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=43316 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control BUS[6] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=57130 nfet_03v3
x a_44356_6513# vdd a_44700_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=6437 pfet_05v0
x a_9724_42312# a_9624_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=41887 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=50642 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=48842 pfet_03v3
x a_3140_56247# vdd a_3484_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=56171 pfet_05v0
x a_9380_50721# vdd a_9724_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=50645 pfet_05v0
x a_25636_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=45116 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=23975 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=22531 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=427 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=46079 pfet_03v3
x a_6916_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=14723 pfet_05v0
x a_14636_58450# vdd a_15104_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=59007 pfet_05v0
x a_38460_36786# a_38360_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=36361 nfet_05v0
x a_3484_31260# a_3384_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=30835 nfet_05v0
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=6434 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=15686 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=11960 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=14723 pfet_05v0
x a_45836_52924# a_46820_53484# a_47064_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=52939 nfet_05v0
x a_47164_31260# a_47024_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=31304 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=9197 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=46079 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control BUS[5] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=35026 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=21212 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vss a_19248_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=33598 nfet_05v0
x a_47164_36786# a_47024_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=36830 pfet_05v0
x a_33824_11497# a_34192_11494# a_34340_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=11494 nfet_05v0
x a_43372_58450# vss a_43840_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=58468 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=39124 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=26738 pfet_03v3
x a_8396_25294# vss a_8864_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=25312 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=4634 pfet_03v3
x a_46304_17023# a_46672_17020# a_46820_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=17020 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=23012 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control BUS[4] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=29500 nfet_03v3
x a_19396_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=41849 nfet_05v0
x a_24652_14242# vss a_25120_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=14260 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=51605 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=22508 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=26738 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control PIN[22] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=-892 nfet_03v3
x a_52076_427# vdd a_52544_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=984 pfet_05v0
x a_8396_427# a_9232_987# a_9380_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=987 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=1871 pfet_03v3
x a_49612_n2336# vss a_50080_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=-2317 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control PIN[5] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=46078 nfet_03v3
x a_13156_12039# vdd a_13500_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=11963 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control BUS[5] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=32263 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=43316 pfet_03v3
x a_160_30838# a_676_31380# a_880_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=31380 pfet_05v0
x Enable a_54525_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=41849 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=10160 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=12923 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=48842 pfet_03v3
x a_30892_25294# a_31876_25854# a_32120_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=25309 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=23975 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control BUS[4] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=21211 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=6434 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=43316 pfet_03v3
x a_39596_36346# a_40580_36906# a_40824_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=36361 nfet_05v0
x Enable a_23325_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=3167 nfet_05v0
x a_37132_52924# a_37968_53484# a_38116_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=53484 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vss a_19248_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=30835 nfet_05v0
x a_45836_28057# a_46672_28617# a_46820_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=28617 pfet_05v0
x a_52544_52942# a_52912_52939# a_53060_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=-4617 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=48842 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vdd a_25488_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=45195 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=-891 pfet_03v3
x Enable a_23325_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=8693 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=23975 pfet_03v3
x a_43372_55687# vss a_43840_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=55705 nfet_05v0
x a_25636_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=30797 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=29501 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=50161 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=40553 pfet_03v3
x a_37132_41872# vdd a_37600_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=42429 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=-6417 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=15686 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=-4617 pfet_05v0
x a_28100_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=14219 nfet_05v0
x a_25120_44653# a_25636_45195# a_25840_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=45195 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control BUS[4] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=7396 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=18449 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control PIN[6] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=43315 nfet_03v3
x a_37132_47398# vdd a_37600_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=47955 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=28538 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=-891 pfet_03v3
x a_24652_19768# a_25488_20328# a_25636_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=20328 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=7397 pfet_03v3
x a_28100_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=19745 nfet_05v0
x a_45836_44635# a_46820_45195# a_47064_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=44650 nfet_05v0
x a_3484_n4659# a_3384_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=-5083 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=46079 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control PIN[9] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=35026 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control PIN[4] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=32264 pfet_03v3
x a_24652_25294# a_25488_25854# a_25636_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=25854 pfet_05v0
x a_50596_14802# vss a_50940_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=14257 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vss a_31728_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=58465 nfet_05v0
x a_27584_39127# a_27952_39124# a_28100_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=39124 nfet_05v0
x a_50596_20328# vss a_50940_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=19783 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=37790 pfet_03v3
x a_37132_50161# a_37968_50721# a_38116_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=50721 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=26738 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=25271 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control PIN[8] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=37789 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=1871 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=52939 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vdd a_25488_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=42432 pfet_05v0
x a_40924_3630# a_40784_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=3674 pfet_05v0
x Enable a_23325_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=5930 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=20249 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=51605 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=41127 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control PIN[11] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=29500 nfet_03v3
x a_40580_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=11960 pfet_05v0
x a_6916_47958# vss a_7260_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=47413 nfet_05v0
x a_19396_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=33560 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=-3654 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=26738 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=12923 pfet_03v3
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=25775 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=46653 nfet_05v0
x a_15964_3630# a_15864_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=3205 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=987 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=18449 pfet_03v3
x a_2156_30820# vdd a_2624_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=31377 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=7397 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=51605 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=47958 pfet_05v0
x a_15964_9156# a_15864_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=8731 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control PIN[10] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=32263 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=43316 pfet_03v3
x a_37132_28057# a_38116_28617# a_38360_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=28072 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=25294 nfet_05v0
x swmatrix_row_10_23.D_in vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=-1854 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=1871 pfet_03v3
x a_15620_6513# vdd a_15964_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=6437 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=17486 pfet_05v0
x a_25120_41890# a_25636_42432# a_25840_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=42432 pfet_05v0
x a_2156_22531# a_3140_23091# a_3384_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=22546 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control BUS[4] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=4633 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=10160 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control BUS[7] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=57130 nfet_03v3
x Enable a_54525_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=33560 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=11960 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=48842 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=4634 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=23975 pfet_03v3
x a_3484_n1896# a_3384_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=-2320 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control PIN[23] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=-3655 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=-3654 pfet_03v3
x a_n6080_11497# a_n5712_11494# a_n5564_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=11494 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=14242 nfet_05v0
x a_30892_17005# a_31876_17565# a_32120_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=17020 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=43316 pfet_03v3
x a_n2569_61293# swmatrix_row_10_0.D_in vdd vdd s=32208,908 d=20216,514 l=100 w=366 x=-2548 y=60731 pfet_05v0
x a_6400_58468# a_6916_59010# a_7120_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=59010 pfet_05v0
x a_44700_n1896# a_44560_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=-1851 pfet_05v0
x a_47164_28497# a_47064_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=28072 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=10160 pfet_03v3
x a_52544_44653# a_52912_44650# a_53060_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=44650 nfet_05v0
x a_n4084_22531# a_n3100_23091# a_n2856_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=22546 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=48842 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=21212 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control BUS[6] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=1870 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vss a_31728_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=55702 nfet_05v0
x a_9380_n4539# vdd a_9724_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=-4614 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vss a_19248_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=-5083 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=12039 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=51605 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=-3654 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=-6417 pfet_03v3
x a_30892_41872# vss a_31360_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=41890 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=31380 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=15686 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control BUS[6] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=-6418 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vss a_13008_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=3205 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=17565 pfet_05v0
x a_1020_42312# a_920_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=40553 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vss a_29565_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=28034 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=7397 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vss a_13008_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=8731 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=908 pfet_05v0
x a_676_50721# vdd a_1020_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=50645 pfet_05v0
x a_37132_33583# vdd a_37600_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=34140 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=4634 pfet_03v3
x a_40924_11919# a_40784_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=11963 pfet_05v0
x a_8396_11479# a_9380_12039# a_9624_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=11494 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.I a_n4934_61667# vss s=23232,704 d=8448,328 l=120 w=264 x=-5053 y=61667 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=22531 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=14723 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=50176 nfet_05v0
x a_6400_22549# a_6768_22546# a_6916_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=22546 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=35027 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=32264 pfet_03v3
x a_5932_36346# vss a_6400_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=36364 nfet_05v0
x a_38116_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=404 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=37790 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=21786 nfet_05v0
x a_50596_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=36827 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=57705 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=44650 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vss a_19248_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=-2320 nfet_05v0
x a_33824_47416# a_34340_47958# a_34544_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=47958 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=53484 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=57099 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=12923 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=14802 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=34143 pfet_05v0
x a_46820_50721# vss a_47164_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=50176 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=46047 pfet_05v0
x a_52076_47398# vss a_52544_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=47416 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=4634 pfet_03v3
x a_n4084_427# a_n3248_987# a_n3100_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=987 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=46079 pfet_03v3
x a_52076_44635# a_52912_45195# a_53060_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=45195 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=39109 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=-891 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control PIN[1] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=57130 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=26738 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=10160 pfet_03v3
x a_12172_39109# vss a_12640_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=39127 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=-4617 pfet_05v0
x a_32220_6393# a_32120_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=5968 nfet_05v0
x a_28100_12039# vdd a_28444_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=11963 pfet_05v0
x a_53060_3750# vdd a_53404_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=3674 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=10160 pfet_03v3
x a_5932_33583# vss a_6400_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=33601 nfet_05v0
x a_45836_39109# vdd a_46304_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=39666 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=21212 pfet_03v3
x a_676_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=41849 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control PIN[14] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=21211 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=-891 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control PIN[5] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=46078 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=26738 pfet_03v3
x a_13500_53364# a_13400_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=52939 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=29469 pfet_05v0
x a_14636_28057# a_15620_28617# a_15864_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=28072 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=50721 pfet_05v0
x Enable a_23325_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=22508 nfet_05v0
x a_34340_23091# vss a_34684_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=22546 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=54336 pfet_05v0
x a_43372_50161# a_44356_50721# a_44600_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=50176 nfet_05v0
x a_n308_25294# a_676_25854# a_920_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=25309 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=7397 pfet_03v3
x a_18412_47398# vss a_18880_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=47416 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=35027 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=28057 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=17486 pfet_05v0
x a_53404_50601# a_53304_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=50176 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=43316 pfet_03v3
x a_52076_41872# a_52912_42432# a_53060_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=42432 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=48810 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=42353 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=35027 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=29501 pfet_03v3
x swmatrix_row_10_21.D_in vss a_54525_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=3167 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=46079 pfet_03v3
x a_50596_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=23012 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=11960 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=48842 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vdd a_6768_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=45195 pfet_05v0
x a_50596_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=-2358 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=23975 pfet_03v3
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=47879 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=-891 pfet_03v3
x swmatrix_row_10_19.D_in vss a_54525_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=8693 nfet_05v0
x a_33824_33601# a_34340_34143# a_34544_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=34143 pfet_05v0
x a_34340_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=-5121 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=15686 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=26738 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=-1854 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control BUS[10] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=7396 nfet_03v3
x a_45836_36346# vdd a_46304_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=36903 pfet_05v0
x a_13156_56247# vdd a_13500_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=56171 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vss a_35805_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=50138 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control PIN[6] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=43315 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vss a_44208_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=11494 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=26706 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=20249 pfet_05v0
x Enable a_29565_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=11456 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=57131 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vss a_35805_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=55664 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=26738 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=23975 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=-6417 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control PIN[4] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=32264 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=25775 pfet_05v0
x Enable a_29565_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=16982 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=18449 pfet_03v3
x a_5932_19768# a_6768_20328# a_6916_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=20328 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=3671 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=40553 pfet_03v3
x a_20876_n5099# a_21712_n4539# a_21860_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=-4538 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=37790 pfet_03v3
x a_21344_28075# a_21712_28072# a_21860_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=28072 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=4634 pfet_03v3
x a_30892_5953# vss a_31360_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=5971 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=26738 pfet_03v3
x a_40924_22971# a_40824_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=22546 nfet_05v0
x a_5932_25294# a_6768_25854# a_6916_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=25854 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=17486 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=50642 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control BUS[7] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=-6418 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=14723 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=18449 pfet_03v3
x a_19740_50601# a_19640_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=50176 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=-3654 pfet_03v3
x a_53404_3630# a_53304_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=3205 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=43316 pfet_03v3
x a_n3100_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=3167 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vdd a_6768_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=42432 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control PIN[13] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=23974 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=1871 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control PIN[7] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=40552 nfet_03v3
x a_53404_9156# a_53304_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=8731 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=47958 pfet_05v0
x swmatrix_row_10_20.D_in vss a_54525_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=5930 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=48842 pfet_03v3
x a_676_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=33560 nfet_05v0
x a_676_n4539# vdd a_1020_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=-4614 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vss a_528_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=3205 nfet_05v0
x a_n3100_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=8693 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=-3654 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=12923 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=17486 pfet_05v0
x a_13500_45075# a_13400_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=44650 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=29501 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control BUS[10] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=4633 nfet_03v3
x a_n5564_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=47375 nfet_05v0
x a_40580_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=-4617 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=15686 pfet_03v3
x a_50940_22971# a_50800_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=23015 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vss a_528_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=8731 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=20249 pfet_05v0
x a_45836_41872# vss a_46304_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=41890 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=39109 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control BUS[6] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=26737 nfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=-1854 pfet_05v0
x a_22204_20208# a_22064_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=20252 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control BUS[5] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=1870 nfet_03v3
x a_n308_17005# a_676_17565# a_920_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=17020 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vss a_35805_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=52901 nfet_05v0
x a_20876_39109# a_21712_39669# a_21860_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=39669 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=29501 pfet_03v3
x a_50940_28497# a_50800_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=28541 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=25775 pfet_05v0
x a_38116_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=56168 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=15686 pfet_03v3
x a_3140_25854# vdd a_3484_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=25778 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=41849 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=14723 pfet_05v0
x a_22204_867# a_22064_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=911 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=5968 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=10160 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=-4617 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=5953 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=7397 pfet_03v3
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=34064 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control PIN[2] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=54367 nfet_03v3
x a_28100_6513# vss a_28444_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=5968 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=57131 pfet_03v3
x a_52076_52924# a_53060_53484# a_53304_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=52939 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=51605 pfet_03v3
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=39590 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=37790 pfet_03v3
x a_20876_50161# a_21860_50721# a_22104_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=28057 nfet_05v0
x a_53060_987# vdd a_53404_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=911 pfet_05v0
x a_37600_11497# a_37968_11494# a_38116_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=11494 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=18417 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=10160 pfet_03v3
x a_n3100_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=5930 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=51605 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=12891 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=14723 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control PIN[5] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=46078 nfet_03v3
x a_n5564_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=44612 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=-6417 pfet_03v3
x a_46820_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=404 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=12923 pfet_03v3
x a_44356_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=39086 nfet_05v0
x a_38116_23091# vdd a_38460_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=23015 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=18449 pfet_03v3
x a_25636_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=3671 pfet_05v0
x a_20876_n2336# vdd a_21344_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=-1778 pfet_05v0
x a_20876_36346# a_21712_36906# a_21860_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=36906 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=30797 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=36361 nfet_05v0
x a_21860_53484# vdd a_22204_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=53408 pfet_05v0
x a_38116_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=53405 pfet_05v0
x a_38116_28617# vdd a_38460_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=28541 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=12923 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=45195 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control PIN[24] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=-6418 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=-891 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=18449 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=47879 pfet_05v0
x a_21860_59010# vdd a_22204_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=58934 pfet_05v0
x a_38116_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=58931 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=54368 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=34143 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vss a_6768_442# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=442 nfet_05v0
x a_12640_8734# a_13156_9276# a_13360_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=9276 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=4634 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control PIN[3] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=51604 nfet_03v3
x a_27116_39109# vss a_27584_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=39127 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=31301 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control BUS[1] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=35026 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=35027 pfet_03v3
x a_50080_58468# a_50448_58465# a_50596_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=58465 nfet_05v0
x a_12172_50161# vdd a_12640_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=50718 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=9197 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=54368 pfet_03v3
x a_18412_33583# a_19396_34143# a_19640_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=33598 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=-3654 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=40553 pfet_03v3
x a_31876_34143# vss a_32220_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=29501 pfet_03v3
x a_32220_45075# a_32080_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=45119 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=-891 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=46079 pfet_03v3
x a_44356_39669# vss a_44700_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=39124 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=15686 pfet_03v3
x a_40924_56127# a_40784_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=56171 pfet_05v0
x a_n5564_42432# vss a_n5220_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=41887 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=24549 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control BUS[2] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=-892 nfet_03v3
x a_15620_36906# vss a_15964_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=36361 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control PIN[6] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=43315 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=38364 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=32838 nfet_05v0
x a_28444_53364# a_28344_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=52939 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control PIN[15] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=18448 nfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=50161 nfet_05v0
x a_44356_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=36323 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=20249 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=7397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control PIN[4] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=48841 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=11960 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=33560 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=-891 pfet_03v3
x a_9380_12039# vdd a_9724_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=11963 pfet_05v0
x a_n6080_47416# a_n5564_47958# a_n5360_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=47958 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=25775 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control BUS[10] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=7396 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=42432 pfet_05v0
x a_52076_52924# vdd a_52544_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=53481 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control BUS[9] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=54367 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=32264 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=51605 pfet_03v3
x a_12172_44635# vdd a_12640_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=45192 pfet_05v0
x a_52076_44635# a_53060_45195# a_53304_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=44650 nfet_05v0
x a_12640_5971# a_13156_6513# a_13360_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=6513 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=59010 pfet_05v0
x a_n3616_22549# a_n3248_22546# a_n3100_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=22546 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=20249 pfet_05v0
x a_38460_53364# a_38320_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=53408 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=37790 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control PIN[7] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=40552 nfet_03v3
x a_50080_55705# a_50448_55702# a_50596_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=55702 nfet_05v0
x swmatrix_row_10_4.D_in vdd a_n5712_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=47958 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=25775 pfet_05v0
x Enable a_4605_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=22508 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=6434 pfet_05v0
x a_43372_19768# vss a_43840_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=19786 nfet_05v0
x a_38460_58890# a_38320_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=58934 pfet_05v0
x a_15620_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=51605 pfet_03v3
x a_12172_36346# a_13156_36906# a_13400_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=36361 nfet_05v0
x a_18412_30820# a_19396_31380# a_19640_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=30835 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control BUS[7] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=46078 nfet_03v3
x a_31876_31380# vss a_32220_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=30835 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control PIN[10] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=32263 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=43316 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=50642 pfet_05v0
x a_28100_56247# vdd a_28444_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=56171 pfet_05v0
x a_9380_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=45116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=35601 nfet_05v0
x a_50940_39549# a_50840_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=39124 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=48842 pfet_03v3
x a_22204_36786# a_22104_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=36361 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=34064 pfet_05v0
x a_n6548_28057# vss a_n6080_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=28075 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=4634 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=12923 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control PIN[23] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=-3655 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=18449 pfet_03v3
x a_n308_44635# vss a_160_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=44653 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control BUS[7] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=26737 nfet_03v3
x a_2156_427# vdd a_2624_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=984 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=39590 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control BUS[10] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=4633 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=23975 pfet_03v3
x a_18412_52924# vdd a_18880_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=53481 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=40553 pfet_03v3
x a_49612_22531# vss a_50080_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=22549 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=-4617 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control BUS[9] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=51604 nfet_03v3
x a_6400_28075# a_6916_28617# a_7120_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=28617 pfet_05v0
x a_14636_3190# vdd a_15104_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=3747 pfet_05v0
x a_3484_42312# a_3344_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=42356 pfet_05v0
x a_21860_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=39086 nfet_05v0
x a_27116_427# vdd a_27584_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=984 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=40553 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=26738 pfet_03v3
x a_3484_47838# a_3344_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=47882 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=15686 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=46079 pfet_03v3
x a_n3100_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=41849 nfet_05v0
x a_21860_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=9197 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=16260 nfet_05v0
x a_15620_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=53405 pfet_05v0
x a_n4084_41872# vss a_n3616_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=41890 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control BUS[7] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=43315 nfet_03v3
x a_28444_45075# a_28344_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=44650 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=40553 pfet_03v3
x Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-324 y=61337 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=1871 pfet_03v3
x a_6916_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=3167 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=15686 pfet_03v3
x a_15620_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=58931 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control BUS[7] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=48841 nfet_03v3
x a_n6080_33601# a_n5564_34143# a_n5360_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=34143 pfet_05v0
x a_n2756_20208# a_n2896_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=20252 pfet_05v0
x a_6916_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=8693 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-5376 y=60377 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=31301 pfet_05v0
x a_n6548_25294# vss a_n6080_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=25312 nfet_05v0
x a_160_22549# a_528_22546# a_676_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=22546 nfet_05v0
x a_49612_55687# a_50448_56247# a_50596_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=56247 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=35027 pfet_03v3
x a_37600_30838# a_38116_31380# a_38320_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=31380 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vss a_31728_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=14257 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=-3654 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=404 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=9197 pfet_05v0
x swmatrix_row_10_9.D_in vdd a_n5712_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=34143 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vss a_31728_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=19783 nfet_05v0
x a_n2756_47838# a_n2856_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=47413 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=7397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=15686 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control BUS[7] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=40552 nfet_03v3
x a_9380_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=30797 nfet_05v0
x a_21860_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=36323 nfet_05v0
x a_45836_427# a_46672_987# a_46820_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=987 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=908 pfet_05v0
x a_50080_3208# a_50596_3750# a_50800_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=3750 pfet_05v0
x a_39596_58450# vdd a_40064_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=59007 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control BUS[8] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=32263 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=29501 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vdd a_528_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=-1775 pfet_05v0
x a_n6548_3190# a_n5564_3750# a_n5320_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=3205 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=43316 pfet_03v3
x a_18412_n5099# a_19396_n4539# a_19640_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=-5083 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=1871 pfet_03v3
x a_21860_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=6434 pfet_05v0
x a_31876_n4539# vss a_32220_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=-5083 nfet_05v0
x a_20876_41872# vdd a_21344_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=42429 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=3750 pfet_05v0
x a_n6548_8716# a_n5564_9276# a_n5320_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=8731 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=56168 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=48842 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=56247 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=12923 pfet_03v3
x a_20876_47398# vdd a_21344_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=47955 pfet_05v0
x a_39596_50161# vss a_40064_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=50179 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=32264 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control PIN[2] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=54367 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=45116 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vss a_37968_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=22546 nfet_05v0
x a_6916_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=5930 nfet_05v0
x a_15964_53364# a_15824_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=53408 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control PIN[12] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=26737 nfet_03v3
x a_n4084_19768# a_n3248_20328# a_n3100_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=20328 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=57131 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=37790 pfet_03v3
x a_53060_28617# swmatrix_row_10_12.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=28034 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control BUS[3] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=35026 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=21212 pfet_03v3
x a_49612_14242# vss a_50080_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=14260 nfet_05v0
x a_15964_58890# a_15824_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=58934 pfet_05v0
x a_n4084_25294# a_n3248_25854# a_n3100_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=25854 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=22508 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=-891 pfet_03v3
x a_33356_44635# vss a_33824_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=44653 nfet_05v0
x a_44356_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=-1854 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=6434 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=40553 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=54368 pfet_03v3
x a_n3100_50721# vdd a_n2756_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=50645 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=36346 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=4634 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=12923 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=32264 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=20249 pfet_05v0
x a_n3100_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=33560 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control BUS[2] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=29500 nfet_03v3
x a_6916_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=28538 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=-2358 nfet_05v0
x a_27116_50161# vdd a_27584_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=50718 pfet_05v0
x a_2156_n2336# vdd a_2624_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=-1778 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=28538 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=25775 pfet_05v0
x a_47164_45075# a_47024_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=45119 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=37790 pfet_03v3
x a_18412_n2336# a_19396_n1776# a_19640_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=-2320 nfet_05v0
x a_31876_n1776# vss a_32220_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=-2320 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=32264 pfet_03v3
x Enable a_n1635_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=-5121 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=35027 pfet_03v3
x a_19396_987# vss a_19740_867# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=442 nfet_05v0
x a_27116_22531# a_28100_23091# a_28344_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=22546 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=53405 pfet_05v0
x a_40580_23091# vss a_40924_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=22546 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=7397 pfet_03v3
x a_676_12039# vdd a_1020_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=11963 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=37790 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=3205 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=58931 pfet_05v0
x a_n308_5953# a_676_6513# a_920_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=5968 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control PIN[3] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=51604 nfet_03v3
x a_8396_39109# vss a_8864_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=39127 nfet_05v0
x a_18880_3208# a_19248_3205# a_19396_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=3205 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=10160 pfet_03v3
x a_2156_5953# a_3140_6513# a_3384_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=5968 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=11494 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=8731 nfet_05v0
x a_39596_52924# vss a_40064_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=52942 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=51573 pfet_05v0
x a_24652_28057# vss a_25120_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=28075 nfet_05v0
x a_18880_8734# a_19248_8731# a_19396_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=8731 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=57131 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=19023 nfet_05v0
x a_8396_3190# vss a_8864_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=3208 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control PIN[7] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=40552 nfet_03v3
x a_9724_53364# a_9624_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=52939 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=51605 pfet_03v3
x a_27116_44635# vdd a_27584_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=45192 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control PIN[10] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=32263 nfet_03v3
x a_13156_25854# vdd a_13500_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=25778 pfet_05v0
x a_8396_8716# vss a_8864_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=8734 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control BUS[5] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=46078 nfet_03v3
x a_8864_445# a_9232_442# a_9380_987# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=442 nfet_05v0
x a_25980_42312# a_25880_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=50161 nfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=42353 pfet_05v0
x a_38460_47838# a_38360_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=47413 nfet_05v0
x a_160_44653# a_676_45195# a_880_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=45195 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=26738 pfet_03v3
x a_37132_n5099# vdd a_37600_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=-4541 pfet_05v0
x a_20876_33583# vdd a_21344_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=34140 pfet_05v0
x a_n308_19768# a_528_20328# a_676_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=20328 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control BUS[4] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=35026 nfet_03v3
x a_12172_427# a_13156_987# a_13400_442# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=442 nfet_05v0
x a_15104_30838# a_15620_31380# a_15824_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=31380 pfet_05v0
x a_46820_12039# vss a_47164_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=11494 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=1839 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=-4617 pfet_05v0
x a_24652_n5099# a_25488_n4539# a_25636_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=-4538 pfet_05v0
x a_49612_3190# vdd a_50080_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=3747 pfet_05v0
x a_25120_28075# a_25488_28072# a_25636_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=28072 nfet_05v0
x a_n308_25294# a_528_25854# a_676_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=25854 pfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=9197 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=4634 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control PIN[13] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=23974 nfet_03v3
x a_33824_22549# a_34192_22546# a_34340_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=22546 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=29501 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control PIN[21] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=1870 nfet_03v3
x a_24652_25294# vss a_25120_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=25312 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vdd a_528_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=23091 pfet_05v0
x a_15620_n1776# vdd a_15964_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=-1851 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=1871 pfet_03v3
x a_1020_6393# a_880_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=6437 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=54368 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=50642 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=23975 pfet_03v3
x a_9380_56247# vdd a_9724_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=56171 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=10128 pfet_05v0
x a_3484_36786# a_3384_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=36361 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=7397 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control BUS[5] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=43315 nfet_03v3
x a_50596_9276# vdd a_50940_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=9200 pfet_05v0
x a_45836_58450# a_46820_59010# a_47064_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=58465 nfet_05v0
x a_52076_3190# vdd a_52544_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=3747 pfet_05v0
x a_43372_11479# a_44356_12039# a_44600_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=11494 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=15654 pfet_05v0
x a_160_41890# a_676_42432# a_880_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=42432 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=21212 pfet_03v3
x a_n5564_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=3167 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=46079 pfet_03v3
x a_24652_39109# a_25488_39669# a_25636_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=39669 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=29501 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control BUS[5] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=48841 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=41872 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=-891 pfet_03v3
x a_18412_8716# a_19248_9276# a_19396_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=9276 pfet_05v0
x a_n5564_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=8693 nfet_05v0
x a_39596_47398# a_40580_47958# a_40824_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=47413 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=7397 pfet_03v3
x a_40580_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=20249 pfet_05v0
x a_n4084_58450# vdd a_n3616_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=59007 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=47879 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=39086 nfet_05v0
x a_21860_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=-1854 pfet_05v0
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=6434 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=1871 pfet_03v3
x a_53404_11919# a_53304_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=11494 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vdd a_25488_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=56247 pfet_05v0
x a_n4084_3190# vdd a_n3616_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=3747 pfet_05v0
x a_40580_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=25775 pfet_05v0
x a_53060_20328# vdd a_53404_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=20252 pfet_05v0
x a_19396_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=47375 nfet_05v0
x a_25636_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=41849 nfet_05v0
x En_clk_din_0.clock NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I vss vss s=23232,704 d=23232,704 l=120 w=264 x=-3972 y=61667 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=57131 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=28034 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=26738 pfet_03v3
x a_53060_50721# swmatrix_row_10_4.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=50642 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=21212 pfet_03v3
x a_44356_9276# vdd a_44700_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=9200 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=-6417 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=51605 pfet_03v3
x a_9724_45075# a_9624_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=44650 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=40553 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control PIN[5] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=46078 nfet_03v3
x a_n5220_42312# a_n5320_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=41887 nfet_05v0
x a_13156_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=42353 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=20249 pfet_05v0
x a_15104_3208# a_15620_3750# a_15824_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=3750 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=4634 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vss a_35805_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=11456 nfet_05v0
x a_30892_58450# vdd a_31360_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=59007 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=26738 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-4849 y=61098 pfet_05v0
x a_25120_55705# a_25636_56247# a_25840_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=56247 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=7397 pfet_03v3
x Enable a_54525_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=47375 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=25775 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=4634 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vss a_35805_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=16982 nfet_05v0
x a_45836_55687# a_46820_56247# a_47064_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=28057 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=-891 pfet_03v3
x a_50596_25854# vss a_50940_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=25309 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=43316 pfet_03v3
x a_24652_36346# a_25488_36906# a_25636_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=36906 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=908 pfet_05v0
x a_30892_50161# vss a_31360_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=50179 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vss a_19248_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=36361 nfet_05v0
x a_18412_5953# a_19248_6513# a_19396_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=6513 pfet_05v0
x a_52544_58468# a_52912_58465# a_53060_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=58465 nfet_05v0
x a_n3100_n4539# vdd a_n2756_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=-4614 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=35027 pfet_03v3
x a_n5564_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=5930 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=11960 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=48842 pfet_03v3
x swmatrix_row_10_21.D_in vdd a_n5712_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=987 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=4634 pfet_03v3
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=42353 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=36323 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=23975 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=29501 pfet_03v3
x Enable a_54525_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=404 nfet_05v0
x a_19740_11919# a_19640_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=11494 nfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=47879 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=45195 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=15686 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=-891 pfet_03v3
x a_19396_20328# vdd a_19740_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=20252 pfet_05v0
x a_19396_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=44612 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=23975 pfet_03v3
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=36827 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=29501 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=57705 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control PIN[15] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=18448 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=15686 pfet_03v3
x a_2156_41872# vdd a_2624_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=42429 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=427 nfet_05v0
x a_40924_25734# a_40784_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=25778 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control PIN[6] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=43315 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=7397 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.I swmatrix_row_10_23.phi_1 vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6436 y=61061 pfet_05v0
x a_31360_50179# a_31728_50176# a_31876_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=28538 pfet_05v0
x a_2156_47398# vdd a_2624_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=47955 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=40553 pfet_03v3
x a_37132_39109# a_38116_39669# a_38360_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=39124 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=36346 nfet_05v0
x a_53404_50601# a_53264_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=50645 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=46079 pfet_03v3
x Enable a_54525_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=44612 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=21212 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=4634 pfet_03v3
x En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN a_n837_61337# a_n1225_61293# vss s=4224,196 d=11616,440 l=120 w=132 x=-772 y=61337 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control PIN[4] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=32264 pfet_03v3
x a_33356_19768# a_34192_20328# a_34340_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=20328 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=34064 pfet_05v0
x a_21860_17565# vdd a_22204_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=17489 pfet_05v0
x a_38116_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=17486 pfet_05v0
x a_n6080_22549# a_n5712_22546# a_n5564_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=22546 nfet_05v0
x a_13500_42312# a_13360_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=42356 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=37790 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=30075 nfet_05v0
x a_33356_25294# a_34192_25854# a_34340_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=25854 pfet_05v0
x a_47164_39549# a_47064_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=39124 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=39590 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=21212 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=3671 pfet_05v0
x a_31360_5971# a_31728_5968# a_31876_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=5968 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control PIN[18] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=10159 nfet_03v3
x a_52544_55705# a_52912_55702# a_53060_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=55702 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=58465 nfet_05v0
x a_13500_47838# a_13360_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=47882 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=57131 pfet_03v3
x a_30892_52924# vss a_31360_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=52942 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=50161 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control PIN[19] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=7396 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control PIN[16] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=15685 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=42432 pfet_05v0
x a_25636_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=33560 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=26738 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=28617 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=-1854 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=12923 pfet_03v3
x a_12172_14242# vdd a_12640_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=14799 pfet_05v0
x a_8396_50161# vdd a_8864_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=50718 pfet_05v0
x a_44700_867# a_44600_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=442 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control PIN[7] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=40552 nfet_03v3
x a_20876_11479# a_21860_12039# a_22104_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=11494 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=57131 pfet_03v3
x a_1020_53364# a_920_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=52939 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=29501 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=12923 pfet_03v3
x a_2156_28057# a_3140_28617# a_3384_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=28072 nfet_05v0
x a_8396_22531# a_9380_23091# a_9624_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=22546 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=-891 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=4634 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=18449 pfet_03v3
x a_28100_25854# vdd a_28444_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=25778 pfet_05v0
x a_n3616_445# a_n3248_442# a_n3100_987# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=442 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vss a_50448_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=5968 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control PIN[10] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=32263 nfet_03v3
x a_19740_50601# a_19600_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=50645 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=43316 pfet_03v3
x a_50596_17565# vss a_50940_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=17020 nfet_05v0
x a_5932_47398# vss a_6400_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=47416 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=10160 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=31301 pfet_05v0
x a_38116_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=14723 pfet_05v0
x a_21860_14802# vdd a_22204_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=14726 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control PIN[9] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=35026 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=35027 pfet_03v3
x a_n4084_28057# a_n3100_28617# a_n2856_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=28072 nfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=34064 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=48842 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=32838 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=23975 pfet_03v3
x a_28100_987# vdd a_28444_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=911 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=57131 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=-3654 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=-6417 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=29501 pfet_03v3
x swmatrix_row_10_19.D_in vss a_n5712_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=5968 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=10160 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=55702 nfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=39590 pfet_05v0
x a_20876_427# a_21860_987# a_22104_442# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=442 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=15686 pfet_03v3
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=23012 pfet_05v0
x a_50080_14260# a_50448_14257# a_50596_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=14257 nfet_05v0
x a_38460_17445# a_38320_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=17489 pfet_05v0
x a_8396_44635# vdd a_8864_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=45192 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control PIN[20] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=4633 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control PIN[17] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=12922 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=-6449 pfet_05v0
x a_7260_42312# a_7160_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=41887 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control BUS[9] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=18448 nfet_03v3
x a_50080_19786# a_50448_19783# a_50596_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=19783 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vss a_13008_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=33598 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=15686 pfet_03v3
x a_676_56247# vdd a_1020_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=56171 pfet_05v0
x a_2156_33583# vdd a_2624_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=34140 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control PIN[21] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=1870 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=20249 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=1871 pfet_03v3
x a_31876_3750# vdd a_32220_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=3674 pfet_05v0
x a_52076_55687# a_52912_56247# a_53060_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=56247 pfet_05v0
x a_5932_n5099# a_6768_n4539# a_6916_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=-4538 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=-6417 pfet_03v3
x a_15620_9276# vdd a_15964_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=9200 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=56168 pfet_05v0
x a_6400_28075# a_6768_28072# a_6916_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=28072 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=21212 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control PIN[10] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=32263 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=32264 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=25775 pfet_05v0
x a_44356_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=3167 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=37790 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=21212 pfet_03v3
x a_7260_3630# a_7120_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=3674 pfet_05v0
x a_44356_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=8693 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control BUS[9] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=10159 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=18449 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control BUS[4] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=40552 nfet_03v3
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=31301 pfet_05v0
x a_9380_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=908 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control BUS[9] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=15685 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=7397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=12923 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=46079 pfet_03v3
x a_14636_39109# a_15620_39669# a_15864_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=39124 nfet_05v0
x a_38460_14682# a_38320_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=14726 pfet_05v0
x a_37132_427# a_37968_987# a_38116_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=987 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=54368 pfet_03v3
x a_1020_45075# a_920_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=44650 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=12923 pfet_03v3
x a_30892_52924# a_31728_53484# a_31876_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=53484 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vss a_13008_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=30835 nfet_05v0
x a_15620_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=17486 pfet_05v0
x a_5932_39109# a_6768_39669# a_6916_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=39669 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=39109 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=28538 pfet_05v0
x a_n6548_19768# a_n5712_20328# a_n5564_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=20328 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=-1854 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=3671 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=11960 pfet_05v0
x a_28100_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=42353 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control BUS[9] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=32263 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=33598 nfet_05v0
x a_n6548_25294# a_n5712_25854# a_n5564_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=25854 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=53405 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control PIN[8] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=37789 nfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vdd a_6768_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=56247 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control PIN[2] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=54367 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=58931 pfet_05v0
x a_676_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=47375 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=-6417 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=26738 pfet_03v3
x a_13500_58890# a_13400_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=58465 nfet_05v0
x a_45836_50161# vss a_46304_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=50179 nfet_05v0
x a_44356_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=5930 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vss a_44208_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=22546 nfet_05v0
x a_n6548_50161# vdd a_n6080_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=50718 pfet_05v0
x a_22204_34023# a_22064_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=34067 pfet_05v0
x a_53404_n4659# a_53264_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=-4614 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control BUS[9] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=12922 nfet_03v3
x Enable a_23325_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=28034 nfet_05v0
x a_34340_28617# vss a_34684_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=28072 nfet_05v0
x Enable a_29565_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=22508 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=-6417 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=4634 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control PIN[22] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=-892 nfet_03v3
x a_39596_427# vss a_40064_445# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=445 nfet_05v0
x a_37132_5953# a_38116_6513# a_38360_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=5968 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=43316 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=18449 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=42353 pfet_05v0
x a_22204_39549# a_22064_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=39593 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=36827 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=51605 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vdd a_50448_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=20328 pfet_05v0
x a_21344_39127# a_21712_39124# a_21860_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=39124 nfet_05v0
x a_34340_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=25271 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=48842 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=7397 pfet_03v3
x a_15620_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=14723 pfet_05v0
x a_30892_50161# a_31728_50721# a_31876_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=50721 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=28538 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=-891 pfet_03v3
x Enable a_17085_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=-2358 nfet_05v0
x a_32220_3630# a_32120_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=3205 nfet_05v0
x a_5932_36346# a_6768_36906# a_6916_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=36906 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=18449 pfet_03v3
x a_6916_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=50138 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=41872 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vdd a_50448_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=25854 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=46079 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=29501 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control PIN[19] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=7396 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=30797 nfet_05v0
x a_32220_9156# a_32120_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=8731 nfet_05v0
x a_6916_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=55664 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=30835 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=23975 pfet_03v3
x a_49612_11479# a_50448_12039# a_50596_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=12039 pfet_05v0
x a_15964_17445# a_15824_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=17489 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control PIN[3] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=51604 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=-4617 pfet_05v0
x a_50080_19786# a_50596_20328# a_50800_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=20328 pfet_05v0
x a_676_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=44612 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=-3654 pfet_03v3
x a_49612_17005# a_50448_17565# a_50596_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=17565 pfet_05v0
x a_28444_42312# a_28304_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=42356 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=28538 pfet_05v0
x a_13500_56127# a_13400_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=55702 nfet_05v0
x a_n6548_44635# vdd a_n6080_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=45192 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=29501 pfet_03v3
x a_n5564_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=58427 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=26738 pfet_03v3
x a_50080_25312# a_50596_25854# a_50800_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=25854 pfet_05v0
x a_n2756_6393# a_n2896_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=6437 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=50642 pfet_05v0
x a_28444_47838# a_28304_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=47882 pfet_05v0
x a_19740_n4659# a_19600_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=-4614 pfet_05v0
x a_22204_31260# a_22064_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=31304 pfet_05v0
x a_45836_52924# vss a_46304_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=52942 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=42353 pfet_05v0
x a_5932_33583# a_6916_34143# a_7160_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=33598 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=40553 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vdd a_31728_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=987 pfet_05v0
x a_27116_14242# vdd a_27584_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=14799 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=36827 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=26738 pfet_03v3
x a_22204_36786# a_22064_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=36830 pfet_05v0
x a_40924_28497# a_40824_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=28072 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=25294 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vss a_13008_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=-5083 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=12039 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=4634 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=37790 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=17486 pfet_05v0
x a_3140_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=47879 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control PIN[18] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=10159 nfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=45116 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=43316 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=17565 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control PIN[20] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=4633 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=-891 pfet_03v3
x a_50596_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=-5121 nfet_05v0
x a_39596_11479# vss a_40064_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=11497 nfet_05v0
x a_6916_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=52901 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=48842 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=-6417 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=2445 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control PIN[16] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=15685 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=23975 pfet_03v3
x a_15964_14682# a_15824_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=14726 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=39109 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=29501 pfet_03v3
x a_37600_22549# a_37968_22546# a_38116_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=22546 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=21212 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=7971 nfet_05v0
x a_49612_14242# a_50448_14802# a_50596_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=14802 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=23943 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=-6417 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=18449 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=23012 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=20249 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vss a_17085_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=-2358 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=-1854 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=29501 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=25775 pfet_05v0
x a_n3100_12039# vdd a_n2756_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=11963 pfet_05v0
x a_5932_30820# a_6916_31380# a_7160_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=30835 nfet_05v0
x a_9380_25854# vdd a_9724_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=25778 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vss a_50448_442# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=442 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=47375 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=41849 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=47413 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control PIN[10] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=32263 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=29501 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=56247 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=22531 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=10160 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vss a_13008_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=-2320 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=46079 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control PIN[14] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=21211 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=1871 pfet_03v3
x a_3484_6393# a_3344_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=6437 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=9197 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=14723 pfet_05v0
x a_52076_58450# a_53060_59010# a_53304_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=58465 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=57131 pfet_03v3
x a_45836_427# vss a_46304_445# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=445 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=14802 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=-5083 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control PIN[2] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=54367 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control PIN[22] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=-892 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control PIN[17] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=12922 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=51605 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control BUS[10] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=32263 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=57131 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=12891 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control PIN[5] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=46078 nfet_03v3
x a_n5564_53484# vss a_n5220_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=52939 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=26738 pfet_03v3
x a_15620_47958# vss a_15964_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=47413 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=49416 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control BUS[6] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=29500 nfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=23012 pfet_05v0
x a_3140_23091# vdd a_3484_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=23015 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=-5098 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=12923 pfet_03v3
x a_3140_28617# vdd a_3484_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=28541 pfet_05v0
x a_n308_58450# vss a_160_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=58468 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=44612 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=3205 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=36827 pfet_05v0
x a_3140_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=34064 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=7397 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=54368 pfet_03v3
x a_28100_3750# vss a_28444_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=3205 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=8731 nfet_05v0
x a_3140_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=39590 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=1871 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control PIN[1] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=57130 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=43316 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=10160 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=6434 pfet_05v0
x a_28100_9276# vss a_28444_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=8731 nfet_05v0
x a_12172_55687# vdd a_12640_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=56244 pfet_05v0
x a_52076_55687# a_53060_56247# a_53304_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=55702 nfet_05v0
x a_27116_3190# a_27952_3750# a_28100_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=3750 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=54368 pfet_03v3
x a_n4084_50161# vss a_n3616_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=50179 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=48842 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=23975 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=-2320 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=-3654 pfet_03v3
x a_38116_34143# vss a_38460_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=33598 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=23975 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control PIN[3] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=51604 nfet_03v3
x a_12172_47398# a_13156_47958# a_13400_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=47413 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=36827 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control PIN[6] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=43315 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=38364 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=25294 nfet_05v0
x a_28444_58890# a_28344_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=58465 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=54368 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=29501 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=-3654 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-4928 y=62753 pfet_05v0
x a_2156_427# a_2992_987# a_3140_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=987 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=15686 pfet_03v3
x a_25636_20328# vdd a_25980_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=20252 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=50161 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control PIN[4] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=48841 nfet_03v3
x a_n2756_34023# a_n2896_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=34067 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=21786 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=11960 pfet_05v0
x a_22204_47838# a_22104_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=47413 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=33560 nfet_05v0
x a_n5220_n1896# a_n5360_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=-1851 pfet_05v0
x a_20876_n5099# vdd a_21344_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=-4541 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=45116 pfet_05v0
x a_5932_n5099# a_6916_n4539# a_7160_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=-5083 nfet_05v0
x a_45836_14242# a_46820_14802# a_47064_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=14257 nfet_05v0
x a_n6548_39109# vss a_n6080_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=39127 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=-2335 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=1871 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control PIN[15] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=18448 nfet_03v3
x a_n2756_39549# a_n2896_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=39593 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=40553 pfet_03v3
x a_n308_55687# vss a_160_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=55705 nfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=-4617 pfet_05v0
x a_45836_19768# a_46820_20328# a_47064_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=19783 nfet_05v0
x a_37600_44653# a_38116_45195# a_38320_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=45195 pfet_05v0
x a_3140_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=31301 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=4634 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=51605 pfet_03v3
x a_37132_19768# a_37968_20328# a_38116_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=20328 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=57131 pfet_03v3
x a_n4084_n5099# a_n3248_n4539# a_n3100_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=-4538 pfet_05v0
x a_n3616_28075# a_n3248_28072# a_n3100_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=28072 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vdd a_6768_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=3750 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vdd a_25488_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=12039 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control BUS[7] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=54367 nfet_03v3
x a_3484_53364# a_3344_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=53408 pfet_05v0
x a_37132_25294# a_37968_25854# a_38116_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=25854 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control PIN[7] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=40552 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=51605 pfet_03v3
x Enable a_4605_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=28034 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=-6417 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vdd a_25488_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=17565 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=57131 pfet_03v3
x a_18412_36346# a_19396_36906# a_19640_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=36361 nfet_05v0
x a_3484_58890# a_3344_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=58934 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control BUS[8] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=46078 nfet_03v3
x a_31876_36906# vss a_32220_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=36361 nfet_05v0
x a_38116_31380# vss a_38460_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=30835 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=26738 pfet_03v3
x a_n5564_45195# vss a_n5220_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=44650 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=27312 nfet_05v0
x a_46304_445# a_46672_442# a_46820_987# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=442 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=3190 nfet_05v0
x a_n4084_52924# vss a_n3616_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=52942 nfet_05v0
x a_44700_34023# a_44600_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=33598 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=-891 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=51605 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=35601 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=22531 nfet_05v0
x a_25636_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=404 nfet_05v0
x a_53060_12039# swmatrix_row_10_18.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=11960 pfet_05v0
x a_28444_56127# a_28344_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=55702 nfet_05v0
x a_31876_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=47879 pfet_05v0
x a_44356_42432# vdd a_44700_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=42356 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control PIN[19] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=7396 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=23012 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=-6417 pfet_03v3
x a_25120_11497# a_25636_12039# a_25840_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=12039 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=12923 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=46079 pfet_03v3
x a_n2756_31260# a_n2896_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=31304 pfet_05v0
x a_44356_47958# vdd a_44700_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=47882 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=18449 pfet_03v3
x a_25120_17023# a_25636_17565# a_25840_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=17565 pfet_05v0
x a_5932_n2336# a_6916_n1776# a_7160_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=-2320 nfet_05v0
x a_n2756_36786# a_n2896_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=36830 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=23975 pfet_03v3
x a_n5220_867# a_n5320_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=442 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=3167 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=35027 pfet_03v3
x a_49612_28057# vss a_50080_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=28075 nfet_05v0
x a_52544_14260# a_52912_14257# a_53060_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=14257 nfet_05v0
x a_n4084_39109# a_n3248_39669# a_n3100_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=39669 pfet_05v0
x a_37600_41890# a_38116_42432# a_38320_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=42432 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vss a_31728_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=25309 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=10160 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=18449 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control BUS[9] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=57130 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=8693 nfet_05v0
x a_14636_8716# vdd a_15104_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=9273 pfet_05v0
x a_33356_58450# vss a_33824_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=58468 nfet_05v0
x a_9724_42312# a_9584_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=42356 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=10160 pfet_03v3
x a_30892_11479# vss a_31360_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=11497 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=23975 pfet_03v3
x a_52544_19786# a_52912_19783# a_53060_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=19783 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=23012 pfet_05v0
x a_43372_17005# vss a_43840_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=17023 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=26738 pfet_03v3
x a_9380_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=41849 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control BUS[7] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=51604 nfet_03v3
x a_9724_47838# a_9584_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=47882 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=46079 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=1871 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=51573 pfet_05v0
x a_n3100_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=47375 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=-891 pfet_03v3
x a_44356_6513# vss a_44700_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=5968 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vdd a_25488_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=14802 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=5953 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=50642 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control BUS[8] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=43315 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=40553 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=-3654 pfet_03v3
x a_9380_6513# vdd a_9724_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=6437 pfet_05v0
x a_8396_14242# vdd a_8864_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=14799 pfet_05v0
x a_39596_n2336# vss a_40064_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=-2317 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=46079 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control BUS[8] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=48841 nfet_03v3
x a_44700_31260# a_44600_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=30835 nfet_05v0
x a_676_25854# vdd a_1020_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=25778 pfet_05v0
x Enable a_4605_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=404 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control PIN[20] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=4633 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=43316 pfet_03v3
x a_160_28075# a_528_28072# a_676_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=28072 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=21212 pfet_03v3
x a_n308_n5099# a_528_n4539# a_676_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=-4538 pfet_05v0
x a_31360_11497# a_31728_11494# a_31876_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=11494 nfet_05v0
x a_25120_14260# a_25636_14802# a_25840_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=14802 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control BUS[7] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=29500 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=7397 pfet_03v3
x a_53404_11919# a_53264_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=11963 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=48842 pfet_03v3
x a_2624_30838# a_3140_31380# a_3344_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=31380 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=-3686 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=23975 pfet_03v3
x a_49612_25294# vss a_50080_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=25312 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=-3654 pfet_03v3
x a_n4084_36346# a_n3248_36906# a_n3100_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=36906 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=14257 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control PIN[2] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=54367 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=5930 nfet_05v0
x a_14636_5953# vdd a_15104_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=6510 pfet_05v0
x a_33356_55687# vss a_33824_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=55705 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control PIN[5] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=46078 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=19783 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vdd a_528_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=47958 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=29501 pfet_03v3
x a_34340_3750# vdd a_34684_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=3674 pfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=56168 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=43316 pfet_03v3
x a_n3100_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=44612 nfet_05v0
x a_31876_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=34064 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=-891 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control BUS[5] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=40552 nfet_03v3
x a_38116_n4539# vss a_38460_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=-5083 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=4634 pfet_03v3
x a_40064_5971# a_40432_5968# a_40580_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=5968 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=48842 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=36827 pfet_05v0
x a_46820_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=3167 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=40553 pfet_03v3
x a_15104_44653# a_15620_45195# a_15824_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=45195 pfet_05v0
x a_31876_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=39590 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=43316 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=23975 pfet_03v3
x a_n308_39109# a_528_39669# a_676_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=39669 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control PIN[22] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=-892 nfet_03v3
x a_46820_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=8693 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=10160 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=1871 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=48842 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vss a_37968_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=28072 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=-3080 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control PIN[8] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=37789 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=23975 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=-5098 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vss a_10845_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=50138 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=22546 nfet_05v0
x a_49612_58450# a_50448_59010# a_50596_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=59010 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=28034 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=4634 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=10160 pfet_03v3
x a_19740_11919# a_19600_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=11963 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control PIN[24] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=-6418 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vss a_31728_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=17020 nfet_05v0
x a_24652_39109# vss a_25120_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=39127 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=47879 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vss a_10845_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=55664 nfet_05v0
x a_n6548_50161# a_n5564_50721# a_n5320_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=50176 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=40553 pfet_03v3
x Enable a_n1635_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=25271 nfet_05v0
x a_19740_867# a_19640_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=442 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=7397 pfet_03v3
x a_n3100_56247# vdd a_n2756_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=56171 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control PIN[3] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=51604 nfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=3190 nfet_05v0
x a_9380_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=33560 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vss a_35805_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=3167 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=20328 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=-2358 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=908 pfet_05v0
x a_27116_55687# vdd a_27584_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=56244 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control PIN[6] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=43315 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=1871 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=40553 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vss a_35805_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=8693 nfet_05v0
x a_25980_53364# a_25880_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=52939 nfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=53405 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=29469 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=25854 pfet_05v0
x a_160_55705# a_676_56247# a_880_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=56247 pfet_05v0
x a_31876_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=31301 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control PIN[4] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=48841 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=35027 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=32264 pfet_03v3
x a_38116_n1776# vss a_38460_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=-2320 nfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=58931 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=55687 nfet_05v0
x a_27116_28057# a_28100_28617# a_28344_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=28072 nfet_05v0
x a_15104_41890# a_15620_42432# a_15824_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=42432 pfet_05v0
x a_40580_28617# vss a_40924_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=28072 nfet_05v0
x a_46820_23091# vss a_47164_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=22546 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=-3654 pfet_03v3
x a_52076_11479# a_52912_12039# a_53060_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=12039 pfet_05v0
x a_44700_n4659# a_44600_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=-5083 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=18417 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=59010 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=37790 pfet_03v3
x a_12640_33601# a_13008_33598# a_13156_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=33598 nfet_05v0
x a_25120_39127# a_25488_39124# a_25636_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=39124 nfet_05v0
x a_n308_36346# a_528_36906# a_676_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=36906 pfet_05v0
x a_46820_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=5930 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=18449 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control PIN[1] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=57130 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=10160 pfet_03v3
x a_52076_17005# a_52912_17565# a_53060_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=17565 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control PIN[11] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=29500 nfet_03v3
x a_53060_34143# vdd a_53404_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=34067 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=17486 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=-2335 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=3190 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control BUS[3] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=7396 nfet_03v3
x a_n3100_50721# vss a_n2756_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=50642 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=41872 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=1871 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=19023 nfet_05v0
x a_53060_39669# vdd a_53404_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=39593 pfet_05v0
x a_20876_41872# vss a_21344_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=41890 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vdd a_528_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=34143 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=35027 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vss a_10845_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=52901 nfet_05v0
x a_9724_58890# a_9624_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=58465 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=54368 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=57131 pfet_03v3
x a_13156_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=56168 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=33583 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=4634 pfet_03v3
x a_n6548_14242# vdd a_n6080_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=14799 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control PIN[15] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=18448 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=23012 pfet_05v0
x a_30892_3190# vdd a_31360_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=3747 pfet_05v0
x a_43372_30820# vdd a_43840_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=31377 pfet_05v0
x a_6916_20328# vdd a_7260_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=20252 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vss a_n1635_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=-2358 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=-5121 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vss a_48285_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=50138 nfet_05v0
x a_3484_47838# a_3384_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=47413 nfet_05v0
x a_2156_n5099# vdd a_2624_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=-4541 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=10160 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vss a_35805_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=5930 nfet_05v0
x a_18880_41890# a_19248_41887# a_19396_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=41887 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=26706 pfet_05v0
x a_43372_22531# a_44356_23091# a_44600_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=22546 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=3671 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=15686 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=20249 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vss a_48285_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=55664 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=52924 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=-4617 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=7365 pfet_05v0
x a_49612_8716# vdd a_50080_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=9273 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=10160 pfet_03v3
x a_n308_3190# a_676_3750# a_920_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=3205 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=42353 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=25775 pfet_05v0
x a_44700_n1896# a_44600_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=-2320 nfet_05v0
x a_46820_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=47879 pfet_05v0
x a_12640_30838# a_13008_30835# a_13156_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=30835 nfet_05v0
x a_33356_n5099# a_34192_n4539# a_34340_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=-4538 pfet_05v0
x a_2156_3190# a_3140_3750# a_3384_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=3205 nfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=56168 pfet_05v0
x a_33824_28075# a_34192_28072# a_34340_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=28072 nfet_05v0
x a_53404_22971# a_53304_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=22546 nfet_05v0
x a_n308_8716# a_676_9276# a_920_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=8731 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control PIN[18] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=10159 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vdd a_6768_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=12039 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=34064 pfet_05v0
x a_52076_14242# a_52912_14802# a_53060_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=14802 pfet_05v0
x a_19396_34143# vdd a_19740_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=34067 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control BUS[9] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=-6418 nfet_03v3
x a_2156_8716# a_3140_9276# a_3384_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=8731 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=14723 pfet_05v0
x a_40580_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=36827 pfet_05v0
x a_53060_31380# vdd a_53404_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=31304 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=18449 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vdd a_6768_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=17565 pfet_05v0
x a_19396_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=58427 nfet_05v0
x a_1020_42312# a_880_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=42356 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=-6417 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control BUS[3] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=4633 nfet_03v3
x a_13500_14682# a_13400_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=14257 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control PIN[16] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=15685 nfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=39590 pfet_05v0
x a_19396_39669# vdd a_19740_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=39593 pfet_05v0
x a_53060_36906# vdd a_53404_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=36830 pfet_05v0
x a_13156_23091# vdd a_13500_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=23015 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=8716 nfet_05v0
x a_1020_47838# a_880_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=47882 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=46079 pfet_03v3
x a_13500_20208# a_13400_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=19783 nfet_05v0
x a_38460_6393# a_38320_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=6437 pfet_05v0
x a_45836_11479# vss a_46304_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=11497 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=51605 pfet_03v3
x a_9724_56127# a_9624_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=55702 nfet_05v0
x a_n5220_53364# a_n5320_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=30820 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vss a_35805_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=22508 nfet_05v0
x a_13156_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=53405 pfet_05v0
x a_13156_28617# vdd a_13500_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=28541 pfet_05v0
x a_1020_867# a_920_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=442 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=54368 pfet_03v3
x a_30892_n2336# vss a_31360_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=-2317 nfet_05v0
x a_25980_45075# a_25880_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=44650 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=35027 pfet_03v3
x a_52076_8716# vdd a_52544_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=9273 pfet_05v0
x a_13156_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=58931 pfet_05v0
x Enable a_54525_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=58427 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=50138 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=36827 pfet_05v0
x a_31360_30838# a_31876_31380# a_32080_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=31380 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=29501 pfet_03v3
x a_53060_n4539# D_out vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=-4617 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=39109 nfet_05v0
x a_12172_n2336# a_13008_n1776# a_13156_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=-1775 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=12923 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=55664 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vss a_48285_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=52901 nfet_05v0
x a_33356_39109# a_34192_39669# a_34340_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=39669 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control PIN[14] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=21211 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=4602 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vss a_19248_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=47413 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=35027 pfet_03v3
x a_49612_5953# vdd a_50080_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=6510 pfet_05v0
x a_n4084_8716# vdd a_n3616_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=9273 pfet_05v0
x a_6916_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=11456 nfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=53405 pfet_05v0
x a_7260_50601# a_7120_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=50645 pfet_05v0
x a_19740_22971# a_19640_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=22546 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control BUS[7] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=1870 nfet_03v3
x a_n3616_5971# a_n3248_5968# a_n3100_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=5968 nfet_05v0
x a_25636_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=47375 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=56247 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=31301 pfet_05v0
x a_6916_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=16982 nfet_05v0
x a_19396_31380# vdd a_19740_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=31304 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=26738 pfet_03v3
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=58931 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=-891 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=21212 pfet_03v3
x a_40064_n2318# a_40580_n1776# a_40784_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=-1775 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vdd a_6768_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=14802 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control PIN[2] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=54367 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control PIN[17] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=12922 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=-6417 pfet_03v3
x a_1020_9156# a_880_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=9200 pfet_05v0
x a_n5564_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=14219 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=57131 pfet_03v3
x a_19396_36906# vdd a_19740_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=36830 pfet_05v0
x a_37132_58450# vdd a_37600_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=59007 pfet_05v0
x a_33356_50161# a_34340_50721# a_34584_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=50176 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=26738 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=43316 pfet_03v3
x a_n5564_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=19745 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=11960 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=51605 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=48842 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control PIN[5] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=46078 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=32264 pfet_03v3
x a_46820_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=34064 pfet_05v0
x a_52076_5953# vdd a_52544_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=6510 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=43316 pfet_03v3
x Enable a_42045_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=30797 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=-891 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control BUS[5] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=7396 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=45116 pfet_05v0
x a_38116_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=28538 pfet_05v0
x a_13156_42432# vss a_13500_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=41887 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=37790 pfet_03v3
x a_9380_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=3671 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=52901 nfet_05v0
x a_13500_53364# a_13360_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=53408 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=41127 nfet_05v0
x a_46820_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=39590 pfet_05v0
x a_n4084_427# vss a_n3616_445# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=445 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=7397 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=48842 pfet_03v3
x a_33356_36346# a_34192_36906# a_34340_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=36906 pfet_05v0
x a_40580_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=23012 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=908 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=5953 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=23975 pfet_03v3
x a_40580_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=-2358 nfet_05v0
x a_12640_n5081# a_13008_n5084# a_13156_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=-5083 nfet_05v0
x a_13500_58890# a_13360_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=58934 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vdd a_25488_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=59010 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=46653 nfet_05v0
x a_n4084_5953# vdd a_n3616_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=6510 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control PIN[22] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=-892 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control BUS[8] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=-3655 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control PIN[12] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=26737 nfet_03v3
x a_25636_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=44612 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=-3654 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=29501 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control PIN[3] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=51604 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control BUS[2] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=40552 nfet_03v3
x a_20876_22531# a_21860_23091# a_22104_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=22546 nfet_05v0
x a_37132_n5099# vss a_37600_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=-5080 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=15686 pfet_03v3
x a_24652_50161# vdd a_25120_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=50718 pfet_05v0
x a_n5220_45075# a_n5320_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=44650 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=23012 pfet_05v0
x a_12640_52942# a_13156_53484# a_13360_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=53484 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=40553 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=7397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control PIN[15] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=18448 nfet_03v3
x a_2156_39109# a_3140_39669# a_3384_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=39124 nfet_05v0
x a_40580_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=404 nfet_05v0
x a_25120_58468# a_25636_59010# a_25840_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=59010 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=46079 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=35027 pfet_03v3
x a_53404_56127# a_53264_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=56171 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control PIN[5] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=46078 nfet_03v3
x a_40064_50179# a_40432_50176# a_40580_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=25294 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control PIN[6] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=43315 nfet_03v3
x a_n6548_n5099# a_n5712_n4539# a_n5564_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=-4538 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=1871 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=12039 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=40553 pfet_03v3
x a_46820_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=31301 pfet_05v0
x a_n6080_28075# a_n5712_28072# a_n5564_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=28072 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=35027 pfet_03v3
x a_52076_22531# vdd a_52544_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=23088 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control BUS[5] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=4633 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=21212 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control PIN[4] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=48841 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control PIN[24] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=-6418 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control BUS[4] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=54367 nfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=45116 pfet_05v0
x a_n4084_39109# a_n3100_39669# a_n2856_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=39124 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=17565 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=4634 pfet_03v3
x a_52076_14242# a_53060_14802# a_53304_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=14257 nfet_05v0
x a_12640_n2318# a_13008_n2321# a_13156_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=-2320 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=26738 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control PIN[18] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=10159 nfet_03v3
x a_50080_25312# a_50448_25309# a_50596_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=25309 nfet_05v0
x a_52076_19768# a_53060_20328# a_53304_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=19783 nfet_05v0
x a_8396_55687# vdd a_8864_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=56244 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=1839 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=51605 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=43284 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vdd a_44208_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=3750 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control PIN[16] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=15685 nfet_03v3
x a_1020_58890# a_920_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=58465 nfet_05v0
x a_7260_53364# a_7160_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=52939 nfet_05v0
x a_24652_44635# vdd a_25120_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=45192 pfet_05v0
x a_40924_22971# a_40784_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=23015 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=26738 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=-891 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=20249 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=34995 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vss a_42045_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=30797 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vss a_25488_442# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=442 nfet_05v0
x a_37600_445# a_37968_442# a_38116_987# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=442 nfet_05v0
x a_7260_867# a_7120_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=911 pfet_05v0
x a_8396_28057# a_9380_28617# a_9624_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=28072 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=18449 pfet_03v3
x a_40924_28497# a_40784_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=28541 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=25775 pfet_05v0
x a_12172_22531# a_13008_23091# a_13156_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=23091 pfet_05v0
x a_28100_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=56168 pfet_05v0
x a_12640_50179# a_13156_50721# a_13360_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=50721 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control BUS[9] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=46078 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=4634 pfet_03v3
x a_n6548_39109# a_n5712_39669# a_n5564_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=39669 pfet_05v0
x a_6400_39127# a_6768_39124# a_6916_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=39124 nfet_05v0
x a_19740_56127# a_19600_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=56171 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=43316 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vdd a_50448_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=-4538 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control PIN[6] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=43315 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=36827 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=22531 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=908 pfet_05v0
x a_31360_3208# a_31728_3205# a_31876_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=3205 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=10160 pfet_03v3
x a_18412_22531# vdd a_18880_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=23088 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control PIN[4] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=48841 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=48842 pfet_03v3
x a_50596_42432# vdd a_50940_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=42356 pfet_05v0
x a_n308_19768# vss a_160_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=19786 nfet_05v0
x a_52076_19768# vdd a_52544_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=20325 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=38364 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=-3654 pfet_03v3
x a_31360_8734# a_31728_8731# a_31876_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=8731 nfet_05v0
x a_40064_22549# a_40580_23091# a_40784_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=23091 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=-891 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control BUS[4] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=51604 nfet_03v3
x a_50596_47958# vdd a_50940_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=47882 pfet_05v0
x a_2156_41872# vss a_2624_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=41890 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=10160 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=14802 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=15686 pfet_03v3
x a_52076_25294# vdd a_52544_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=25851 pfet_05v0
x a_12172_11479# vdd a_12640_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=12036 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control BUS[9] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=26737 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=-3654 pfet_03v3
x a_3484_17445# a_3344_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=17489 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=29501 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=-6449 pfet_05v0
x a_50080_n5081# a_50596_n4539# a_50800_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=-4538 pfet_05v0
x a_12172_17005# vdd a_12640_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=17562 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=56168 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=15686 pfet_03v3
x a_n4084_11479# vss a_n3616_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=11497 nfet_05v0
x a_1020_56127# a_920_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=55702 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=40521 pfet_05v0
x a_18412_30820# a_19248_31380# a_19396_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=31380 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control PIN[17] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=12922 nfet_03v3
x a_28444_14682# a_28344_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=14257 nfet_05v0
x a_34340_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=39086 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control PIN[7] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=40552 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=40553 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=33598 nfet_05v0
x a_15620_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=28538 pfet_05v0
x a_28100_23091# vdd a_28444_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=23015 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=427 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control BUS[7] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=18448 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vss a_50448_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=3205 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=50642 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=40553 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vdd a_50448_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=39669 pfet_05v0
x a_7260_n4659# a_7120_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=-4614 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=-6417 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=15686 pfet_03v3
x a_28444_20208# a_28344_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=19783 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=55687 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=32264 pfet_03v3
x a_28100_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=53405 pfet_05v0
x a_28100_28617# vdd a_28444_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=28541 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control BUS[9] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=43315 nfet_03v3
x a_31360_3208# a_31876_3750# a_32080_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=3750 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vss a_50448_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=8731 nfet_05v0
x a_n6548_36346# a_n5712_36906# a_n5564_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=36906 pfet_05v0
x a_45836_n2336# vss a_46304_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=-2317 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=37790 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=21212 pfet_03v3
x a_28100_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=58931 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control BUS[9] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=32264 pfet_03v3
x a_18412_19768# vdd a_18880_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=20325 pfet_05v0
x swmatrix_row_10_20.D_in vss a_n5712_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=3205 nfet_05v0
x a_676_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=58427 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=35601 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=5953 nfet_05v0
x a_14636_n5099# vss a_15104_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=-5080 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=37790 pfet_03v3
x a_50080_39127# a_50596_39669# a_50800_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=39669 pfet_05v0
x a_18412_25294# vdd a_18880_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=25851 pfet_05v0
x swmatrix_row_10_18.D_in vss a_n5712_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=8731 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control BUS[7] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=10159 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=12923 pfet_03v3
x a_50080_17023# a_50448_17020# a_50596_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=17020 nfet_05v0
x a_21860_34143# vss a_22204_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=33598 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vdd a_37968_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=9276 pfet_05v0
x a_22204_45075# a_22064_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=45119 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=21180 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=56168 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=54368 pfet_03v3
x a_34340_39669# vss a_34684_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=39124 nfet_05v0
x a_20876_427# vdd a_21344_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=984 pfet_05v0
x a_3484_14682# a_3344_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=14726 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control BUS[7] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=15685 nfet_03v3
x a_7260_45075# a_7160_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=44650 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=53405 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=12923 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=46079 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vss a_13008_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=36361 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=23975 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=18449 pfet_03v3
x a_34340_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=36323 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=23012 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=58931 pfet_05v0
x a_39596_52924# a_40432_53484# a_40580_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=53484 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=30835 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vss a_4605_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=-2358 nfet_05v0
x a_8864_445# a_9380_987# a_9584_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=987 pfet_05v0
x a_30892_8716# a_31728_9276# a_31876_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=9276 pfet_05v0
x a_52076_58450# a_52912_59010# a_53060_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=59010 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vdd a_50448_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=36906 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=35027 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=52924 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=41849 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=7397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control BUS[3] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=-892 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=50642 pfet_05v0
x a_47164_3630# a_47024_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=3674 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=35027 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=-891 pfet_03v3
x a_n3616_30838# a_n3100_31380# a_n2896_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=31380 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vss a_44208_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=28072 nfet_05v0
x a_49612_28057# a_50448_28617# a_50596_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=28617 pfet_05v0
x a_n6548_55687# vdd a_n6080_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=56244 pfet_05v0
x a_28444_53364# a_28304_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=53408 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=37758 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=7397 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control BUS[8] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=23974 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=-3654 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=-6417 pfet_03v3
x a_24652_3190# vss a_25120_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=3208 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=40553 pfet_03v3
x a_50080_36364# a_50596_36906# a_50800_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=36906 pfet_05v0
x Enable a_29565_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=28034 nfet_05v0
x a_33356_19768# vss a_33824_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=19786 nfet_05v0
x a_28444_58890# a_28304_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=58934 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=15686 pfet_03v3
x a_21860_31380# vss a_22204_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=30835 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vdd a_37968_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=6513 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=53405 pfet_05v0
x a_n3100_25854# vdd a_n2756_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=25778 pfet_05v0
x a_24652_8716# vss a_25120_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=8734 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=51605 pfet_03v3
x a_15104_33601# a_15472_33598# a_15620_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=33598 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control BUS[7] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=12922 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=57131 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control PIN[22] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=-892 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=12891 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control PIN[5] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=46078 nfet_03v3
x a_40924_39549# a_40824_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=39124 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=58931 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=43316 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=11960 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=36346 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=-4617 pfet_05v0
x a_39596_50161# a_40432_50721# a_40580_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=50721 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control PIN[9] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=35026 nfet_03v3
x a_30892_5953# a_31728_6513# a_31876_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=6513 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=48842 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=28538 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=36361 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=28617 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=32264 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vdd a_6768_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=59010 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=3671 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=4634 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control PIN[1] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=57130 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control PIN[7] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=40552 nfet_03v3
x a_39596_22531# vss a_40064_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=22549 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control PIN[12] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=26737 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=-3654 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=-891 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control BUS[10] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=46078 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=37790 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=29501 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control PIN[18] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=10159 nfet_03v3
x a_37132_3190# a_38116_3750# a_38360_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=3205 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=4634 pfet_03v3
x a_5932_50161# vdd a_6400_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=50718 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=10160 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control PIN[16] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=15685 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=40553 pfet_03v3
x a_37132_8716# a_38116_9276# a_38360_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=8731 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=12923 pfet_03v3
x swmatrix_row_10_3.D_in vss a_n5712_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=50176 nfet_05v0
x a_34340_50721# vdd a_34684_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=50645 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=26738 pfet_03v3
x a_50596_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=25271 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=36827 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=32264 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=58427 nfet_05v0
x a_15104_30838# a_15472_30835# a_15620_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=30835 nfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=17486 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control PIN[6] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=43315 nfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=25294 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=2445 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=8716 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=37790 pfet_03v3
x Enable a_17085_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=-5121 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=21212 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control PIN[4] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=48841 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=-5083 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=7971 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=33560 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=7397 pfet_03v3
x a_27584_30838# a_28100_31380# a_28304_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=31380 pfet_05v0
x a_37132_n5099# a_37968_n4539# a_38116_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=-4538 pfet_05v0
x a_37600_28075# a_37968_28072# a_38116_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=28072 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.I vss s=23232,704 d=23232,704 l=120 w=264 x=-5396 y=59873 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control BUS[10] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=43315 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vss a_10845_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=11456 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=23943 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=-6417 pfet_03v3
x a_5932_44635# vdd a_6400_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=45192 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vss a_50448_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=20249 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=29501 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=-891 pfet_03v3
x a_n2756_9156# a_n2896_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=9200 pfet_05v0
x a_n6548_11479# a_n5564_12039# a_n5320_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=11494 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vss a_10845_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=16982 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control BUS[10] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=48841 nfet_03v3
x a_25636_34143# vdd a_25980_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=34067 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control PIN[7] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=40552 nfet_03v3
x a_27116_11479# vdd a_27584_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=12036 pfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=25775 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control PIN[17] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=12922 nfet_03v3
x a_5932_36346# a_6916_36906# a_7160_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=36361 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=33583 nfet_05v0
x a_14636_n2336# a_15472_n1776# a_15620_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=-1775 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=47375 nfet_05v0
x a_21860_n4539# vss a_22204_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=-5083 nfet_05v0
x a_25636_39669# vdd a_25980_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=39593 pfet_05v0
x a_2624_445# a_2992_442# a_3140_987# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=442 nfet_05v0
x a_160_11497# a_676_12039# a_880_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=12039 pfet_05v0
x a_27116_17005# vdd a_27584_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=17562 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=29501 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=11479 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control BUS[5] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=18448 nfet_03v3
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=14723 pfet_05v0
x a_3140_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=45116 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=22531 nfet_05v0
x a_160_17023# a_676_17565# a_880_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=17565 pfet_05v0
x a_n4084_n2336# vss a_n3616_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=-2317 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=908 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=-2320 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control BUS[10] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=40552 nfet_03v3
x a_37132_39109# a_37968_39669# a_38116_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=39669 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=427 nfet_05v0
x Enable a_35805_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=50138 nfet_05v0
x a_39596_14242# vss a_40064_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=14260 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control PIN[2] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=54367 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=4634 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=57131 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=32264 pfet_03v3
x a_53060_20328# swmatrix_row_10_15.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=20249 pfet_05v0
x Enable a_35805_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=55664 nfet_05v0
x swmatrix_row_10_5.D_in vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=47879 pfet_05v0
x a_34340_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=-1854 pfet_05v0
x a_n5564_59010# vss a_n5220_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=58465 nfet_05v0
x a_n3100_12039# vss a_n2756_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=11494 nfet_05v0
x a_44700_20208# a_44560_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=20252 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=36346 nfet_05v0
x a_53060_25854# swmatrix_row_10_13.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=25775 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=11960 pfet_05v0
x a_9724_14682# a_9624_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=14257 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=49416 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=23012 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=33598 nfet_05v0
x a_9380_23091# vdd a_9724_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=23015 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=-891 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vss a_17085_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=-5121 nfet_05v0
x a_25636_31380# vdd a_25980_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=31304 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=26738 pfet_03v3
x a_9724_20208# a_9624_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=19783 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=15686 pfet_03v3
x a_n2756_45075# a_n2896_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=45119 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=32838 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control BUS[3] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=-892 nfet_03v3
x a_13156_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=17486 pfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=30820 nfet_05v0
x a_9380_28617# vdd a_9724_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=28541 pfet_05v0
x a_21860_n1776# vss a_22204_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=-2320 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=44612 nfet_05v0
x a_45836_25294# a_46820_25854# a_47064_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=25309 nfet_05v0
x a_25636_36906# vdd a_25980_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=36830 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=53484 pfet_05v0
x a_15104_n5081# a_15472_n5084# a_15620_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=-5083 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vss a_48285_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=11456 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=51605 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=-891 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=1871 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=59010 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=9197 pfet_05v0
x a_37600_55705# a_38116_56247# a_38320_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=56247 pfet_05v0
x a_160_14260# a_676_14802# a_880_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=14802 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vss a_48285_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=16982 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=18449 pfet_03v3
x a_3484_9156# a_3344_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=9200 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=11494 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=54368 pfet_03v3
x a_n3616_39127# a_n3248_39124# a_n3100_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=39124 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control BUS[5] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=-892 nfet_03v3
x a_37132_36346# a_37968_36906# a_38116_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=36906 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=23975 pfet_03v3
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=17486 pfet_05v0
x a_38116_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=50138 nfet_05v0
x a_3140_34143# vss a_3484_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=33598 nfet_05v0
x a_19396_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=14219 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control PIN[1] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=57130 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control PIN[3] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=51604 nfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-4928 y=60377 pfet_05v0
x a_18412_47398# a_19396_47958# a_19640_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=47413 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vdd a_25488_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=28617 pfet_05v0
x a_31876_47958# vss a_32220_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=47413 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=7397 pfet_03v3
x a_38116_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=55664 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=54368 pfet_03v3
x Enable a_35805_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=52901 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=29501 pfet_03v3
x a_19396_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=19745 nfet_05v0
x a_n5564_56247# vss a_n5220_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=55702 nfet_05v0
x a_3140_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=30797 nfet_05v0
x a_43372_n2336# vdd a_43840_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=-1778 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=1871 pfet_03v3
x a_15964_42312# a_15864_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=41887 nfet_05v0
x a_44356_53484# vdd a_44700_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=53408 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=30835 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=29501 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=12923 pfet_03v3
x Enable a_54525_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=14219 nfet_05v0
x a_13156_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=14723 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control PIN[15] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=18448 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=35027 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=15686 pfet_03v3
x a_44356_59010# vdd a_44700_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=58934 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=5208 nfet_05v0
x a_25120_28075# a_25636_28617# a_25840_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=28617 pfet_05v0
x a_53404_25734# a_53264_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=25778 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control BUS[4] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=-892 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=11456 nfet_05v0
x Enable a_54525_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=19745 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=50721 pfet_05v0
x a_2624_44653# a_3140_45195# a_3344_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=45195 pfet_05v0
x a_15104_n2318# a_15472_n2321# a_15620_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=-2320 nfet_05v0
x a_43840_50179# a_44208_50176# a_44356_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=50176 nfet_05v0
x a_49612_39109# vss a_50080_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=39127 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=57131 pfet_03v3
x a_52544_25312# a_52912_25309# a_53060_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=25309 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=6434 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control PIN[24] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=-6418 nfet_03v3
x a_13500_17445# a_13360_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=17489 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=16982 nfet_05v0
x a_9380_42432# vss a_9724_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=41887 nfet_05v0
x a_30892_22531# vss a_31360_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=22549 nfet_05v0
x a_9724_53364# a_9584_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=53408 pfet_05v0
x swmatrix_row_10_10.D_in vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=34064 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=21212 pfet_03v3
x a_24652_427# vss a_25120_445# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=445 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=-6417 pfet_03v3
x a_34340_n4539# vdd a_34684_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=-4614 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=12039 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=51605 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=-891 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=30075 nfet_05v0
x a_9724_58890# a_9584_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=58934 pfet_05v0
x a_38116_36906# vss a_38460_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=36361 nfet_05v0
x a_7260_11919# a_7120_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=11963 pfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=14723 pfet_05v0
x a_n3100_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=58427 nfet_05v0
x swmatrix_row_10_8.D_in vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=39590 pfet_05v0
x a_3140_31380# vss a_3484_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=30835 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=25294 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control PIN[18] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=10159 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control BUS[5] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=54367 nfet_03v3
x a_14636_22531# a_15472_23091# a_15620_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=23091 pfet_05v0
x a_49612_5953# a_50596_6513# a_50840_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=5968 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=17565 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=4634 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=57131 pfet_03v3
x a_38116_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=52901 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=51605 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=50161 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=-4538 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control PIN[16] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=15685 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=26738 pfet_03v3
x a_24652_14242# vdd a_25120_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=14799 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=1871 pfet_03v3
x a_33356_11479# a_34340_12039# a_34584_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=11494 nfet_05v0
x a_8864_52942# a_9380_53484# a_9584_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=53484 pfet_05v0
x a_45836_17005# a_46820_17565# a_47064_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=17020 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=23975 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=-4617 pfet_05v0
x a_160_39127# a_528_39124# a_676_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=39124 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=35027 pfet_03v3
x a_31360_22549# a_31728_22546# a_31876_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=22546 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=12923 pfet_03v3
x a_19740_25734# a_19600_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=25778 pfet_05v0
x a_2624_41890# a_3140_42432# a_3344_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=42432 pfet_05v0
x a_37132_30820# vss a_37600_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=30838 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=-3654 pfet_03v3
x a_30892_427# a_31728_987# a_31876_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=987 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=18449 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=54368 pfet_03v3
x Enable a_n1635_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=39086 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=40553 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=25309 nfet_05v0
x a_13500_14682# a_13360_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=14726 pfet_05v0
x a_9380_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=47375 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control BUS[7] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=57130 nfet_03v3
x swmatrix_row_10_11.D_in vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=31301 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=54368 pfet_03v3
x a_53060_987# swmatrix_row_10_22.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=908 pfet_05v0
x a_n6080_5971# a_n5712_5968# a_n5564_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=5968 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=50642 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=40553 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=39669 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=29501 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vdd a_31728_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=-1775 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=-6417 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=7397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=19023 nfet_05v0
x a_31876_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=45116 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=22531 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control BUS[5] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=51604 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=14802 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=15686 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=46079 pfet_03v3
x a_20876_58450# vdd a_21344_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=59007 pfet_05v0
x a_44700_36786# a_44600_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=36361 nfet_05v0
x a_15104_55705# a_15620_56247# a_15824_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=56247 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=51605 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control PIN[17] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=12922 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=29501 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=21212 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=-5083 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=47879 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vss a_25488_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=33598 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=32264 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4420 y=61061 pfet_05v0
x a_8864_50179# a_9380_50721# a_9584_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=50721 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vss a_37968_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=39124 nfet_05v0
x a_15620_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=50138 nfet_05v0
x a_20876_50161# vss a_21344_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=50179 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=-5843 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=37790 pfet_03v3
x a_40064_11497# a_40432_11494# a_40580_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=11494 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=21212 pfet_03v3
x a_52544_17023# a_52912_17020# a_53060_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=17020 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=55687 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control BUS[4] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=10159 nfet_03v3
x a_15620_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=55664 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control PIN[21] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=1870 nfet_03v3
x a_30892_14242# vss a_31360_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=14260 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=51605 pfet_03v3
x Enable a_n1635_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=36323 nfet_05v0
x a_37600_445# a_38116_987# a_38320_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=987 pfet_05v0
x a_21860_987# vdd a_22204_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=911 pfet_05v0
x a_44356_3750# vss a_44700_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=3205 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control BUS[4] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=15685 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=47398 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=29501 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=-891 pfet_03v3
x a_9380_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=44612 nfet_05v0
x a_6916_34143# vdd a_7260_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=34067 pfet_05v0
x a_8396_11479# vdd a_8864_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=12036 pfet_05v0
x a_44356_9276# vss a_44700_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=8731 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control BUS[6] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=40552 nfet_03v3
x a_1020_14682# a_920_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=14257 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=51605 pfet_03v3
x a_3140_n4539# vss a_3484_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=-5083 nfet_05v0
x a_6916_39669# vdd a_7260_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=39593 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=36906 pfet_05v0
x a_15620_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=404 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=4634 pfet_03v3
x a_9380_9276# vdd a_9724_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=9200 pfet_05v0
x a_8396_17005# vdd a_8864_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=17562 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control BUS[6] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=32263 nfet_03v3
x a_676_23091# vdd a_1020_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=23015 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=43316 pfet_03v3
x a_1020_20208# a_920_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=19783 nfet_05v0
x a_27116_39109# a_28100_39669# a_28344_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=39124 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=10160 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=56168 pfet_05v0
x a_40580_39669# vss a_40924_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=39124 nfet_05v0
x a_676_28617# vdd a_1020_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=28541 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=48842 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=-3080 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=-891 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=-2320 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=3190 nfet_05v0
x a_43372_52924# a_44208_53484# a_44356_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=53484 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vss a_25488_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=30835 nfet_05v0
x a_52076_28057# a_52912_28617# a_53060_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=28617 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=-6449 pfet_05v0
x a_28100_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=17486 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=28072 nfet_05v0
x a_21860_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=3167 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=28538 pfet_05v0
x a_53060_45195# vdd a_53404_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=45119 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=47879 pfet_05v0
x a_31876_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=30797 nfet_05v0
x a_21860_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=8693 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=52924 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=17020 nfet_05v0
x a_15620_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=52901 nfet_05v0
x a_20876_52924# vss a_21344_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=52942 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control BUS[9] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=-892 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control PIN[1] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=57130 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=50161 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control PIN[24] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=-6418 nfet_03v3
x a_160_5971# a_528_5968# a_676_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=5968 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control BUS[4] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=12922 nfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=44635 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=-6417 pfet_03v3
x a_40064_3208# a_40432_3205# a_40580_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=3205 nfet_05v0
x a_43372_41872# vdd a_43840_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=42429 pfet_05v0
x a_6916_31380# vdd a_7260_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=31304 pfet_05v0
x a_25980_58890# a_25880_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=58465 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=-6417 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control BUS[1] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=-892 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=-4617 pfet_05v0
x a_31360_44653# a_31876_45195# a_32080_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=45195 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control BUS[1] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=32263 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=32264 pfet_03v3
x a_3140_n1776# vss a_3484_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=-2320 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=21212 pfet_03v3
x a_40064_8734# a_40432_8731# a_40580_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=8731 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=18449 pfet_03v3
x a_43372_47398# vdd a_43840_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=47955 pfet_05v0
x a_6916_36906# vdd a_7260_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=36830 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=7397 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=17486 pfet_05v0
x a_30892_19768# a_31728_20328# a_31876_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=20328 pfet_05v0
x a_18880_52942# a_19248_52939# a_19396_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=52939 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=34064 pfet_05v0
x a_46820_28617# vss a_47164_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=28072 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vss a_10845_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=3167 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=37790 pfet_03v3
x a_14636_30820# vss a_15104_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=30838 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=26738 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control PIN[9] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=35026 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=11479 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=32264 pfet_03v3
x a_n6548_5953# vss a_n6080_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=5971 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=53405 pfet_05v0
x a_30892_25294# a_31728_25854# a_31876_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=25854 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=39590 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=36827 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vss a_10845_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=8693 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=11960 pfet_05v0
x a_33824_39127# a_34192_39124# a_34340_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=39124 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=37790 pfet_03v3
x a_27116_3190# vss a_27584_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=3208 nfet_05v0
x a_28100_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=14723 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=58931 pfet_05v0
x a_43372_50161# a_44208_50721# a_44356_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=50721 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=25271 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=45116 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control PIN[23] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=-3655 nfet_03v3
x a_19396_45195# vdd a_19740_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=45119 pfet_05v0
x a_676_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=14219 nfet_05v0
x a_676_42432# vss a_1020_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=41887 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vdd a_6768_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=28617 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=908 pfet_05v0
x a_27116_8716# vss a_27584_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=8734 nfet_05v0
x a_1020_53364# a_880_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=53408 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=35027 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control PIN[12] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=26737 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vdd a_31728_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=23091 pfet_05v0
x a_13500_25734# a_13400_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=25309 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=-1854 pfet_05v0
x a_21860_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=5930 nfet_05v0
x a_28100_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=9197 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=54368 pfet_03v3
x a_676_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=19745 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=-3654 pfet_03v3
x a_49612_50161# vdd a_50080_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=50718 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=33583 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=20249 pfet_05v0
x a_28444_17445# a_28304_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=17489 pfet_05v0
x a_1020_58890# a_880_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=58934 pfet_05v0
x a_30892_8716# vdd a_31360_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=9273 pfet_05v0
x a_45836_22531# vss a_46304_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=22549 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=3167 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=-5121 nfet_05v0
x a_14636_5953# a_15620_6513# a_15864_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=5968 nfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=50642 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=25775 pfet_05v0
x a_44700_867# a_44560_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=911 pfet_05v0
x a_25980_56127# a_25880_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=55702 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control PIN[10] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=32263 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=8693 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=46079 pfet_03v3
x a_43372_28057# a_44356_28617# a_44600_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=28072 nfet_05v0
x a_33356_427# vss a_33824_445# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=445 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=17486 pfet_05v0
x a_160_58468# a_676_59010# a_880_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=59010 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=15686 pfet_03v3
x a_31360_41890# a_31876_42432# a_32080_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=42432 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=58450 nfet_05v0
x a_n308_427# a_676_987# a_920_442# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=442 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=14723 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=3671 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=4634 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=31301 pfet_05v0
x a_12640_36364# a_13008_36361# a_13156_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=36361 nfet_05v0
x a_6916_6513# vss a_7260_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=5968 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=9276 pfet_05v0
x a_50940_n1896# a_50800_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=-1851 pfet_05v0
x a_53404_28497# a_53304_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=28072 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=34064 pfet_05v0
x a_6916_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=22508 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vss a_10845_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=5930 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=18449 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vdd a_37968_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=31380 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vss a_25488_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=-5083 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=7397 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=-6417 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=1871 pfet_03v3
x a_25636_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=58427 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control BUS[2] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=1870 nfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=39590 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control BUS[2] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=54367 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control BUS[7] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=-6418 nfet_03v3
x a_39596_8716# a_40432_9276# a_40580_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=11960 pfet_05v0
x a_49612_44635# vdd a_50080_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=45192 pfet_05v0
x a_n6548_11479# vdd a_n6080_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=12036 pfet_05v0
x a_28100_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=6434 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=51605 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=-6417 pfet_03v3
x a_n5220_58890# a_n5320_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=58465 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=30820 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vss a_35805_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=28034 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=-923 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=8716 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=54368 pfet_03v3
x a_28444_14682# a_28304_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=14726 pfet_05v0
x a_n6548_17005# vdd a_n6080_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=17562 pfet_05v0
x a_n3616_445# a_n3100_987# a_n2896_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=987 pfet_05v0
x a_30892_5953# vdd a_31360_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=6510 pfet_05v0
x a_5932_14242# vdd a_6400_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=14799 pfet_05v0
x a_43372_33583# vdd a_43840_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=34140 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vss a_n1635_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=-5121 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=43316 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=5930 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=54368 pfet_03v3
x a_18880_44653# a_19248_44650# a_19396_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=44650 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=14723 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vss a_528_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=50176 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=50176 nfet_05v0
x a_12172_47398# a_13008_47958# a_13156_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=47958 pfet_05v0
x a_46820_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=45116 pfet_05v0
x Enable a_42045_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=41849 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=23012 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vss a_29565_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=-2358 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=-1854 pfet_05v0
x a_13500_6393# a_13360_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=6437 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=35027 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=32264 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=48842 pfet_03v3
x a_n2756_6393# a_n2856_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=5968 nfet_05v0
x a_13156_53484# vss a_13500_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=52939 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=-3654 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=-891 pfet_03v3
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=3671 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=37790 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=6513 pfet_05v0
x a_7260_56127# a_7120_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=56171 pfet_05v0
x a_19740_28497# a_19640_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=28072 nfet_05v0
x a_2624_5971# a_2992_5968# a_3140_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=5968 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=35027 pfet_03v3
x a_38116_n1776# vdd a_38460_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=-1851 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=57705 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=31301 pfet_05v0
x a_40064_47416# a_40580_47958# a_40784_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=47958 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vss a_25488_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=-2320 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=-3654 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=404 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=4634 pfet_03v3
x a_46304_n2318# a_46820_n1776# a_47024_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=-1775 pfet_05v0
x a_13500_17445# a_13400_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=17020 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=57099 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=-6417 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control BUS[2] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=51604 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=26738 pfet_03v3
x a_39596_5953# a_40432_6513# a_40580_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=6513 pfet_05v0
x a_2156_58450# vdd a_2624_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=59007 pfet_05v0
x a_14636_427# a_15472_987# a_15620_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=987 pfet_05v0
x a_38460_9156# a_38320_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=9200 pfet_05v0
x a_45836_14242# vss a_46304_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=14260 nfet_05v0
x a_53060_50721# vss a_53404_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=50176 nfet_05v0
x a_5932_427# a_6916_987# a_7160_442# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=442 nfet_05v0
x a_n5220_56127# a_n5320_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=55702 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=57131 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=32264 pfet_03v3
x a_49612_41872# a_50596_42432# a_50840_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=41887 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vss a_6768_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=33598 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=14219 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=36346 nfet_05v0
x a_46304_445# a_46820_987# a_47024_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=987 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=37790 pfet_03v3
x a_34340_12039# vdd a_34684_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=11963 pfet_05v0
x swmatrix_row_10_17.D_in vss a_n5712_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=11494 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=51605 pfet_03v3
x a_2156_50161# vss a_2624_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=50179 nfet_05v0
x a_n6080_39127# a_n5712_39124# a_n5564_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=39124 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=19745 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=-6417 pfet_03v3
x a_n3616_3208# a_n3248_3205# a_n3100_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=3205 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vdd a_19248_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=53484 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=28617 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control PIN[22] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=-892 nfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=-5098 nfet_05v0
x a_52076_39109# vdd a_52544_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=39666 pfet_05v0
x a_52076_25294# a_53060_25854# a_53304_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=25309 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=-6417 pfet_03v3
x a_n3616_8734# a_n3248_8731# a_n3100_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=8731 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=18449 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=23975 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control BUS[1] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=-892 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=59010 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=-891 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=29501 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control PIN[24] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=-6418 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=7397 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control BUS[3] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=40552 nfet_03v3
x a_20876_28057# a_21860_28617# a_22104_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=28072 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control PIN[1] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=57130 nfet_03v3
x a_18412_44635# a_19248_45195# a_19396_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=45195 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control PIN[12] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=26737 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=54336 pfet_05v0
x a_46820_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=30797 nfet_05v0
x a_24652_55687# vdd a_25120_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=56244 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control BUS[3] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=32263 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control PIN[2] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=54367 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=40553 pfet_03v3
x a_18880_52942# a_19396_53484# a_19600_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=53484 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vss a_42045_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=41849 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control PIN[15] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=18448 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=54368 pfet_03v3
x a_8396_39109# a_9380_39669# a_9624_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=39124 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=46079 pfet_03v3
x a_12172_33583# a_13008_34143# a_13156_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=34143 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=36827 pfet_05v0
x a_46304_50179# a_46672_50176# a_46820_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=25294 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=40553 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vss a_6768_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=30835 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=35027 pfet_03v3
x Enable a_42045_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=33560 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=23975 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=46079 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=21212 pfet_03v3
x a_49612_427# vdd a_50080_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=984 pfet_05v0
x a_50596_53484# vdd a_50940_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=53408 pfet_05v0
x a_13156_45195# vss a_13500_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=44650 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=-3654 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=49416 nfet_05v0
x a_52544_8734# a_53060_9276# a_53264_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=3671 pfet_05v0
x a_40064_33601# a_40580_34143# a_40784_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=34143 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=-2335 nfet_05v0
x a_40580_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=-5121 nfet_05v0
x a_2156_52924# vss a_2624_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=52942 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vdd a_19248_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=50721 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=43890 nfet_05v0
x a_18412_39109# vdd a_18880_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=39666 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=26738 pfet_03v3
x a_50596_59010# vdd a_50940_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=58934 pfet_05v0
x a_52076_36346# vdd a_52544_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=36903 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=21212 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control PIN[13] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=23974 nfet_03v3
x a_676_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=9197 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control PIN[18] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=10159 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control PIN[11] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=29500 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=7365 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=-317 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=57131 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=43284 pfet_05v0
x a_12172_28057# vdd a_12640_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=28614 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control BUS[1] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=-3655 nfet_03v3
x swmatrix_row_10_21.D_in vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=3671 pfet_05v0
x Enable a_35805_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=11456 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control PIN[16] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=15685 nfet_03v3
x a_7260_58890# a_7160_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=58465 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=26738 pfet_03v3
x a_n5564_14802# vss a_n5220_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=14257 nfet_05v0
x a_n4084_22531# vss a_n3616_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=22549 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=4634 pfet_03v3
x a_18412_41872# a_19248_42432# a_19396_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=42432 pfet_05v0
x a_28444_25734# a_28344_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=25309 nfet_05v0
x Enable a_35805_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=16982 nfet_05v0
x a_n5564_20328# vss a_n5220_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=19783 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=51605 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control PIN[3] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=51604 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=51605 pfet_03v3
x a_18880_50179# a_19396_50721# a_19600_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=50721 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=26738 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=43316 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=50642 pfet_05v0
x a_44356_17565# vdd a_44700_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=17489 pfet_05v0
x a_2624_33601# a_2992_33598# a_3140_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=33598 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=1871 pfet_03v3
x a_46304_8734# a_46820_9276# a_47024_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=9276 pfet_05v0
x a_n4084_8716# a_n3248_9276# a_n3100_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=22531 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=48842 pfet_03v3
x a_44356_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=47879 pfet_05v0
x Enable a_n1635_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=404 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=43316 pfet_03v3
x a_37600_11497# a_38116_12039# a_38320_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=12039 pfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=42353 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=-4617 pfet_05v0
x a_46304_22549# a_46820_23091# a_47024_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=23091 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=12923 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control BUS[4] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=57130 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=7397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=10160 pfet_03v3
x a_n3616_44653# a_n3100_45195# a_n2896_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=45195 pfet_05v0
x a_52544_5971# a_53060_6513# a_53264_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=6513 pfet_05v0
x a_52076_17005# a_53060_17565# a_53304_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=17020 nfet_05v0
x a_37600_17023# a_38116_17565# a_38320_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=17565 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=48842 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control BUS[8] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=37789 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=23975 pfet_03v3
x a_18412_36346# vdd a_18880_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=36903 pfet_05v0
x a_9724_17445# a_9584_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=17489 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=29501 pfet_03v3
x a_52544_445# a_53060_987# a_53264_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=987 pfet_05v0
x a_676_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=6434 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=15686 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=4602 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=32232 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=20249 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control BUS[7] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=26737 nfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=-1854 pfet_05v0
x a_38116_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=11456 nfet_05v0
x a_7260_56127# a_7160_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=55702 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=40521 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=23975 pfet_03v3
x a_n3100_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=3671 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control PIN[17] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=12922 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=23012 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vss a_13008_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=47413 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control BUS[8] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=18448 nfet_03v3
x a_n5564_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=42353 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=40553 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vss a_42045_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=33560 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=25775 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=15686 pfet_03v3
x clk vss a_n837_61337# vss s=15576,412 d=4224,196 l=120 w=132 x=-956 y=61337 nfet_05v0
x a_38116_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=16982 nfet_05v0
x a_8864_41890# a_9232_41887# a_9380_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=-5098 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=10160 pfet_03v3
x a_44356_14802# vdd a_44700_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=14726 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=46079 pfet_03v3
x a_2624_30838# a_2992_30835# a_3140_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=30835 nfet_05v0
x a_46304_5971# a_46820_6513# a_47024_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=6513 pfet_05v0
x a_n308_17005# vss a_160_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=17023 nfet_05v0
x a_n4084_5953# a_n3248_6513# a_n3100_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=6513 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=18449 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control PIN[2] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=54367 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vss a_6768_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=-5083 nfet_05v0
x a_n3616_41890# a_n3100_42432# a_n2896_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=42432 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=4634 pfet_03v3
x a_43840_11497# a_44208_11494# a_44356_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=11494 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vss a_44208_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=39124 nfet_05v0
x a_37600_14260# a_38116_14802# a_38320_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=14802 pfet_05v0
x a_28100_34143# vss a_28444_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control BUS[9] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=29500 nfet_03v3
x a_46820_987# vss a_47164_867# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=442 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=51605 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=-3686 pfet_05v0
x a_50940_6393# a_50800_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=6437 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=54368 pfet_03v3
x a_9724_14682# a_9584_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=14726 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=-4617 pfet_05v0
x a_n3100_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=14219 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control BUS[5] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=10159 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=12923 pfet_03v3
x a_50596_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=39086 nfet_05v0
x a_n4084_14242# vss a_n3616_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=14260 nfet_05v0
x a_30892_50161# a_31876_50721# a_32120_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=50176 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=46079 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=23943 pfet_05v0
x a_n3100_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=19745 nfet_05v0
x a_19740_3630# a_19600_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=3674 pfet_05v0
x a_28444_17445# a_28344_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=17020 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=18449 pfet_03v3
x a_15620_20328# vdd a_15964_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=20252 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control BUS[5] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=15685 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=30797 nfet_05v0
x a_45836_52924# a_46672_53484# a_46820_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=53484 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=36361 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=30835 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control PIN[22] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=-892 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=35027 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control BUS[2] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=-3655 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] vdd a_13008_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=9276 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=12923 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=58450 nfet_05v0
x a_44356_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=34064 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=18449 pfet_03v3
x a_2156_n2336# a_2992_n1776# a_3140_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=-1775 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=-2335 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=-3654 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=47375 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=47413 nfet_05v0
x a_27584_44653# a_28100_45195# a_28304_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=45195 pfet_05v0
x a_44356_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=39590 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=43316 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control PIN[3] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=51604 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vss a_6768_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=-2320 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vss a_48285_404# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=404 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=10160 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=48842 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=37758 pfet_05v0
x a_24652_33583# a_25636_34143# a_25880_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=33598 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=23975 pfet_03v3
x Enable a_23325_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=404 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=-3654 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=-6417 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vss a_23325_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=50138 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=15686 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control PIN[2] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=54367 nfet_03v3
x a_21860_36906# vss a_22204_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=36361 nfet_05v0
x a_28100_31380# vss a_28444_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=30835 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control PIN[24] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=-6418 nfet_03v3
x a_22204_3630# a_22064_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=3674 pfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=47398 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control PIN[12] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=26737 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=21212 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=51605 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=23975 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vss a_23325_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=55664 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=32264 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=-6417 pfet_03v3
x a_34684_34023# a_34584_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=33598 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control PIN[15] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=18448 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=43316 pfet_03v3
x a_50596_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=36323 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=15686 pfet_03v3
x a_21860_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=47879 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=11960 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=36346 nfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=28538 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=37790 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=7397 pfet_03v3
x a_15104_11497# a_15620_12039# a_15824_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=12039 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control BUS[5] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=12922 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control BUS[7] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=7396 nfet_03v3
x a_45836_50161# a_46672_50721# a_46820_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=50721 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=48842 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vss a_4605_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=-5121 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] vdd a_13008_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=6513 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=12923 pfet_03v3
x a_15104_17023# a_15620_17565# a_15824_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=17565 pfet_05v0
x a_44356_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=31301 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=35027 pfet_03v3
x a_3140_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=908 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control BUS[10] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=54367 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=44612 nfet_05v0
x a_39596_28057# vss a_40064_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=28075 nfet_05v0
x a_27584_41890# a_28100_42432# a_28304_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=42432 pfet_05v0
x a_2624_n5081# a_2992_n5084# a_3140_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=-5083 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=11479 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=20249 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=46079 pfet_03v3
x a_37600_39127# a_37968_39124# a_38116_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=39124 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control BUS[8] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=21211 nfet_03v3
x a_20876_11479# vss a_21344_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=11497 nfet_05v0
x a_15620_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=11456 nfet_05v0
x a_44700_34023# a_44560_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=34067 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vss a_10845_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=22508 nfet_05v0
x a_33356_17005# vss a_33824_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=17023 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=25775 pfet_05v0
x a_28100_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=908 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vss a_50448_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=52939 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=51605 pfet_03v3
x a_24652_30820# a_25636_31380# a_25880_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=30835 nfet_05v0
x Enable a_17085_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=25271 nfet_05v0
x a_15620_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=16982 nfet_05v0
x a_5932_55687# vdd a_6400_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=56244 pfet_05v0
x a_n3100_23091# vdd a_n2756_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=23015 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=40553 pfet_03v3
x a_44700_39549# a_44560_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=39593 pfet_05v0
x a_n6548_22531# a_n5564_23091# a_n5320_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=22546 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=-3080 nfet_05v0
x a_13500_867# a_13400_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=442 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=8716 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=12923 pfet_03v3
x a_25636_45195# vdd a_25980_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=45119 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control BUS[1] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=23974 nfet_03v3
x a_34340_56247# vdd a_34684_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=56171 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control PIN[3] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=51604 nfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=50642 pfet_05v0
x a_n3100_28617# vdd a_n2756_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=28541 pfet_05v0
x a_5932_47398# a_6916_47958# a_7160_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=47413 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=44635 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=36827 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=58427 nfet_05v0
x a_15104_36364# a_15472_36361# a_15620_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=36361 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vss a_23325_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=52901 nfet_05v0
x a_34684_31260# a_34584_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=30835 nfet_05v0
x a_27116_28057# vdd a_27584_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=28614 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=12923 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=1871 pfet_03v3
x a_160_28075# a_676_28617# a_880_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=28617 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=-5083 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control BUS[7] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=4633 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=4634 pfet_03v3
x a_15104_14260# a_15620_14802# a_15824_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=14802 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=17486 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control BUS[10] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=51604 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=10160 pfet_03v3
x a_39596_25294# vss a_40064_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=25312 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control BUS[4] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=-6418 nfet_03v3
x a_n308_30820# vdd a_160_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=31377 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control PIN[11] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=29500 nfet_03v3
x a_2624_n2318# a_2992_n2321# a_3140_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=-2320 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=1871 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=4634 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=40553 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=43316 pfet_03v3
x a_44700_31260# a_44560_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=31304 pfet_05v0
x a_n3100_23091# vss a_n2756_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=22546 nfet_05v0
x a_1020_17445# a_880_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=17489 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=10160 pfet_03v3
x a_9724_25734# a_9624_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=25309 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=48842 pfet_03v3
x a_53060_36906# swmatrix_row_10_9.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=36827 pfet_05v0
x a_14636_47398# a_15472_47958# a_15620_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=47958 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=7397 pfet_03v3
x a_49612_14242# vdd a_50080_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=14799 pfet_05v0
x a_44700_36786# a_44560_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=36830 pfet_05v0
x a_21860_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=34064 pfet_05v0
x a_25980_14682# a_25880_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=14257 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=26738 pfet_03v3
x a_28100_n4539# vss a_28444_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=-5083 nfet_05v0
x a_9380_6513# vss a_9724_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=5968 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=29501 pfet_03v3
x a_13156_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=28538 pfet_05v0
x a_2156_22531# a_2992_23091# a_3140_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=23091 pfet_05v0
x a_21860_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=39590 pfet_05v0
x a_25980_20208# a_25880_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=19783 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vss a_48285_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=22508 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=-2320 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control BUS[4] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=-3655 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=47879 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=35027 pfet_03v3
x a_43840_30838# a_44356_31380# a_44560_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=31380 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=35027 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=22546 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vss a_17085_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=25271 nfet_05v0
x a_6916_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=3671 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=14723 pfet_05v0
x a_12172_n5099# vss a_12640_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=-5080 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=427 nfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=28538 pfet_05v0
x a_7260_25734# a_7120_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=25778 pfet_05v0
x a_19396_34143# vss a_19740_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=33598 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=23975 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vss a_50448_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=44650 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=23012 pfet_05v0
x a_15964_6393# a_15824_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=6437 pfet_05v0
x a_1020_14682# a_880_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=14726 pfet_05v0
x a_3140_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=41849 nfet_05v0
x a_24652_n5099# a_25636_n4539# a_25880_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=-5083 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=15686 pfet_03v3
x a_8396_30820# a_9232_31380# a_9380_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=31380 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=38364 nfet_05v0
x a_15964_53364# a_15864_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=52939 nfet_05v0
x a_52544_n2318# a_53060_n1776# a_53264_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=-1775 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=4634 pfet_03v3
x a_21860_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=31301 pfet_05v0
x a_28100_n1776# vss a_28444_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=-2320 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=18449 pfet_03v3
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=11960 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=57131 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=-6417 pfet_03v3
x a_34684_n4659# a_34584_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=14242 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=32264 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control BUS[2] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=23974 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=1871 pfet_03v3
x a_2624_55705# a_3140_56247# a_3344_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=56247 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=22508 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=18449 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=1871 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=37790 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=54368 pfet_03v3
x a_9380_53484# vss a_9724_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=52939 nfet_05v0
x a_n308_50161# a_676_50721# a_920_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=50176 nfet_05v0
x a_31360_445# a_31728_442# a_31876_987# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=442 nfet_05v0
x swmatrix_row_10_6.D_in vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=45116 pfet_05v0
x a_25636_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=14219 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control PIN[1] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=57130 nfet_03v3
x a_50596_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=-1854 pfet_05v0
x a_25636_42432# vss a_25980_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=41127 nfet_05v0
x a_38116_47958# vss a_38460_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=47413 nfet_05v0
x a_53060_23091# swmatrix_row_10_14.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=23012 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=54368 pfet_03v3
x a_53060_n1776# swmatrix_row_10_23.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=-2358 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control BUS[2] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=10159 nfet_03v3
x swmatrix_row_10_23.phi_1 a_30892_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=36346 nfet_05v0
x a_14636_33583# a_15472_34143# a_15620_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=34143 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=28617 pfet_05v0
x a_25636_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=19745 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control BUS[7] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=7396 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=46653 nfet_05v0
x a_19396_31380# vss a_19740_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=30835 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=-891 pfet_03v3
x a_19740_867# a_19600_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=911 pfet_05v0
x Enable a_35805_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=3167 nfet_05v0
x a_9724_17445# a_9624_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=17020 nfet_05v0
x a_n5220_14682# a_n5320_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=14257 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control BUS[2] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=15685 nfet_03v3
x a_33356_30820# vdd a_33824_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=31377 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control PIN[12] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=26737 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=36361 nfet_05v0
x a_24652_n2336# a_25636_n1776# a_25880_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=-2320 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=-3654 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=12923 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=29501 pfet_03v3
x Enable a_35805_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=8693 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=35027 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=35601 nfet_05v0
x a_n5220_20208# a_n5320_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=19783 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=46079 pfet_03v3
x a_33356_22531# a_34340_23091# a_34584_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=22546 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=15686 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=34064 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vdd a_25488_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=3750 pfet_05v0
x a_34684_n1896# a_34584_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=-2320 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control PIN[15] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=18448 nfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-4500 y=62249 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=35027 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control PIN[23] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=-3655 nfet_03v3
x a_37600_58468# a_38116_59010# a_38320_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=59010 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=39590 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=11494 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vss a_528_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=11494 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=15686 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=51573 pfet_05v0
x a_30892_28057# vss a_31360_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=28075 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=21212 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=-3654 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=51605 pfet_03v3
x a_9380_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=58427 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=10160 pfet_03v3
x a_3140_36906# vss a_3484_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=36361 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=7397 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control BUS[6] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=54367 nfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=47879 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=1871 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control BUS[6] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=46078 nfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=50161 nfet_05v0
x a_32220_42312# a_32120_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=41887 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=26738 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control BUS[7] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=4633 nfet_03v3
x a_44700_47838# a_44600_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=47413 nfet_05v0
x a_3140_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=33560 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=-891 pfet_03v3
x a_43372_n5099# vdd a_43840_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=-4541 pfet_05v0
x a_31876_50721# vdd a_32220_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=50645 pfet_05v0
x a_20876_n2336# vss a_21344_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=-2317 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control BUS[2] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=12922 nfet_03v3
x a_15964_45075# a_15864_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=44650 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=37790 pfet_03v3
x a_12640_19786# a_13156_20328# a_13360_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=20328 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=42353 pfet_05v0
x a_21344_30838# a_21860_31380# a_22064_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=31380 pfet_05v0
x Enable a_35805_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=5930 nfet_05v0
x a_53060_12039# vss a_53404_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=11494 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=32264 pfet_03v3
x a_53404_22971# a_53264_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=23015 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=-4617 pfet_05v0
x a_30892_n5099# a_31728_n4539# a_31876_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=-4538 pfet_05v0
x a_n5220_6393# a_n5360_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=6437 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=43316 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=35027 pfet_03v3
x swmatrix_row_10_11.D_in vss a_54525_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=30797 nfet_05v0
x a_31360_28075# a_31728_28072# a_31876_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=28072 nfet_05v0
x a_12640_25312# a_13156_25854# a_13360_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=25854 pfet_05v0
x a_31876_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=908 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=37790 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=31301 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=18449 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control PIN[15] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=18448 nfet_03v3
x a_37132_36346# vss a_37600_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=36364 nfet_05v0
x a_53404_28497# a_53264_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=28541 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=48842 pfet_03v3
x a_40064_22549# a_40432_22546# a_40580_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=22546 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=23975 pfet_03v3
x a_2156_11479# vss a_2624_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=11497 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=12923 pfet_03v3
x a_50596_17565# vdd a_50940_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=17489 pfet_05v0
x a_9380_45195# vss a_9724_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=44650 nfet_05v0
x a_30892_25294# vss a_31360_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=25312 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=1871 pfet_03v3
x a_28100_6513# vdd a_28444_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=6437 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control BUS[4] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=26737 nfet_03v3
x a_49612_3190# a_50596_3750# a_50840_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=3205 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=54368 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vdd a_31728_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=47958 pfet_05v0
x a_6916_45195# vdd a_7260_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=45119 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=40553 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=4634 pfet_03v3
x a_52544_22549# a_53060_23091# a_53264_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=23091 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control BUS[5] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=57130 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control BUS[6] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=51604 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control BUS[1] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=46078 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=46079 pfet_03v3
x a_49612_8716# a_50596_9276# a_50840_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=8731 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=10128 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=35027 pfet_03v3
x a_1020_25734# a_920_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=25309 nfet_05v0
x a_24652_11479# vdd a_25120_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=12036 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=-1775 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control BUS[6] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=43315 nfet_03v3
x a_8396_28057# vdd a_8864_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=28614 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control PIN[18] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=10159 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=57131 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=33583 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=20249 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=-3654 pfet_03v3
x a_19396_n4539# vss a_19740_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=-5083 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=29501 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=15654 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=35027 pfet_03v3
x a_24652_17005# vdd a_25120_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=17562 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=46079 pfet_03v3
x a_30892_39109# a_31728_39669# a_31876_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=39669 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=21212 pfet_03v3
x a_1020_867# a_880_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=911 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=15686 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control PIN[16] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=15685 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control BUS[6] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=48841 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=25775 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=15686 pfet_03v3
x a_19740_22971# a_19600_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=23015 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=33598 nfet_05v0
x a_28100_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=28538 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=5953 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control BUS[9] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=18448 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=43284 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=39086 nfet_05v0
x a_46304_11497# a_46672_11494# a_46820_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=11494 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=39124 nfet_05v0
x a_19740_28497# a_19600_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=28541 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=-5098 nfet_05v0
x a_37132_33583# vss a_37600_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=33601 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control BUS[4] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=23974 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=908 pfet_05v0
x a_31876_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=41849 nfet_05v0
x a_n5564_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=3671 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=57131 pfet_03v3
x a_50596_14802# vdd a_50940_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=14726 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=47398 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=34064 pfet_05v0
x a_n6080_3208# a_n5712_3205# a_n5564_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=3205 nfet_05v0
x a_7260_14682# a_7160_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=14257 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=51605 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=39590 pfet_05v0
x a_27116_n5099# vss a_27584_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=-5080 nfet_05v0
x a_n6080_8734# a_n5712_8731# a_n5564_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=8731 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control PIN[5] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=46078 nfet_03v3
x a_19396_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=42353 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=32264 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=-2358 nfet_05v0
x a_31360_55705# a_31876_56247# a_32080_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=56247 pfet_05v0
x a_14636_50161# vdd a_15104_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=50718 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control BUS[1] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=43315 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=43316 pfet_03v3
x a_7260_20208# a_7160_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=19783 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=28538 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=45116 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=30820 nfet_05v0
x a_15104_58468# a_15620_59010# a_15824_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=59010 pfet_05v0
x a_46820_39669# vss a_47164_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=39124 nfet_05v0
x a_19396_n1776# vss a_19740_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=-2320 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control BUS[1] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=48841 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=48842 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=43316 pfet_03v3
x a_30892_36346# a_31728_36906# a_31876_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=36906 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=12923 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control PIN[17] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=12922 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vss a_25488_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=36361 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=10160 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=12923 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=11960 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=50161 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=48842 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vdd a_37968_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=45195 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=20249 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=40521 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=30835 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=36323 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=23975 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=2445 nfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=47879 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=58450 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=25775 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=-2335 nfet_05v0
x a_676_53484# vss a_1020_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=52939 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vdd a_31728_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=34143 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control PIN[24] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=-6418 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control PIN[22] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=-892 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=1871 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=7971 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=44635 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=31301 pfet_05v0
x a_44700_6393# a_44600_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=5968 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=-6417 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=15686 pfet_03v3
x a_14636_44635# vdd a_15104_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=45192 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=36827 pfet_05v0
x a_1020_17445# a_920_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=17020 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control PIN[6] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=43315 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=28538 pfet_05v0
x a_18880_58468# a_19248_58465# a_19396_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=58465 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=40553 pfet_03v3
x a_43372_39109# a_44356_39669# a_44600_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=39124 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=26738 pfet_03v3
x a_14636_36346# vss a_15104_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=36364 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=46079 pfet_03v3
x a_n1225_61293# En_clk_din_0.clock vss vss s=23232,704 d=15576,412 l=120 w=264 x=-1224 y=61337 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control PIN[4] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=48841 nfet_03v3
x a_39596_19768# a_40432_20328# a_40580_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=20328 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control BUS[6] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=7396 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=18449 pfet_03v3
x a_12640_47416# a_13008_47413# a_13156_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=47413 nfet_05v0
x a_27584_33601# a_27952_33598# a_28100_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=33598 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=-891 pfet_03v3
x a_2624_445# a_3140_987# a_3344_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=987 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=-4617 pfet_05v0
x a_39596_25294# a_40432_25854# a_40580_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=25854 pfet_05v0
x a_53404_39549# a_53304_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=39124 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=25271 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control PIN[18] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=10159 nfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=45116 pfet_05v0
x a_40580_42432# vdd a_40924_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=42356 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vdd a_37968_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=42432 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control PIN[13] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=23974 nfet_03v3
x a_n6548_8716# a_n5712_9276# a_n5564_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=9276 pfet_05v0
x a_6916_42432# vss a_7260_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=41887 nfet_05v0
x a_40580_47958# vdd a_40924_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=47882 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=2445 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control PIN[16] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=15685 nfet_03v3
x a_31876_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=33560 nfet_05v0
x a_31876_n4539# vdd a_32220_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=-4614 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=1871 pfet_03v3
x a_160_3208# a_528_3205# a_676_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=3205 nfet_05v0
x a_49612_55687# vdd a_50080_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=56244 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=23091 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control PIN[7] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=40552 nfet_03v3
x a_45836_28057# vss a_46304_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=28075 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=3671 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=7971 nfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=9197 pfet_05v0
x a_160_8734# a_528_8731# a_676_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=8731 nfet_05v0
x a_n6548_28057# vdd a_n6080_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=28614 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=46079 pfet_03v3
x a_15104_445# a_15472_442# a_15620_987# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=442 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=12923 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=15686 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=1871 pfet_03v3
x a_34340_25854# vdd a_34684_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=25778 pfet_05v0
x a_18880_55705# a_19248_55702# a_19396_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=55702 nfet_05v0
x a_30892_11479# a_31876_12039# a_32120_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=11494 nfet_05v0
x a_6400_52942# a_6916_53484# a_7120_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=53484 pfet_05v0
x a_25980_50601# a_25840_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=50645 pfet_05v0
x a_14636_33583# vss a_15104_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=33601 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=14242 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control PIN[15] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=18448 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=43316 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=1871 pfet_03v3
x Enable a_10845_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=50138 nfet_05v0
x a_46820_50721# vdd a_47164_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=50645 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control BUS[6] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=4633 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=10160 pfet_03v3
x a_27584_30838# a_27952_30835# a_28100_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=30835 nfet_05v0
x a_6916_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=28034 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=3190 nfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=34064 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=48842 pfet_03v3
x a_19740_39549# a_19640_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=39124 nfet_05v0
x Enable a_10845_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=55664 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vss a_n1635_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=25271 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=-6417 pfet_03v3
x a_43372_41872# vss a_43840_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=41890 nfet_05v0
x a_n5220_20208# a_n5360_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=20252 pfet_05v0
x a_160_3208# a_676_3750# a_880_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=3750 pfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=39590 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=31380 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=-5083 nfet_05v0
x a_43372_5953# vss a_43840_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=5971 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control BUS[3] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=54367 nfet_03v3
x a_676_45195# vss a_1020_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=44650 nfet_05v0
x a_n6548_5953# a_n5712_6513# a_n5564_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=6513 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control PIN[11] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=29500 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control BUS[8] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=1870 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=9276 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control PIN[17] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=12922 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control BUS[3] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=46078 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=32264 pfet_03v3
x a_14636_3190# a_15620_3750# a_15864_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=3205 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control BUS[10] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=18448 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=54368 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=23012 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control PIN[18] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=10159 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=15686 pfet_03v3
x a_45836_25294# vss a_46304_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=25312 nfet_05v0
x a_2156_n2336# vss a_2624_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=-2317 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control BUS[5] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=-6418 nfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=6434 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=37790 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=-891 pfet_03v3
x a_14636_8716# a_15620_9276# a_15864_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=8731 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vss a_23325_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=11456 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control PIN[16] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=15685 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=43316 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=40553 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=54368 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=12923 pfet_03v3
x a_49612_52924# a_50596_53484# a_50840_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=52939 nfet_05v0
x Enable a_42045_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=47375 nfet_05v0
x a_6916_3750# vss a_7260_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=3205 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vss a_23325_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=16982 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=32264 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=48842 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=35027 pfet_03v3
x swmatrix_row_10_13.D_in vss a_n5712_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=22546 nfet_05v0
x a_46820_6513# vss a_47164_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=5968 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=8716 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=52179 nfet_05v0
x a_13156_59010# vss a_13500_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=58465 nfet_05v0
x a_27116_n2336# a_27952_n1776# a_28100_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=-1775 pfet_05v0
x a_6400_50179# a_6916_50721# a_7120_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=50721 pfet_05v0
x a_6916_9276# vss a_7260_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=8731 nfet_05v0
x a_13156_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=50138 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=35027 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control BUS[10] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=10159 nfet_03v3
x a_3140_n1776# vdd a_3484_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=-1851 pfet_05v0
x a_n308_8716# a_528_9276# a_676_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=9276 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control PIN[8] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=37789 nfet_03v3
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=31301 pfet_05v0
x a_13156_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=55664 nfet_05v0
x Enable a_10845_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=52901 nfet_05v0
x a_46304_47416# a_46820_47958# a_47024_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=47958 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control BUS[10] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=15685 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=57099 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=-2320 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control BUS[2] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=57130 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control BUS[3] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=51604 nfet_03v3
x a_20876_39109# a_21860_39669# a_22104_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=39124 nfet_05v0
x a_44356_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=3671 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=9197 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=6513 pfet_05v0
x a_5932_11479# vdd a_6400_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=12036 pfet_05v0
x a_18412_55687# a_19248_56247# a_19396_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=56247 pfet_05v0
x Enable a_48285_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=50138 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control BUS[3] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=43315 nfet_03v3
x a_46820_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=41849 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=51605 pfet_03v3
x a_34684_867# a_34544_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=911 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=12923 pfet_03v3
x a_5932_17005# vdd a_6400_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=17562 pfet_05v0
x Enable a_48285_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=55664 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control BUS[3] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=48841 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=14219 nfet_05v0
x a_n5564_50721# vdd a_n5220_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=50645 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=36346 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=11960 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control PIN[17] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=12922 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=51605 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control BUS[10] PIN[10] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=32263 nfet_03v3
x a_n2756_3630# a_n2856_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=3205 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=57131 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=7397 pfet_03v3
x Enable a_42045_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=44612 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vss a_29565_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=-5121 nfet_05v0
x a_13500_9156# a_13360_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=9200 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=19745 nfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=56168 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=1871 pfet_03v3
x a_2624_3208# a_2992_3205# a_3140_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=3205 nfet_05v0
x a_n2756_9156# a_n2856_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=8731 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=-5098 nfet_05v0
x a_13156_56247# vss a_13500_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=55702 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=908 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=54942 nfet_05v0
x a_27584_n5081# a_27952_n5084# a_28100_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=-5083 nfet_05v0
x a_2624_8734# a_2992_8731# a_3140_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=8731 nfet_05v0
x a_n308_5953# a_528_6513# a_676_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=6513 pfet_05v0
x a_13156_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=52901 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=46047 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control BUS[10] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=12922 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control PIN[12] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=26737 nfet_03v3
x Enable a_35805_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=22508 nfet_05v0
x a_8396_n5099# vss a_8864_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=-5080 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=54336 pfet_05v0
x a_676_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=42353 pfet_05v0
x a_n5564_25854# vss a_n5220_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=25309 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=54368 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=6434 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=29501 pfet_03v3
x a_n5564_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=56168 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=54368 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vss a_42045_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=47375 nfet_05v0
x a_25120_8734# a_25636_9276# a_25840_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=9276 pfet_05v0
x a_40580_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=25271 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=-891 pfet_03v3
x Enable a_23325_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=-2358 nfet_05v0
x Enable a_48285_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=52901 nfet_05v0
x a_49612_44635# a_50596_45195# a_50840_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=44650 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vss a_6768_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=36361 nfet_05v0
x a_12172_30820# vss a_12640_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=30838 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=23975 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=20328 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=4634 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=-317 nfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=53405 pfet_05v0
x a_46304_33601# a_46820_34143# a_47024_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=34143 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=25854 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=43890 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=-2335 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=-4617 pfet_05v0
x a_n3616_55705# a_n3100_56247# a_n2896_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=56247 pfet_05v0
x a_37600_28075# a_38116_28617# a_38320_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=28617 pfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=58931 pfet_05v0
x a_34684_42312# a_34544_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=42356 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=-891 pfet_03v3
x a_n308_n2336# vdd a_160_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=-1778 pfet_05v0
x a_6916_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=50642 pfet_05v0
x a_27584_n2318# a_27952_n2321# a_28100_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=-2320 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=1871 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=26738 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=50642 pfet_05v0
x a_34684_47838# a_34544_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=47882 pfet_05v0
x a_n4084_28057# vss a_n3616_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=28075 nfet_05v0
x a_25980_n4659# a_25840_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=-4614 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=9276 pfet_05v0
x a_38116_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=22508 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=37758 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control PIN[11] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=29500 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=-6449 pfet_05v0
x a_15620_34143# vdd a_15964_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=34067 pfet_05v0
x a_46820_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=33560 nfet_05v0
x a_46820_n4539# vdd a_47164_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=-4614 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control PIN[1] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=57130 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=57131 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=48810 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vss a_42045_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=44612 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=36827 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=26738 pfet_03v3
x a_n6548_427# a_n5564_987# a_n5320_442# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=442 nfet_05v0
x a_n5564_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=53405 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=25294 nfet_05v0
x a_25120_5971# a_25636_6513# a_25840_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=6513 pfet_05v0
x a_8864_52942# a_9232_52939# a_9380_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=52939 nfet_05v0
x a_15620_39669# vdd a_15964_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=39593 pfet_05v0
x a_27116_22531# a_27952_23091# a_28100_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=23091 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=21212 pfet_03v3
x a_n5564_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=58931 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=1839 pfet_05v0
x a_2156_8716# a_2992_9276# a_3140_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=9276 pfet_05v0
x a_31360_445# a_31876_987# a_32080_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=987 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control PIN[10] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=32263 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=-923 pfet_05v0
x a_2624_11497# a_3140_12039# a_3344_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=12039 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control PIN[14] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=21211 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=23975 pfet_03v3
x a_2624_17023# a_3140_17565# a_3344_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=17565 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=1871 pfet_03v3
x a_40580_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=9197 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=29501 pfet_03v3
x a_43840_22549# a_44208_22546# a_44356_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=22546 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=1871 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=15686 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=35027 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=20249 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=23975 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=908 pfet_05v0
x a_n308_11479# a_676_12039# a_920_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=11494 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=46079 pfet_03v3
x a_n5564_17565# vss a_n5220_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=17020 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=29501 pfet_03v3
x a_n4084_25294# vss a_n3616_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=25312 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=6513 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=25775 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=15686 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.I swmatrix_row_10_23.phi_1 vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6436 y=61667 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control PIN[21] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=1870 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=41849 nfet_05v0
x a_15620_31380# vdd a_15964_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=31304 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control BUS[5] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=26737 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=47413 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=10160 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=29501 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vdd a_44208_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=-1775 pfet_05v0
x a_15620_36906# vdd a_15964_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=36830 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=22531 nfet_05v0
x a_44356_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=45116 pfet_05v0
x a_8864_19786# a_9380_20328# a_9584_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=20328 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=58427 nfet_05v0
x a_2624_36364# a_2992_36361# a_3140_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=36361 nfet_05v0
x a_2156_5953# a_2992_6513# a_3140_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=6513 pfet_05v0
x a_27584_55705# a_28100_56247# a_28304_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=56247 pfet_05v0
x a_8864_25312# a_9380_25854# a_9584_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=25854 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=7397 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vdd a_528_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=987 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control BUS[8] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=35026 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=21212 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=32264 pfet_03v3
x Enable a_17085_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=39086 nfet_05v0
x a_2624_14260# a_3140_14802# a_3344_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=14802 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=57131 pfet_03v3
x a_28100_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=50138 nfet_05v0
x a_40580_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=6434 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=12891 pfet_05v0
x a_9380_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=14219 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=37790 pfet_03v3
x a_n5564_n4539# vdd a_n5220_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=-4614 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=26738 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control BUS[2] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=-6418 nfet_03v3
x a_21860_47958# vss a_22204_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=47413 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control BUS[1] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=37789 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=3750 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control BUS[6] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=10159 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=12923 pfet_03v3
x a_28100_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=55664 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control BUS[7] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=29500 nfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=23012 pfet_05v0
x a_9380_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=19745 nfet_05v0
x a_50596_50721# vss a_50940_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=50176 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=43316 pfet_03v3
x a_33356_n2336# vdd a_33824_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=-1778 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=32264 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control BUS[6] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=15685 nfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.I vss s=23232,704 d=23232,704 l=120 w=264 x=-4948 y=59873 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=36361 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=26738 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control BUS[6] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=-892 nfet_03v3
x swmatrix_row_10_23.phi_1 a_30892_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=-5098 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=12923 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=48842 pfet_03v3
x a_2156_47398# a_2992_47958# a_3140_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=47958 pfet_05v0
x a_8864_44653# a_9232_44650# a_9380_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=44650 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=18449 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=37790 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=404 nfet_05v0
x a_31876_12039# vdd a_32220_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=11963 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control BUS[8] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=32263 nfet_03v3
x a_15104_28075# a_15620_28617# a_15824_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=28617 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control PIN[1] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=57130 nfet_03v3
x a_39596_39109# vss a_40064_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=39127 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=1871 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control PIN[19] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=7396 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=10160 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=908 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=3750 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=4634 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=23975 pfet_03v3
x a_15620_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=22508 nfet_05v0
x a_20876_22531# vss a_21344_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=22549 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control BUS[2] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=-3655 nfet_03v3
x a_44356_34143# vss a_44700_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=33598 nfet_05v0
x a_44700_45075# a_44560_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=45119 pfet_05v0
x a_12640_5971# a_13008_5968# a_13156_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=5968 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=10160 pfet_03v3
x Enable a_17085_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=36323 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=36827 pfet_05v0
x a_28100_36906# vss a_28444_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=36361 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vss a_4605_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=25271 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=427 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=51605 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=25294 nfet_05v0
x a_50940_9156# a_50800_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=9200 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=57131 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=23975 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=-6417 pfet_03v3
x a_44356_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=30797 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=19768 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=-891 pfet_03v3
x a_28100_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=52901 nfet_05v0
x a_20876_3190# a_21712_3750# a_21860_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=3750 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=3671 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=50161 nfet_05v0
x a_15104_47416# a_15472_47413# a_15620_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=47413 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control BUS[6] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=12922 nfet_03v3
x a_14636_14242# vdd a_15104_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=14799 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=33560 nfet_05v0
x a_9380_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=404 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=-2335 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vdd a_13008_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=31380 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=-4617 pfet_05v0
x a_43840_44653# a_44356_45195# a_44560_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=45195 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vss a_17085_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=39086 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=28538 pfet_05v0
x a_43372_19768# a_44208_20328# a_44356_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=20328 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=53484 pfet_05v0
x a_27116_30820# vss a_27584_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=30838 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=-6417 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=21212 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control PIN[20] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=4633 nfet_03v3
x a_n308_41872# vdd a_160_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=42429 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=32264 pfet_03v3
x a_43372_25294# a_44208_25854# a_44356_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=25854 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control PIN[7] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=40552 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vss a_10845_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=28034 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=51605 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=-3654 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vss a_50448_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=58465 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=57131 pfet_03v3
x a_24652_36346# a_25636_36906# a_25880_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=36361 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=37790 pfet_03v3
x a_44356_31380# vss a_44700_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=30835 nfet_05v0
x a_n308_47398# vdd a_160_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=47955 pfet_05v0
x a_n6548_28057# a_n5564_28617# a_n5320_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=28072 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=21212 pfet_03v3
x a_31876_987# vss a_32220_867# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=442 nfet_05v0
x a_8396_44635# a_9232_45195# a_9380_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=45195 pfet_05v0
x a_37132_3190# a_37968_3750# a_38116_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=3750 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control PIN[1] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=57130 nfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=50642 pfet_05v0
x a_50940_34023# a_50840_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=33598 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=20249 pfet_05v0
x a_21860_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=45116 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control PIN[11] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=29500 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=22531 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vdd a_44208_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=23091 pfet_05v0
x a_25980_25734# a_25880_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=25309 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=-1854 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=-891 pfet_03v3
x Enable a_4605_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=-2358 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control PIN[24] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=-6418 nfet_03v3
x a_34684_36786# a_34584_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=36361 nfet_05v0
x a_2156_33583# a_2992_34143# a_3140_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=34143 pfet_05v0
x a_31360_11497# a_31876_12039# a_32080_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=12039 pfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=25775 pfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=9197 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=28057 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=46079 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control BUS[2] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=37789 nfet_03v3
x a_31360_17023# a_31876_17565# a_32080_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=17565 pfet_05v0
x a_13156_n1776# vdd a_13500_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=-1851 pfet_05v0
x a_6916_987# vdd a_7260_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=911 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control PIN[21] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=1870 nfet_03v3
x a_43840_41890# a_44356_42432# a_44560_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=42432 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=10160 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control BUS[10] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=57130 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vss a_17085_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=36323 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=50721 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=23012 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=14242 nfet_05v0
x a_20876_14242# vss a_21344_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=14260 nfet_05v0
x a_n3100_28617# vss a_n2756_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=28072 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=10160 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vss a_50448_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=55702 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control BUS[1] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=21211 nfet_03v3
x a_18412_427# a_19396_987# a_19640_442# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=442 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=40553 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=-6417 pfet_03v3
x a_8396_41872# a_9232_42432# a_9380_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=42432 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=49416 nfet_05v0
x a_50940_31260# a_50840_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=30835 nfet_05v0
x a_n3100_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=42353 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=-891 pfet_03v3
x a_18880_14260# a_19248_14257# a_19396_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=14257 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=-6417 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vss a_48285_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=28034 nfet_05v0
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=6434 pfet_05v0
x a_12640_n5081# a_13156_n4539# a_13360_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=-4538 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=7397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=18449 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=43316 pfet_03v3
x a_18880_19786# a_19248_19783# a_19396_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=19783 nfet_05v0
x a_31360_14260# a_31876_14802# a_32080_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=14802 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=35027 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=48842 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=28072 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=-3654 pfet_03v3
x a_n2756_42312# a_n2856_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=41887 nfet_05v0
x a_21860_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=30797 nfet_05v0
x a_25636_53484# vss a_25980_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=52939 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control BUS[9] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=40552 nfet_03v3
x a_n308_33583# vdd a_160_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=34140 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=-3654 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=23975 pfet_03v3
x a_33824_3208# a_34340_3750# a_34544_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=3750 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=9197 pfet_05v0
x a_49612_11479# vdd a_50080_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=12036 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=57705 nfet_05v0
x a_3140_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=47375 nfet_05v0
x a_9380_3750# vss a_9724_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=3205 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=7397 pfet_03v3
x a_n5220_25734# a_n5320_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=25309 nfet_05v0
x a_44356_n4539# vss a_44700_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=-5083 nfet_05v0
x a_52544_47416# a_53060_47958# a_53264_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=47958 pfet_05v0
x a_33356_41872# vdd a_33824_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=42429 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control BUS[2] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=26737 nfet_03v3
x a_49612_17005# vdd a_50080_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=17562 pfet_05v0
x a_15964_58890# a_15864_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=58465 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=47413 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=56168 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=1871 pfet_03v3
x a_9380_9276# vss a_9724_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=8731 nfet_05v0
x a_25980_17445# a_25880_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=17020 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=46079 pfet_03v3
x a_21344_44653# a_21860_45195# a_22064_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=45195 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=29501 pfet_03v3
x a_8396_3190# a_9232_3750# a_9380_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=3750 pfet_05v0
x a_33356_47398# vdd a_33824_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=47955 pfet_05v0
x a_12640_39127# a_13156_39669# a_13360_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=39669 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=26738 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=45116 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=40553 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=28034 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=4634 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=26738 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vss a_528_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=22546 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=22546 nfet_05v0
x a_25980_11919# a_25840_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=11963 pfet_05v0
x a_9380_59010# vss a_9724_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=58465 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control PIN[24] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=-6418 nfet_03v3
x a_46820_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=3671 pfet_05v0
x a_30892_39109# vss a_31360_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=39127 nfet_05v0
x a_7260_22971# a_7120_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=23015 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control BUS[5] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=-892 nfet_03v3
x Enable a_10845_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=11456 nfet_05v0
x a_46820_12039# vdd a_47164_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=11963 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=54368 pfet_03v3
x a_7260_28497# a_7120_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=28541 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=21212 pfet_03v3
x a_3140_47958# vss a_3484_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=47413 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control BUS[3] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=10159 nfet_03v3
x Enable a_10845_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=16982 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control BUS[2] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=23974 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=1871 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=-2358 nfet_05v0
x a_39596_50161# vdd a_40064_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=50718 pfet_05v0
x a_19396_36906# vss a_19740_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=36361 nfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=6434 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=50642 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=47398 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=43316 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=-6417 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control BUS[3] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=15685 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=54368 pfet_03v3
x a_32220_53364# a_32120_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=52939 nfet_05v0
x a_15964_9156# a_15824_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=9200 pfet_05v0
x a_3140_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=44612 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=29469 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=4634 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=35027 pfet_03v3
x a_44356_n1776# vss a_44700_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=-2320 nfet_05v0
x a_15964_56127# a_15864_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=55702 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=48842 pfet_03v3
x a_33356_28057# a_34340_28617# a_34584_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=28072 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=53405 pfet_05v0
x a_21344_41890# a_21860_42432# a_22064_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=42432 pfet_05v0
x a_53060_23091# vss a_53404_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=22546 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=43316 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control BUS[2] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=21211 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=987 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=-6417 pfet_03v3
x a_50940_n4659# a_50840_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=-5083 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=3671 pfet_05v0
x a_50080_5971# a_50448_5968# a_50596_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=5968 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=57099 pfet_05v0
x a_31360_39127# a_31728_39124# a_31876_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=39124 nfet_05v0
x a_12640_36364# a_13156_36906# a_13360_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=36906 pfet_05v0
x Enable a_10845_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=3167 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=58931 pfet_05v0
x swmatrix_row_10_7.D_in vss a_54525_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=41849 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=29501 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control BUS[4] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=37789 nfet_03v3
x a_13156_14802# vss a_13500_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=14257 nfet_05v0
x a_2624_58468# a_3140_59010# a_3344_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=59010 pfet_05v0
x a_37132_47398# vss a_37600_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=47416 nfet_05v0
x a_40924_n1896# a_40784_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=-1851 pfet_05v0
x Enable a_10845_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=8693 nfet_05v0
x a_2156_22531# vss a_2624_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=22549 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vdd a_19248_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=20328 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=2445 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=13497 nfet_05v0
x a_13156_20328# vss a_13500_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=19783 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=57131 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=19023 nfet_05v0
x a_9380_56247# vss a_9724_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=427 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=10160 pfet_03v3
x a_13156_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=11456 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vdd a_19248_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=25854 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=-891 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=7971 nfet_05v0
x a_25636_45195# vss a_25980_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=44650 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=40553 pfet_03v3
x a_19396_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=51605 pfet_03v3
x a_39596_44635# vdd a_40064_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=45192 pfet_05v0
x a_13156_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=16982 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=46079 pfet_03v3
x a_52544_33601# a_53060_34143# a_53264_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=34143 pfet_05v0
x a_53060_n4539# D_out vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=-5121 nfet_05v0
x a_38460_42312# a_38360_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=41887 nfet_05v0
x a_18412_11479# a_19248_12039# a_19396_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=12039 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control PIN[24] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=-6418 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=3671 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=50642 pfet_05v0
x a_31876_56247# vdd a_32220_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=56171 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=40553 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control BUS[3] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=12922 nfet_03v3
x a_n5220_17445# a_n5320_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=17020 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=44635 nfet_05v0
x a_33356_33583# vdd a_33824_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=34140 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control PIN[11] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=29500 nfet_03v3
x a_18880_19786# a_19396_20328# a_19600_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=20328 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=51605 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=26706 pfet_05v0
x a_18412_17005# a_19248_17565# a_19396_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=17565 pfet_05v0
x a_24652_28057# vdd a_25120_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=28614 pfet_05v0
x Enable a_48285_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=11456 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=20249 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=26738 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=-1854 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control PIN[12] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=26737 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=12923 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=36827 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=26738 pfet_03v3
x a_18880_25312# a_19396_25854# a_19600_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=25854 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=25775 pfet_05v0
x a_50940_n1896# a_50840_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=-2320 nfet_05v0
x Enable a_48285_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=16982 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=18449 pfet_03v3
x a_39596_n5099# a_40432_n4539# a_40580_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=-4538 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=54336 pfet_05v0
x a_8396_30820# vss a_8864_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=30838 nfet_05v0
x a_40064_28075# a_40432_28072# a_40580_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=28072 nfet_05v0
x a_46304_22549# a_46672_22546# a_46820_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=22546 nfet_05v0
x a_n5564_12039# vdd a_n5220_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=11963 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=23975 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=12923 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=50642 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control BUS[10] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=-6418 nfet_03v3
x a_43372_427# vdd a_43840_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=984 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=3671 pfet_05v0
x Enable a_10845_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=5930 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=18449 pfet_03v3
x a_28100_n1776# vdd a_28444_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=-1851 pfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=17486 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=10734 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=45116 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control PIN[21] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=1870 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control BUS[6] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=57130 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=10128 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=47958 pfet_05v0
x a_7260_25734# a_7160_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=25309 nfet_05v0
x a_50596_3750# vdd a_50940_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=3674 pfet_05v0
x a_19396_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=53405 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=43316 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=7397 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=-3654 pfet_03v3
x a_32220_45075# a_32120_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=44650 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=29501 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=23975 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=15654 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=-891 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=15686 pfet_03v3
x a_19396_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=58931 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=48842 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=15686 pfet_03v3
x a_n5564_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=17486 pfet_05v0
x a_39596_41872# a_40580_42432# a_40824_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=41887 nfet_05v0
x Enable a_10845_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=404 nfet_05v0
x a_18412_14242# a_19248_14802# a_19396_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=14802 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=-1854 pfet_05v0
x a_39596_39109# a_40432_39669# a_40580_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=39669 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vss a_25488_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=47413 nfet_05v0
x a_n5220_9156# a_n5360_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=9200 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=39086 nfet_05v0
x swmatrix_row_10_10.D_in vss a_54525_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=33560 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=21212 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=7397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=-3080 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vdd a_37968_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=56247 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control PIN[8] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=37789 nfet_03v3
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=908 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=-5098 nfet_05v0
x a_31876_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=47375 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=908 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=1871 pfet_03v3
x a_2156_14242# vss a_2624_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=14260 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=36827 pfet_05v0
x a_n3616_11497# a_n3100_12039# a_n2896_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=12039 pfet_05v0
x a_44356_3750# vdd a_44700_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=3674 pfet_05v0
x a_28100_9276# vdd a_28444_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=9200 pfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=14723 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control PIN[2] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=54367 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control BUS[4] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=29500 nfet_03v3
x a_n3616_17023# a_n3100_17565# a_n2896_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=17565 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=57131 pfet_03v3
x a_43372_58450# vdd a_43840_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=59007 pfet_05v0
x a_25636_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=42353 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=26738 pfet_03v3
x a_6916_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=11960 pfet_05v0
x a_14636_55687# vdd a_15104_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=56244 pfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=3671 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=4634 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=-6417 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=11960 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=51605 pfet_03v3
x a_14636_47398# vss a_15104_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=47416 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=23012 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control BUS[5] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=32263 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=28057 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=12923 pfet_03v3
x a_43372_50161# vss a_43840_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=50179 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=7397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=10160 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=12923 pfet_03v3
x a_n5564_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=14723 pfet_05v0
x a_n4084_50161# vdd a_n3616_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=50718 pfet_05v0
x a_39596_36346# a_40432_36906# a_40580_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=36906 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=30797 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control BUS[4] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=21211 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vss a_n1635_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=39086 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=36361 nfet_05v0
x a_n5220_34023# a_n5360_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=34067 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=23975 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=1871 pfet_03v3
x a_40580_53484# vdd a_40924_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=53408 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=36323 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=4634 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=45195 pfet_05v0
x a_n6548_n5099# vss a_n6080_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=-5080 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=18449 pfet_03v3
x a_676_59010# vss a_1020_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=58465 nfet_05v0
x a_6916_53484# vss a_7260_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=-2335 nfet_05v0
x a_n5220_39549# a_n5360_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=39593 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control PIN[12] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=26737 nfet_03v3
x a_40580_59010# vdd a_40924_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=58934 pfet_05v0
x a_31876_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=44612 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=46079 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=23975 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=34143 pfet_05v0
x a_45836_39109# vss a_46304_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=39127 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control PIN[3] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=51604 nfet_03v3
x a_n3616_14260# a_n3100_14802# a_n2896_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=14802 pfet_05v0
x a_30892_50161# vdd a_31360_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=50718 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=10160 pfet_03v3
x a_7260_17445# a_7160_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=17020 nfet_05v0
x a_37132_33583# a_38116_34143# a_38360_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=33598 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=40553 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=-5121 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=26738 pfet_03v3
x a_31360_58468# a_31876_59010# a_32080_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=59010 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=46079 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=18449 pfet_03v3
x a_45836_19768# a_46672_20328# a_46820_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=20328 pfet_05v0
x a_30892_22531# a_31876_23091# a_32120_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=22546 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=3671 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=40553 pfet_03v3
x a_n4084_44635# vdd a_n3616_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=45192 pfet_05v0
x a_47164_34023# a_47064_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=33598 nfet_05v0
x a_45836_25294# a_46672_25854# a_46820_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=25854 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=14219 nfet_05v0
x a_34340_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=47879 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=-1854 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=4634 pfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=45116 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=23012 pfet_05v0
x a_27584_11497# a_28100_12039# a_28304_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=12039 pfet_05v0
x a_43372_52924# vss a_43840_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=52942 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vss a_n1635_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=36323 nfet_05v0
x a_n5220_31260# a_n5360_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=31304 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=19745 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=42432 pfet_05v0
x a_27584_17023# a_28100_17565# a_28304_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=17565 pfet_05v0
x a_676_56247# vss a_1020_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=55702 nfet_05v0
x a_n5220_36786# a_n5360_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=36830 pfet_05v0
x a_44700_3630# a_44600_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=3205 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=43316 pfet_03v3
x a_30892_44635# vdd a_31360_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=45192 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=-3654 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=26738 pfet_03v3
x a_44700_9156# a_44600_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=8731 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=20249 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=-1854 pfet_05v0
x a_33356_427# a_34340_987# a_34584_442# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=442 nfet_05v0
x a_28100_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=11456 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=48842 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control PIN[7] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=40552 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vss a_23325_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=22508 nfet_05v0
x a_25636_6513# vss a_25980_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=5968 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control PIN[12] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=26737 nfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=25775 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=51605 pfet_03v3
x a_37132_30820# a_38116_31380# a_38360_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=30835 nfet_05v0
x a_28100_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=16982 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control BUS[10] PIN[5] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=46078 nfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=19768 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control PIN[10] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=32263 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=29501 pfet_03v3
x Enable a_42045_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=58427 nfet_05v0
x a_25980_56127# a_25840_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=56171 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vss a_31728_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=50176 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=43316 pfet_03v3
x a_50596_12039# vss a_50940_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=11494 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=-891 pfet_03v3
x a_46820_56247# vdd a_47164_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=56171 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=3167 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=10160 pfet_03v3
x a_27584_36364# a_27952_36361# a_28100_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=36361 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=48842 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control PIN[14] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=21211 nfet_03v3
x a_47164_31260# a_47064_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=30835 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=23975 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=-4538 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=8693 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=10160 pfet_03v3
x a_6916_45195# vss a_7260_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=44650 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control BUS[10] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=26737 nfet_03v3
x a_676_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=56168 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=23975 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=-6417 pfet_03v3
x a_27584_14260# a_28100_14802# a_28304_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=14802 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=43890 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=15686 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=18449 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control BUS[6] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=-6418 nfet_03v3
x a_40580_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=39086 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=40553 pfet_03v3
x a_5932_28057# vdd a_6400_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=28614 pfet_05v0
x a_34340_23091# vdd a_34684_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=23015 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=7397 pfet_03v3
x a_15620_3750# vdd a_15964_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=3674 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control BUS[4] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=1870 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=12923 pfet_03v3
x a_49612_58450# a_50596_59010# a_50840_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=58465 nfet_05v0
x swmatrix_row_10_11.D_in vss a_n5712_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=28072 nfet_05v0
x a_34340_28617# vdd a_34684_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=28541 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=1871 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=9197 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=52179 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control BUS[10] PIN[6] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=43315 nfet_03v3
x a_28100_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=3167 nfet_05v0
x a_27116_47398# a_27952_47958# a_28100_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=47958 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=40553 pfet_03v3
x a_34340_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=34064 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-6272 y=62753 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=39669 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gated_control BUS[10] PIN[4] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=48841 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=35027 pfet_03v3
x a_28100_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=8693 nfet_05v0
x a_34340_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=39590 pfet_05v0
x a_9380_n1776# vdd a_9724_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=-1851 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=7397 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=-3654 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=5930 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control BUS[6] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=-3655 nfet_03v3
x a_14636_33583# a_15620_34143# a_15864_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=33598 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control BUS[3] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=57130 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=10160 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vss a_50448_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=14257 nfet_05v0
x a_676_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=53405 pfet_05v0
x a_46820_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=47375 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vss a_29565_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=25271 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=7397 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vss a_42045_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=58427 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=57131 pfet_03v3
x a_24652_n5099# vss a_25120_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=-5080 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=7397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=12923 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vss a_50448_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=19783 nfet_05v0
x a_676_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=58931 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=1871 pfet_03v3
x a_15104_5971# a_15472_5968# a_15620_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=5968 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=35027 pfet_03v3
x a_40580_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=36323 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=4634 pfet_03v3
x a_n5564_56247# vdd a_n5220_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=56171 pfet_05v0
x a_46820_3750# vss a_47164_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=3205 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=11960 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=57131 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control PIN[22] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=-892 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vss a_6768_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=47413 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control PIN[5] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=46078 nfet_03v3
x a_49612_55687# a_50596_56247# a_50840_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=55702 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=32264 pfet_03v3
x a_37132_n5099# a_38116_n4539# a_38360_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=6434 pfet_05v0
x a_7260_6393# a_7160_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=5968 nfet_05v0
x a_46820_9276# vss a_47164_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=8731 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=10160 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=37790 pfet_03v3
x a_34340_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=31301 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control PIN[9] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=35026 nfet_03v3
x a_8864_n5081# a_9380_n4539# a_9584_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=-4538 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=36906 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=54942 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control BUS[2] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=7396 nfet_03v3
x a_28100_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=5930 nfet_05v0
x a_47164_n4659# a_47064_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=-5083 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=10160 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=4634 pfet_03v3
x a_34684_53364# a_34544_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=53408 pfet_05v0
x Enable a_35805_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=28034 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=-6417 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=3190 nfet_05v0
x a_14636_30820# a_15620_31380# a_15864_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=30835 nfet_05v0
x a_34684_58890# a_34544_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=58934 pfet_05v0
x a_n4084_39109# vss a_n3616_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=39127 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=31380 pfet_05v0
x a_18412_58450# a_19248_59010# a_19396_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=59010 pfet_05v0
x a_15620_45195# vdd a_15964_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=45119 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=43284 pfet_05v0
x a_46820_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=44612 nfet_05v0
x a_52076_44635# vss a_52544_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=44653 nfet_05v0
x a_21344_33601# a_21712_33598# a_21860_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=33598 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=1871 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=4634 pfet_03v3
x a_6916_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=-4617 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=4634 pfet_03v3
x Enable a_29565_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=-2358 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=36346 nfet_05v0
x a_27116_33583# a_27952_34143# a_28100_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=34143 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=23975 pfet_03v3
x a_12172_36346# vss a_12640_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=36364 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=-1854 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=-4617 pfet_05v0
x a_45836_30820# vdd a_46304_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=31377 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vdd a_44208_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=987 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control PIN[6] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=43315 nfet_03v3
x a_37132_n2336# a_38116_n1776# a_38360_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=-2320 nfet_05v0
x a_8864_39127# a_9380_39669# a_9584_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=39669 pfet_05v0
x a_19396_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=9197 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=404 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=35027 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=46079 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=29501 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control PIN[4] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=48841 nfet_03v3
x a_2624_28075# a_3140_28617# a_3344_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=28617 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=23975 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control BUS[2] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=4633 nfet_03v3
x a_47164_n1896# a_47064_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=-2320 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=35027 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=26738 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=51573 pfet_05v0
x a_38116_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=28034 nfet_05v0
x a_n308_22531# a_676_23091# a_920_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=22546 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control PIN[11] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=29500 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=36827 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=26738 pfet_03v3
x a_39596_14242# vdd a_40064_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=14799 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=57131 pfet_03v3
x a_15964_14682# a_15864_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=14257 nfet_05v0
x a_18412_44635# vss a_18880_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=44653 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=40521 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=32264 pfet_03v3
x a_21344_30838# a_21712_30835# a_21860_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=30835 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=25294 nfet_05v0
x a_13500_867# a_13360_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=911 pfet_05v0
x a_8864_58468# a_9232_58465# a_9380_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=58465 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=21212 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=40553 pfet_03v3
x a_31876_25854# vdd a_32220_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=25778 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=7365 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control BUS[8] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=46078 nfet_03v3
x a_15964_20208# a_15864_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=19783 nfet_05v0
x Enable a_23325_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=-5121 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=37790 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=32264 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=17486 pfet_05v0
x a_12172_33583# vss a_12640_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=33601 nfet_05v0
x a_2624_47416# a_2992_47413# a_3140_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=47413 nfet_05v0
x a_44356_987# vdd a_44700_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=911 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=18449 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=37790 pfet_03v3
x a_8864_36364# a_9380_36906# a_9584_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=36906 pfet_05v0
x a_33824_30838# a_34340_31380# a_34544_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=31380 pfet_05v0
x a_19396_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=6434 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=23975 pfet_03v3
x a_9380_14802# vss a_9724_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=14257 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=43316 pfet_03v3
x a_43840_28075# a_44208_28072# a_44356_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=28072 nfet_05v0
x a_43372_n5099# a_44208_n4539# a_44356_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=-4538 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=8716 nfet_05v0
x a_n3616_58468# a_n3100_59010# a_n2896_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=59010 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control PIN[7] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=40552 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vss a_4605_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=39086 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=427 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=23943 pfet_05v0
x a_9380_20328# vss a_9724_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=19783 nfet_05v0
x a_n308_n5099# vdd a_160_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=-4541 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=48842 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=23975 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=29501 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=-3654 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=3167 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=15686 pfet_03v3
x a_14636_n5099# a_15620_n4539# a_15864_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=-5083 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=41887 nfet_05v0
x a_20876_n2336# a_21712_n1776# a_21860_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=-1775 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=47375 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=43316 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control BUS[6] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=26737 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=10160 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=47413 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=23975 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=8693 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vdd a_44208_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=47958 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=29501 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control BUS[7] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=-3655 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=11960 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gated_control BUS[6] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=18448 nfet_03v3
x a_8864_55705# a_9232_55702# a_9380_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=55702 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vdd a_13008_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=45195 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=22531 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=48842 pfet_03v3
x a_676_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=3167 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=4602 pfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=47879 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control BUS[8] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=43315 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=7397 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=14723 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=40553 pfet_03v3
x a_676_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=8693 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=35027 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=10160 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=46079 pfet_03v3
x a_43372_39109# a_44208_39669# a_44356_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=39669 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=21212 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control BUS[8] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=48841 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control PIN[2] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=54367 nfet_03v3
x a_676_n1776# vdd a_1020_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=-1851 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control BUS[10] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=1870 nfet_03v3
x a_15620_42432# vss a_15964_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=41887 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=35027 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=21212 pfet_03v3
x a_40580_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=-1854 pfet_05v0
x a_50940_20208# a_50800_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=20252 pfet_05v0
x a_28100_47958# vss a_28444_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=47413 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vss a_4605_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=36323 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control BUS[3] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=-6418 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=36346 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control BUS[6] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=23974 nfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=23012 pfet_05v0
x a_44356_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=41849 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=26738 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=12923 pfet_03v3
x a_19396_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=17486 pfet_05v0
x a_14636_n2336# a_15620_n1776# a_15864_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=-2320 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=987 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=44612 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control BUS[5] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=29500 nfet_03v3
x a_n5564_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=908 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=18449 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control BUS[1] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=18448 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=5930 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.ZN a_n4934_61667# vss vss s=8448,328 d=23232,704 l=120 w=264 x=-4869 y=61667 nfet_05v0
x a_21344_n5081# a_21712_n5084# a_21860_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=11960 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=29501 pfet_03v3
x a_15104_445# a_15620_987# a_15824_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=987 pfet_05v0
x a_5932_3190# vss a_6400_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=3208 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vdd a_13008_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=42432 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=-1854 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=12923 pfet_03v3
x a_43840_55705# a_44356_56247# a_44560_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=56247 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=4634 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=10160 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=18449 pfet_03v3
x a_5932_8716# vss a_6400_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=8734 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=10128 pfet_05v0
x a_27584_58468# a_28100_59010# a_28304_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=59010 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=28057 nfet_05v0
x a_52544_5971# a_52912_5968# a_53060_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=5968 nfet_05v0
x a_676_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=5930 nfet_05v0
x a_15620_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=28034 nfet_05v0
x a_20876_28057# vss a_21344_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=28075 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=25294 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=43316 pfet_03v3
x a_43372_36346# a_44208_36906# a_44356_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=36906 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control PIN[22] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=-892 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=15654 pfet_05v0
x a_12172_41872# a_13156_42432# a_13400_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=41887 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control PIN[3] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=51604 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=10160 pfet_03v3
x a_24652_47398# a_25636_47958# a_25880_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=47413 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control BUS[1] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=35026 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=11960 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=48842 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=23975 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=57131 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=54368 pfet_03v3
x a_n6548_39109# a_n5564_39669# a_n5320_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=39124 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=-3654 pfet_03v3
x a_8396_55687# a_9232_56247# a_9380_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=56247 pfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=47879 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=19768 nfet_05v0
x a_50596_987# vdd a_50940_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=911 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=10160 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=15686 pfet_03v3
x a_38116_20328# vdd a_38460_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=20252 pfet_05v0
x a_n3100_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=56168 pfet_05v0
x a_22204_42312# a_22104_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=41887 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vdd a_44208_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=34143 pfet_05v0
x a_34684_47838# a_34584_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=47413 nfet_05v0
x a_33356_n5099# vdd a_33824_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=-4541 pfet_05v0
x a_21860_50721# vdd a_22204_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=50645 pfet_05v0
x a_38116_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=50642 pfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=36827 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=39109 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_442# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=442 nfet_05v0
x a_19396_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=14723 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control PIN[15] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=18448 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control PIN[23] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=-3655 nfet_03v3
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=34064 pfet_05v0
x a_n5564_987# vdd a_n5220_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=911 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=15686 pfet_03v3
x a_31360_28075# a_31876_28617# a_32080_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=28617 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=-4617 pfet_05v0
x a_21344_n2318# a_21712_n2321# a_21860_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=-2320 nfet_05v0
x a_50080_50179# a_50448_50176# a_50596_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=50176 nfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=39590 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=31380 pfet_05v0
x a_18412_427# vdd a_18880_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=984 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=1871 pfet_03v3
x a_27116_36346# vss a_27584_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=36364 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=-6417 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=21212 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] vdd a_37968_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=12039 pfet_05v0
x a_n4084_14242# vdd a_n3616_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=14799 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control BUS[1] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=32263 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=32264 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control BUS[9] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=54367 nfet_03v3
x a_12640_3208# a_13008_3205# a_13156_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=3205 nfet_05v0
x a_40580_17565# vdd a_40924_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=17489 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=22531 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vdd a_37968_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=17565 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=57131 pfet_03v3
x a_32220_42312# a_32080_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=42356 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=37790 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=30075 nfet_05v0
x a_20876_25294# vss a_21344_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=25312 nfet_05v0
x a_44356_36906# vss a_44700_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=36361 nfet_05v0
x a_n3100_39669# vss a_n2756_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=39124 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=21786 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=21212 pfet_03v3
x a_12640_8734# a_13008_8731# a_13156_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=8731 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control PIN[18] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=10159 nfet_03v3
x a_20876_22531# a_21712_23091# a_21860_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=23091 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=17005 nfet_05v0
x a_32220_47838# a_32080_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=47882 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control PIN[7] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=40552 nfet_03v3
x a_2156_3190# vss a_2624_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=3208 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=51605 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control PIN[16] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=15685 nfet_03v3
x a_44356_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=33560 nfet_05v0
x a_14636_11479# vdd a_15104_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=12036 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=7397 pfet_03v3
x a_2156_8716# vss a_2624_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=8734 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=12923 pfet_03v3
x a_30892_14242# vdd a_31360_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=14799 pfet_05v0
x a_n3100_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=53405 pfet_05v0
x a_3140_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=9197 pfet_05v0
x a_18880_25312# a_19248_25309# a_19396_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=25309 nfet_05v0
x a_n6548_30820# vss a_n6080_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=30838 nfet_05v0
x a_14636_17005# vdd a_15104_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=17562 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=54368 pfet_03v3
x a_n3100_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=58931 pfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=31301 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=12923 pfet_03v3
x a_25980_25734# a_25840_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=25778 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=18449 pfet_03v3
x a_46820_25854# vdd a_47164_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=25778 pfet_05v0
x a_43372_3190# vdd a_43840_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=3747 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=39124 nfet_05v0
x a_12640_3208# a_13156_3750# a_13360_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=3750 pfet_05v0
x a_43372_11479# vss a_43840_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=11497 nfet_05v0
x a_n2756_53364# a_n2856_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=52939 nfet_05v0
x a_38460_50601# a_38320_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=50645 pfet_05v0
x a_27116_33583# vss a_27584_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=33601 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=35027 pfet_03v3
x a_21860_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=41849 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control BUS[2] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=37789 nfet_03v3
x a_676_14802# vss a_1020_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=14257 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control BUS[9] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=51604 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vdd a_19248_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=-4538 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=987 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=3671 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=10160 pfet_03v3
x a_40580_14802# vdd a_40924_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=14726 pfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=34064 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vdd a_37968_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=14802 pfet_05v0
x a_676_20328# vss a_1020_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=19783 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=-6417 pfet_03v3
x a_3140_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=58427 nfet_05v0
x a_9380_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=42353 pfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=39590 pfet_05v0
x a_50940_36786# a_50840_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=36361 nfet_05v0
x a_49612_28057# vdd a_50080_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=28614 pfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=23012 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=7397 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vdd a_19248_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=9276 pfet_05v0
x a_21344_55705# a_21860_56247# a_22064_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=56247 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control PIN[17] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=12922 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control BUS[2] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=35026 nfet_03v3
x Enable a_4605_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=-5121 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=-6417 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=1871 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=4634 pfet_03v3
x a_18880_n5081# a_19396_n4539# a_19600_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=-4538 pfet_05v0
x a_3140_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=6434 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=15686 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=18449 pfet_03v3
x a_n308_41872# vss a_160_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=41890 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control BUS[7] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=23974 nfet_03v3
x a_6400_19786# a_6916_20328# a_7120_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=20328 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control BUS[10] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=1870 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=51605 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=-1854 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=7397 pfet_03v3
x a_12172_8716# a_13008_9276# a_13156_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=9276 pfet_05v0
x a_6400_25312# a_6916_25854# a_7120_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=25854 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vdd a_19248_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=39669 pfet_05v0
x Enable a_10845_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=22508 nfet_05v0
x a_25636_59010# vss a_25980_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=58465 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=54368 pfet_03v3
x a_7260_867# a_7160_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=442 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=23975 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=-317 nfet_05v0
x a_15620_987# vss a_15964_867# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=442 nfet_05v0
x a_15620_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=50642 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=54368 pfet_03v3
x a_19396_47958# vss a_19740_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=47413 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control BUS[7] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=40552 nfet_03v3
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=31301 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control BUS[3] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=26737 nfet_03v3
x a_n308_427# a_528_987# a_676_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=987 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=29501 pfet_03v3
x a_n6080_30838# a_n5564_31380# a_n5360_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=31380 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control BUS[8] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=7396 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control BUS[3] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=18448 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=26738 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=4634 pfet_03v3
x a_18880_39127# a_19396_39669# a_19600_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=39669 pfet_05v0
x a_33356_39109# a_34340_39669# a_34584_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=39124 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vdd a_19248_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=6513 pfet_05v0
x a_18880_17023# a_19248_17020# a_19396_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=17020 nfet_05v0
x a_53404_6393# a_53264_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=6437 pfet_05v0
x Enable a_42045_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=14219 nfet_05v0
x a_n5564_25854# vdd a_n5220_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=25778 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=-4617 pfet_05v0
x a_49612_52924# a_50448_53484# a_50596_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=53484 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=26738 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=12923 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vss a_528_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=28072 nfet_05v0
x a_13156_25854# vss a_13500_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=25309 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=32264 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=28072 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vss a_31728_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=11494 nfet_05v0
x Enable a_42045_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=19745 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=4634 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=24549 nfet_05v0
x a_12172_5953# a_13008_6513# a_13156_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=6513 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=47879 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=37790 pfet_03v3
x swmatrix_row_10_10.D_in vdd a_n5712_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=31380 pfet_05v0
x a_n2756_45075# a_n2856_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=44650 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=21212 pfet_03v3
x a_13156_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=22508 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vdd a_19248_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=36906 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=51605 pfet_03v3
x a_21860_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=33560 nfet_05v0
x a_21860_n4539# vdd a_22204_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=-4614 pfet_05v0
x a_25636_56247# vss a_25980_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=55702 nfet_05v0
x a_39596_55687# vdd a_40064_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=56244 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=-317 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=-6417 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=7397 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=40553 pfet_03v3
x a_21860_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=3671 pfet_05v0
x a_32220_58890# a_32120_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=58465 nfet_05v0
x a_38460_53364# a_38360_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=52939 nfet_05v0
x a_676_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=17486 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=29469 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=51605 pfet_03v3
x a_9724_6393# a_9624_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=5968 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control BUS[2] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=29500 nfet_03v3
x a_18412_28057# a_19248_28617# a_19396_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=28617 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=53484 pfet_05v0
x a_53060_28617# vss a_53404_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=28072 nfet_05v0
x Enable a_48285_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=22508 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=-6417 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control BUS[8] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=4633 nfet_03v3
x a_25120_33601# a_25488_33598# a_25636_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=33598 nfet_05v0
x a_49612_14242# a_50596_14802# a_50840_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=14257 nfet_05v0
x a_18880_36364# a_19396_36906# a_19600_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=36906 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=29501 pfet_03v3
x swmatrix_row_10_5.D_in vss a_54525_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=47375 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=42353 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=35027 pfet_03v3
x a_15964_50601# a_15824_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=50645 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=36827 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control PIN[13] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=23974 nfet_03v3
x swmatrix_row_10_23.phi_1 a_30892_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=-4617 pfet_05v0
x a_49612_19768# a_50596_20328# a_50840_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=19783 nfet_05v0
x a_40064_39127# a_40432_39124# a_40580_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=39124 nfet_05v0
x a_53060_25854# swmatrix_row_10_13.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=25271 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control BUS[3] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=32263 nfet_03v3
x a_49612_50161# a_50448_50721# a_50596_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=50721 pfet_05v0
x a_2156_28057# vss a_2624_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=28075 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=13497 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=29501 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=54368 pfet_03v3
x a_24652_30820# vss a_25120_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=30838 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=10160 pfet_03v3
x a_33356_41872# vss a_33824_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=41890 nfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=28538 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=3671 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control BUS[2] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=21211 nfet_03v3
x a_6916_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=20249 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=1871 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=57131 pfet_03v3
x a_25636_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=56168 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=33583 nfet_05v0
x a_34684_17445# a_34544_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=17489 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=20249 pfet_05v0
x a_6916_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=25775 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=-4617 pfet_05v0
x a_3484_42312# a_3384_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=41887 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=-5121 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=4634 pfet_03v3
x a_47164_42312# a_47024_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=42356 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=25775 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=18417 pfet_05v0
x a_32220_56127# a_32120_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=55702 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vss a_42045_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=14219 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=57131 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=26706 pfet_05v0
x a_n5564_6513# vss a_n5220_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=5968 nfet_05v0
x a_676_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=14723 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control BUS[5] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=46078 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=26738 pfet_03v3
x a_50080_3208# a_50448_3205# a_50596_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=3205 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=50642 pfet_05v0
x a_47164_47838# a_47024_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=47882 pfet_05v0
x a_n5564_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=28538 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vss a_42045_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=19745 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=26738 pfet_03v3
x a_38460_n4659# a_38320_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=-4614 pfet_05v0
x a_39596_52924# a_40580_53484# a_40824_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=52939 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=50721 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control BUS[4] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=35026 nfet_03v3
x a_25120_30838# a_25488_30835# a_25636_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=30835 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=-891 pfet_03v3
x a_45836_n5099# a_46672_n4539# a_46820_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=-4538 pfet_05v0
x a_50080_8734# a_50448_8731# a_50596_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=8731 nfet_05v0
x a_8396_36346# vss a_8864_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=36364 nfet_05v0
x a_46304_28075# a_46672_28072# a_46820_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=28072 nfet_05v0
x swmatrix_row_10_6.D_in vss a_54525_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=44612 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=34064 pfet_05v0
x a_13156_17565# vss a_13500_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=17020 nfet_05v0
x a_31876_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=58427 nfet_05v0
x a_2156_25294# vss a_2624_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=25312 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=10734 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=16260 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=39590 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=51605 pfet_03v3
x a_n3616_28075# a_n3100_28617# a_n2896_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=28617 pfet_05v0
x a_8396_5953# vss a_8864_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=5971 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=30820 nfet_05v0
x a_25636_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=53405 pfet_05v0
x a_34684_14682# a_34544_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=14726 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=54368 pfet_03v3
x a_38460_45075# a_38360_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=44650 nfet_05v0
x a_43372_n2336# vss a_43840_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=-2317 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=23975 pfet_03v3
x a_25636_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=58931 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control BUS[4] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=32263 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=54368 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gated_control BUS[5] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=43315 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=39109 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=23012 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=-1854 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vss a_19248_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=41887 nfet_05v0
x a_45836_39109# a_46672_39669# a_46820_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=39669 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control PIN[11] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=29500 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=29501 pfet_03v3
x a_24652_n2336# a_25488_n1776# a_25636_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=-1775 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vss a_35805_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=-2358 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=35027 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=1871 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=29501 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=21212 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control BUS[5] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=48841 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=41849 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=47413 nfet_05v0
x a_n5220_45075# a_n5360_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=45119 pfet_05v0
x a_8396_33583# vss a_8864_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=33601 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=56247 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=31301 pfet_05v0
x a_1020_3630# a_880_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=3674 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=427 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=57131 pfet_03v3
x a_45836_50161# a_46820_50721# a_47064_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=50176 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control PIN[2] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=54367 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=21212 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=7397 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control BUS[5] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=40552 nfet_03v3
x a_49612_8716# a_50448_9276# a_50596_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=9276 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=51605 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=-6417 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=57131 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=12891 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control PIN[5] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=46078 nfet_03v3
x a_8864_14260# a_9232_14257# a_9380_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=14257 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=18449 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vdd a_19248_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=987 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=51605 pfet_03v3
x a_39596_44635# a_40580_45195# a_40824_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=44650 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control PIN[9] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=35026 nfet_03v3
x a_8864_19786# a_9232_19783# a_9380_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=19783 nfet_05v0
x a_45836_n2336# vdd a_46304_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=-1778 pfet_05v0
x a_n4084_55687# vdd a_n3616_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=56244 pfet_05v0
x a_45836_36346# a_46672_36906# a_46820_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=36906 pfet_05v0
x a_53060_987# swmatrix_row_10_22.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=404 nfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=3671 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control PIN[19] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=7396 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vdd a_25488_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=53484 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=-891 pfet_03v3
x a_25120_n5081# a_25488_n5084# a_25636_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=-5098 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vdd a_37968_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=59010 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=52179 nfet_05v0
x a_6916_59010# vss a_7260_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=58465 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=25271 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=23975 pfet_03v3
x a_27584_28075# a_28100_28617# a_28304_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=28617 pfet_05v0
x a_49612_n5099# vss a_50080_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=-5080 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control PIN[1] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=57130 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=-3654 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=10160 pfet_03v3
x a_30892_55687# vdd a_31360_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=56244 pfet_05v0
x a_37132_50161# vdd a_37600_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=50718 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=23975 pfet_03v3
x a_15964_n4659# a_15824_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=-4614 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=54368 pfet_03v3
x a_28100_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=22508 nfet_05v0
x a_25120_52942# a_25636_53484# a_25840_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=53484 pfet_05v0
x a_2156_33583# a_3140_34143# a_3384_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=29501 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=26738 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=4634 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control PIN[3] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=51604 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=1871 pfet_03v3
x a_30892_5953# a_31876_6513# a_32120_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=5968 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=36827 pfet_05v0
x a_49612_5953# a_50448_6513# a_50596_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=6513 pfet_05v0
x a_52544_50179# a_52912_50176# a_53060_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=50176 nfet_05v0
x a_30892_28057# a_31876_28617# a_32120_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=28072 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=25294 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=54368 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control PIN[6] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=43315 nfet_03v3
x a_50596_23091# vss a_50940_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=22546 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4420 y=61667 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=40553 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=7397 pfet_03v3
x a_19396_987# vdd a_19740_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=911 pfet_05v0
x a_n4084_33583# a_n3100_34143# a_n2856_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=33598 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=21212 pfet_03v3
x a_18412_3190# a_19248_3750# a_19396_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=3750 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control PIN[4] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=32264 pfet_03v3
x a_n3100_n1776# vdd a_n2756_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=-1851 pfet_05v0
x a_27584_47416# a_27952_47413# a_28100_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=47413 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=1871 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=33560 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control PIN[20] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=4633 nfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=-2335 nfet_05v0
x a_6400_5971# a_6768_5968# a_6916_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=5968 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vdd a_25488_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=50721 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=37790 pfet_03v3
x a_25120_n2318# a_25488_n2321# a_25636_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=-2320 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control PIN[18] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=10159 nfet_03v3
x a_6916_56247# vss a_7260_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=55702 nfet_05v0
x a_52076_427# a_52912_987# a_53060_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=987 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control PIN[11] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=29500 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vss a_29565_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=39086 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=54942 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control PIN[16] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=15685 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=26738 pfet_03v3
x a_37132_44635# vdd a_37600_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=45192 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=20249 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control PIN[7] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=40552 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vss a_23325_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=28034 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=25775 pfet_05v0
x a_24652_22531# a_25488_23091# a_25636_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=23091 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=51605 pfet_03v3
x a_37132_36346# a_38116_36906# a_38360_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=36361 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=33583 nfet_05v0
x a_2156_30820# a_3140_31380# a_3384_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=30835 nfet_05v0
x a_25120_50179# a_25636_50721# a_25840_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=50721 pfet_05v0
x a_6400_33601# a_6768_33598# a_6916_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=33598 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=46079 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=29501 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=1871 pfet_03v3
x swmatrix_row_10_7.D_in vss a_n5712_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=39124 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=51605 pfet_03v3
x a_34340_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=45116 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=22531 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=50176 nfet_05v0
x a_50596_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=47879 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=4634 pfet_03v3
x a_47164_36786# a_47064_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=36361 nfet_05v0
x a_43840_11497# a_44356_12039# a_44560_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=12039 pfet_05v0
x a_n4084_30820# a_n3100_31380# a_n2856_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=30835 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=20328 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=10160 pfet_03v3
x a_43840_17023# a_44356_17565# a_44560_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=17565 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=23975 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=-6417 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=25854 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=45195 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=21212 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=8716 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vss a_50448_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=25309 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=10160 pfet_03v3
x a_46820_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=58427 nfet_05v0
x a_52076_58450# vss a_52544_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=58468 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=57099 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vss a_29565_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=36323 nfet_05v0
x a_8396_11479# a_9232_12039# a_9380_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=12039 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control PIN[17] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=12922 nfet_03v3
x a_25636_3750# vss a_25980_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=3205 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=23012 pfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=17005 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=15686 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-6272 y=60377 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=1871 pfet_03v3
x a_25636_9276# vss a_25980_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=8731 nfet_05v0
x a_8396_17005# a_9232_17565# a_9380_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=17565 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control PIN[11] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=29500 nfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=-5098 nfet_05v0
x a_6400_30838# a_6768_30835# a_6916_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=30835 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=30820 nfet_05v0
x a_n3100_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=17486 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=43316 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=40553 pfet_03v3
x a_5932_44635# vss a_6400_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=44653 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=-6417 pfet_03v3
x a_21860_12039# vdd a_22204_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=11963 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control PIN[10] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=32263 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=32264 pfet_03v3
x a_38116_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=11960 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=908 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=18449 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=48842 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=-3654 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=37790 pfet_03v3
x a_676_987# vdd a_1020_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=911 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control BUS[9] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=10159 nfet_03v3
x a_50080_11497# a_50448_11494# a_50596_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=11494 nfet_05v0
x a_n308_427# vdd a_160_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=984 pfet_05v0
x a_43840_14260# a_44356_14802# a_44560_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=14802 pfet_05v0
x a_34340_34143# vss a_34684_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control BUS[10] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=29500 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control PIN[21] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=1870 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=-3686 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control BUS[9] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=15685 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=42432 pfet_05v0
x a_25636_987# vdd a_25980_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=911 pfet_05v0
x a_18412_58450# vss a_18880_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=58468 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=54336 pfet_05v0
x a_52076_55687# vss a_52544_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=55705 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=46079 pfet_03v3
x a_34340_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=30797 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=35027 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=54368 pfet_03v3
x a_52076_52924# a_52912_53484# a_53060_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=53484 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=46079 pfet_03v3
x a_5932_n2336# a_6768_n1776# a_6916_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=-1775 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=-3654 pfet_03v3
x a_12172_47398# vss a_12640_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=47416 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=12923 pfet_03v3
x a_50596_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=34064 pfet_05v0
x a_2156_n5099# a_3140_n4539# a_3384_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=-5083 nfet_05v0
x a_8396_14242# a_9232_14802# a_9380_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=14802 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=-2335 nfet_05v0
x a_45836_41872# vdd a_46304_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=42429 pfet_05v0
x a_n3100_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=14723 pfet_05v0
x a_33824_44653# a_34340_45195# a_34544_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=45195 pfet_05v0
x a_50596_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=39590 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=15686 pfet_03v3
x a_45836_47398# vdd a_46304_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=47955 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_8.gated_control PIN[2] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=54367 nfet_03v3
x a_n4084_n5099# a_n3100_n4539# a_n2856_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=-5083 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=37758 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=-6417 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=7397 pfet_03v3
x a_14636_36346# a_15620_36906# a_15864_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=36361 nfet_05v0
x a_38460_11919# a_38320_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=11963 pfet_05v0
x a_34340_31380# vss a_34684_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=30835 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=-891 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control PIN[24] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=-6418 nfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=20249 pfet_05v0
x a_15104_3208# a_15472_3205# a_15620_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=3205 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vss a_50448_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=17020 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control BUS[9] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=12922 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=-6417 pfet_03v3
x a_3140_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=14219 nfet_05v0
x a_40924_34023# a_40824_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=33598 nfet_05v0
x a_18412_55687# vss a_18880_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=55705 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=43316 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=25775 pfet_05v0
x a_15964_25734# a_15864_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=25309 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=5208 nfet_05v0
x a_15104_8734# a_15472_8731# a_15620_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=8731 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=36346 nfet_05v0
x a_3140_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=19745 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control BUS[7] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=-892 nfet_03v3
x a_21344_11497# a_21860_12039# a_22064_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=12039 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=51605 pfet_03v3
x a_52076_50161# a_52912_50721# a_53060_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=50721 pfet_05v0
x a_7260_3630# a_7160_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=3205 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=50642 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=48842 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=43316 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=54368 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=28538 pfet_05v0
x a_47164_6393# a_47064_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=5968 nfet_05v0
x a_21344_17023# a_21860_17565# a_22064_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=17565 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-5053 y=61098 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vdd a_6768_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=53484 pfet_05v0
x a_50596_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=31301 pfet_05v0
x a_2156_n2336# a_3140_n1776# a_3384_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=-2320 nfet_05v0
x a_6400_n5081# a_6768_n5084# a_6916_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=-5083 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=18449 pfet_03v3
x a_13500_50601# a_13400_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=50176 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=35027 pfet_03v3
x a_7260_9156# a_7160_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=8731 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=48842 pfet_03v3
x a_33824_41890# a_34340_42432# a_34544_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=42432 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=-3654 pfet_03v3
x a_6916_6513# vdd a_7260_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=6437 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=23975 pfet_03v3
x a_9380_25854# vss a_9724_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=25309 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=7397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=12923 pfet_03v3
x a_43840_39127# a_44208_39124# a_44356_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=39124 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=35027 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control PIN[3] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=51604 nfet_03v3
x a_50940_34023# a_50800_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=34067 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control BUS[6] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=37789 nfet_03v3
x a_n4084_n2336# a_n3100_n1776# a_n2856_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=-2320 nfet_05v0
x a_25636_14802# vss a_25980_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=14257 nfet_05v0
x Enable a_23325_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=25271 nfet_05v0
x a_53404_n1896# a_53264_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=-1851 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=-3654 pfet_03v3
x a_n308_28057# a_676_28617# a_920_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=28072 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=1871 pfet_03v3
x a_50940_39549# a_50800_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=39593 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=4634 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=40553 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=15686 pfet_03v3
x a_25636_20328# vss a_25980_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=19783 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=19023 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_1 a_30892_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=20249 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=52939 nfet_05v0
x a_21344_36364# a_21712_36361# a_21860_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=36361 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=21212 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=58427 nfet_05v0
x a_40924_31260# a_40824_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=30835 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=25775 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=-6417 pfet_03v3
x a_15620_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=11960 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=19768 nfet_05v0
x Enable a_29565_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=-5121 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vdd a_13008_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=56247 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=26738 pfet_03v3
x a_37132_427# vss a_37600_445# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=445 nfet_05v0
x a_45836_33583# vdd a_46304_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=34140 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=51605 pfet_03v3
x a_21344_14260# a_21860_14802# a_22064_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=14802 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vdd a_6768_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=50721 pfet_05v0
x a_6400_n2318# a_6768_n2321# a_6916_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=-2320 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=20249 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=21212 pfet_03v3
x a_n5564_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=50138 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=29469 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=-1854 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=25775 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=-6417 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=4634 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=7397 pfet_03v3
x a_n5564_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=55664 nfet_05v0
x a_n2756_3630# a_n2896_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=3674 pfet_05v0
x a_14636_8716# a_15472_9276# a_15620_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=9276 pfet_05v0
x a_15620_53484# vss a_15964_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=52939 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=23975 pfet_03v3
x a_50940_31260# a_50800_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=31304 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=427 nfet_05v0
x a_38116_34143# vdd a_38460_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=34067 pfet_05v0
x a_19740_n1896# a_19600_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=-1851 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=-923 pfet_05v0
x a_39596_11479# vdd a_40064_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=12036 pfet_05v0
x a_5932_22531# a_6768_23091# a_6916_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=23091 pfet_05v0
x a_20876_47398# a_21712_47958# a_21860_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=47958 pfet_05v0
x a_50940_36786# a_50800_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=36830 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=-6417 pfet_03v3
x a_32220_14682# a_32120_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=14257 nfet_05v0
x a_34340_n4539# vss a_34684_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=-5083 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=12923 pfet_03v3
x a_38116_39669# vdd a_38460_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=39593 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=23975 pfet_03v3
x a_39596_17005# vdd a_40064_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=17562 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=29501 pfet_03v3
x a_19396_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=28538 pfet_05v0
x a_31876_23091# vdd a_32220_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=23015 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=18449 pfet_03v3
x a_15964_17445# a_15864_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=17020 nfet_05v0
x a_32220_20208# a_32120_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=19783 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=1871 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=12923 pfet_03v3
x a_31876_28617# vdd a_32220_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=28541 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=45195 pfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=42353 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=40553 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=35027 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control PIN[21] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=1870 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=46079 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=10160 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control BUS[1] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=46078 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=21212 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=39109 nfet_05v0
x a_15964_11919# a_15824_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=11963 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=36346 nfet_05v0
x a_20876_39109# vss a_21344_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=39127 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=35027 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=26706 pfet_05v0
x a_50940_867# a_50840_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=442 nfet_05v0
x a_9380_17565# vss a_9724_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=17020 nfet_05v0
x a_12172_52924# a_13156_53484# a_13400_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=52939 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=21212 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control PIN[2] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=54367 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=-3654 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=15686 pfet_03v3
x a_n5564_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=52901 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=4634 pfet_03v3
x a_14636_5953# a_15472_6513# a_15620_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=6513 pfet_05v0
x a_44356_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=47375 nfet_05v0
x a_38116_31380# vdd a_38460_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=31304 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=26738 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=21212 pfet_03v3
x a_25636_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=17486 pfet_05v0
x a_22204_53364# a_22104_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=52939 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=44650 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=3190 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control BUS[6] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=29500 nfet_03v3
x a_34340_n1776# vss a_34684_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=-2320 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control PIN[19] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=7396 nfet_03v3
x a_38116_36906# vdd a_38460_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=36830 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=53484 pfet_05v0
x a_40580_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=3167 nfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=45116 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=26738 pfet_03v3
x a_52076_50161# a_53060_50721# a_53304_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=50176 nfet_05v0
x a_40924_n4659# a_40824_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=-5083 nfet_05v0
x a_34340_987# vdd a_34684_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=911 pfet_05v0
x a_3484_3630# a_3344_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=3674 pfet_05v0
x a_40580_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=8693 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=11960 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=42432 pfet_05v0
x a_n3616_33601# a_n3248_33598# a_n3100_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=33598 nfet_05v0
x a_27116_47398# vss a_27584_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=47416 nfet_05v0
x a_6400_n5081# a_6916_n4539# a_7120_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=-4538 pfet_05v0
x a_38116_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=-4617 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control BUS[1] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=43315 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=43316 pfet_03v3
x a_n308_58450# vdd a_160_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=59007 pfet_05v0
x a_18412_41872# a_19396_42432# a_19640_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=41887 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=10160 pfet_03v3
x a_31876_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=14219 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control PIN[1] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=57130 nfet_03v3
x a_31876_42432# vss a_32220_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=41127 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] vdd a_37968_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=28617 pfet_05v0
x a_32220_53364# a_32080_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=53408 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control BUS[1] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=48841 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=48842 pfet_03v3
x a_44356_47958# vss a_44700_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=47413 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control BUS[6] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=21211 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=-317 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=23975 pfet_03v3
x a_15620_45195# vss a_15964_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=44650 nfet_05v0
x a_20876_33583# a_21712_34143# a_21860_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=34143 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=32838 nfet_05v0
x a_31876_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=19745 nfet_05v0
x a_32220_58890# a_32080_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=58934 pfet_05v0
x a_9380_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control PIN[3] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=51604 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=46653 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=7397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=10160 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=12923 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control PIN[12] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=26737 nfet_03v3
x a_3140_20328# vdd a_3484_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=20252 pfet_05v0
x a_n308_50161# vss a_160_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=50179 nfet_05v0
x a_44356_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=44612 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=23975 pfet_03v3
x a_21860_56247# vdd a_22204_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=56171 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=29501 pfet_03v3
x a_25636_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=14723 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=15686 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control BUS[7] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=37789 nfet_03v3
x a_14636_28057# vdd a_15104_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=28614 pfet_05v0
x a_45836_3190# vss a_46304_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=3208 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control PIN[20] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=4633 nfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=50721 pfet_05v0
x a_40924_n1896# a_40824_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=-2320 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control PIN[19] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=7396 nfet_03v3
x a_6400_39127# a_6916_39669# a_7120_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=39669 pfet_05v0
x a_43840_58468# a_44356_59010# a_44560_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=59010 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=-6417 pfet_03v3
x a_52544_3208# a_52912_3205# a_53060_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=3205 nfet_05v0
x a_45836_8716# vss a_46304_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=8734 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=15686 pfet_03v3
x a_27584_8734# a_28100_9276# a_28304_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=3671 pfet_05v0
x a_40580_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=5930 nfet_05v0
x a_12172_52924# vdd a_12640_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=53481 pfet_05v0
x a_n3616_30838# a_n3248_30835# a_n3100_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=30835 nfet_05v0
x a_43372_22531# vss a_43840_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=22549 nfet_05v0
x a_52544_8734# a_52912_8731# a_53060_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=8731 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=12039 pfet_05v0
x a_28444_50601# a_28344_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=50176 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=30075 nfet_05v0
x a_676_25854# vss a_1020_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=25309 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=21212 pfet_03v3
x a_12172_44635# a_13156_45195# a_13400_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=44650 nfet_05v0
x a_43372_427# a_44208_987# a_44356_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=987 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gated_control BUS[7] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=54367 nfet_03v3
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=45116 pfet_05v0
x a_33356_5953# a_34340_6513# a_34584_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=5968 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=17565 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=17005 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control PIN[7] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=40552 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=-6417 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=51605 pfet_03v3
x a_8396_58450# a_9232_59010# a_9380_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=59010 pfet_05v0
x a_n6080_44653# a_n5564_45195# a_n5360_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=45195 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=18449 pfet_03v3
x a_9380_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=53405 pfet_05v0
x a_50940_47838# a_50840_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=47413 nfet_05v0
x a_39596_3190# vss a_40064_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=3208 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=4634 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control PIN[18] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=10159 nfet_03v3
x a_37132_14242# vdd a_37600_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=14799 pfet_05v0
x a_22204_45075# a_22104_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=44650 nfet_05v0
x a_160_445# a_528_442# a_676_987# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=442 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=42353 pfet_05v0
x a_45836_11479# a_46820_12039# a_47064_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=11494 nfet_05v0
x a_9380_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=58931 pfet_05v0
x a_n6548_36346# vss a_n6080_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=36364 nfet_05v0
x a_39596_8716# vss a_40064_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=8734 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control PIN[16] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=15685 nfet_03v3
x a_160_33601# a_528_33598# a_676_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=33598 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=26738 pfet_03v3
x a_n308_52924# vss a_160_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=52942 nfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=-1854 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=12923 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=46079 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=18449 pfet_03v3
x a_49612_30820# vss a_50080_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=30838 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=1871 pfet_03v3
x a_n4084_11479# vdd a_n3616_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=12036 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control PIN[20] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=4633 nfet_03v3
x a_43372_8716# vdd a_43840_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=9273 pfet_05v0
x a_n4084_n2336# a_n3248_n1776# a_n3100_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=-1775 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=7397 pfet_03v3
x swmatrix_row_10_5.D_in vdd a_n5712_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=45195 pfet_05v0
x a_6400_36364# a_6916_36906# a_7120_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=36906 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=12923 pfet_03v3
x a_n2756_58890# a_n2856_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=58465 nfet_05v0
x a_38460_56127# a_38320_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=56171 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=35027 pfet_03v3
x a_3484_50601# a_3344_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=50645 pfet_05v0
x a_27584_5971# a_28100_6513# a_28304_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=6513 pfet_05v0
x a_n4084_17005# vdd a_n3616_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=17562 pfet_05v0
x a_21860_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=47375 nfet_05v0
x a_6916_14802# vss a_7260_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=14257 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control BUS[9] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=57130 nfet_03v3
x Enable a_4605_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=25271 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=-3654 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=10160 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=23975 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=13497 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=54368 pfet_03v3
x a_6916_20328# vss a_7260_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=19783 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=-6417 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control BUS[7] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=51604 nfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=14802 pfet_05v0
x a_3140_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=404 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=10160 pfet_03v3
x a_30892_11479# vdd a_31360_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=12036 pfet_05v0
x a_33356_58450# vdd a_33824_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=59007 pfet_05v0
x a_32220_6393# a_32080_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=6437 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=7397 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=9197 pfet_05v0
x a_n6080_41890# a_n5564_42432# a_n5360_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=42432 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=-3654 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=-6417 pfet_03v3
x a_30892_17005# vdd a_31360_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=17562 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=15686 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=56168 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control PIN[8] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=37789 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vss a_37968_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=33598 nfet_05v0
x a_15620_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=-4617 pfet_05v0
x a_n6548_33583# vss a_n6080_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=33601 nfet_05v0
x a_25980_22971# a_25840_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=23015 pfet_05v0
x a_28100_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=404 nfet_05v0
x a_52076_8716# a_52912_9276# a_53060_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=9276 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control PIN[17] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=12922 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=57131 pfet_03v3
x a_53060_39669# swmatrix_row_10_8.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=39086 nfet_05v0
x a_160_30838# a_528_30835# a_676_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=30835 nfet_05v0
x a_33356_50161# vss a_33824_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=50179 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control BUS[3] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=46078 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=32264 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=-6417 pfet_03v3
x a_46820_23091# vdd a_47164_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=23015 pfet_05v0
x a_52544_11497# a_52912_11494# a_53060_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=11494 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control BUS[10] PIN[15] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=18448 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=43316 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vss a_528_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=39124 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=39124 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vss a_31728_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=22546 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=15686 pfet_03v3
x a_25980_28497# a_25840_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=28541 pfet_05v0
x a_43372_5953# vdd a_43840_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=6510 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control BUS[2] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=35026 nfet_03v3
x Enable a_10845_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=28034 nfet_05v0
x a_46820_28617# vdd a_47164_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=28541 pfet_05v0
x Enable a_n1635_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=30797 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=4634 pfet_03v3
x a_43372_14242# vss a_43840_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=14260 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=48842 pfet_03v3
x swmatrix_row_10_6.D_in vdd a_n5712_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=42432 pfet_05v0
x a_n2756_56127# a_n2856_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=47398 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=23975 pfet_03v3
x a_n3616_n5081# a_n3248_n5084# a_n3100_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=-5083 nfet_05v0
x a_676_17565# vss a_1020_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=17020 nfet_05v0
x a_21860_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=44612 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control BUS[8] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=40552 nfet_03v3
x a_9380_3750# vdd a_9724_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=3674 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=10734 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=51605 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=-891 pfet_03v3
x a_676_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=28538 pfet_05v0
x a_20876_50161# vdd a_21344_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=50718 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=46079 pfet_03v3
x a_27116_33583# a_28100_34143# a_28344_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=33598 nfet_05v0
x a_40580_34143# vss a_40924_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=33598 nfet_05v0
x a_n3616_8734# a_n3100_9276# a_n2896_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=9276 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control PIN[21] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=1870 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=4634 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=6434 pfet_05v0
x a_21344_58468# a_21860_59010# a_22064_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=59010 pfet_05v0
x a_53060_39669# vss a_53404_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=39124 nfet_05v0
x a_49612_25294# a_50596_25854# a_50840_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=25309 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control BUS[7] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=21211 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=5968 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=40553 pfet_03v3
x a_n308_n2336# a_528_n1776# a_676_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=-1775 pfet_05v0
x swmatrix_row_10_1.D_in vss a_54525_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=58427 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=53405 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=9197 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=12923 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vss a_37968_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=30835 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=404 nfet_05v0
x a_52076_5953# a_52912_6513# a_53060_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=6513 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gated_control BUS[3] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=43315 nfet_03v3
x a_53060_36906# swmatrix_row_10_9.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=36323 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control BUS[4] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=7396 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=58931 pfet_05v0
x a_2156_39109# vss a_2624_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=39127 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=24549 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=-891 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=11494 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=12923 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=21212 pfet_03v3
x a_33356_52924# vss a_33824_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=52942 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control BUS[3] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=48841 nfet_03v3
x a_13156_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=28034 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=10160 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control PIN[24] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=-6418 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=57131 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=44635 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=40553 pfet_03v3
x a_n3616_n2318# a_n3248_n2321# a_n3100_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=-2320 nfet_05v0
x a_6916_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=36827 pfet_05v0
x a_38460_58890# a_38360_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=58465 nfet_05v0
x En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN a_n1225_61293# vdd vdd s=8528,268 d=14432,504 l=100 w=164 x=-752 y=60731 pfet_05v0
x a_3484_53364# a_3384_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=52939 nfet_05v0
x a_20876_44635# vdd a_21344_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=45192 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=10160 pfet_03v3
x a_46820_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=14219 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=57131 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=36827 pfet_05v0
x a_47164_53364# a_47024_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=53408 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control BUS[4] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=46078 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control BUS[3] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=29500 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=-6417 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=43316 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=40553 pfet_03v3
x Enable a_48285_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=28034 nfet_05v0
x a_46820_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=19745 nfet_05v0
x a_52076_19768# vss a_52544_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=19786 nfet_05v0
x a_47164_58890# a_47024_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=58934 pfet_05v0
x a_27116_30820# a_28100_31380# a_28344_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=30835 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=29501 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=35027 pfet_03v3
x a_40580_31380# vss a_40924_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=30835 nfet_05v0
x a_n5564_23091# vdd a_n5220_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=23015 pfet_05v0
x a_n3616_5971# a_n3100_6513# a_n2896_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=6513 pfet_05v0
x a_15964_56127# a_15824_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=56171 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=48842 pfet_03v3
x a_n4084_22531# a_n3248_23091# a_n3100_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=23091 pfet_05v0
x a_33824_33601# a_34192_33598# a_34340_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=33598 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=7397 pfet_03v3
x a_53404_9156# a_53264_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=9200 pfet_05v0
x a_46304_39127# a_46672_39124# a_46820_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=39124 nfet_05v0
x a_n5564_28617# vdd a_n5220_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=28541 pfet_05v0
x a_8396_47398# vss a_8864_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=47416 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=6434 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=29501 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=25271 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=45116 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control PIN[23] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=-3655 nfet_03v3
x a_160_n5081# a_528_n5084# a_676_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=-5083 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=1871 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control PIN[15] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=18448 nfet_03v3
x a_24652_36346# vss a_25120_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=36364 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=10160 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=-4617 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control BUS[4] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=4633 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=27312 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=4634 pfet_03v3
x a_27116_52924# vdd a_27584_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=53481 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control PIN[7] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=40552 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=35027 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control BUS[5] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=54367 nfet_03v3
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=50642 pfet_05v0
x a_9724_3630# a_9624_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=3205 nfet_05v0
x a_160_52942# a_676_53484# a_880_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=53484 pfet_05v0
x a_5932_3190# vdd a_6400_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=3747 pfet_05v0
x a_38460_56127# a_38360_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=55702 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=32264 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=10128 pfet_05v0
x a_9724_9156# a_9624_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=8731 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control BUS[4] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=43315 nfet_03v3
x a_3484_n4659# a_3344_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=-4614 pfet_05v0
x a_39596_58450# a_40580_59010# a_40824_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=58465 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=37790 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control PIN[14] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=21211 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=15654 pfet_05v0
x a_18412_19768# vss a_18880_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=19786 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] vss a_19248_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=52939 nfet_05v0
x a_25120_36364# a_25488_36361# a_25636_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=36361 nfet_05v0
x a_49612_17005# a_50596_17565# a_50840_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=17020 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control BUS[4] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=48841 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=7397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=15686 pfet_03v3
x a_33824_30838# a_34192_30835# a_34340_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=30835 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=987 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=4634 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=39086 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vss a_37968_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=-5083 nfet_05v0
x a_9724_50601# a_9624_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=50176 nfet_05v0
x a_160_n2318# a_528_n2321# a_676_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=-2320 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=16260 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=57131 pfet_03v3
x a_24652_33583# vss a_25120_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=33601 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vdd a_528_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=31380 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gated_control PIN[18] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=10159 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=32264 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control BUS[9] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=-6418 nfet_03v3
x a_6916_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=23012 pfet_05v0
x a_6916_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=-2358 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=18449 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=1871 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gated_control PIN[16] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=15685 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=37790 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=23012 pfet_05v0
x a_n5564_3750# vss a_n5220_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=3205 nfet_05v0
x a_3484_45075# a_3384_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=44650 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control BUS[5] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=51604 nfet_03v3
x a_n308_22531# a_528_23091# a_676_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=23091 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=23943 pfet_05v0
x a_160_50179# a_676_50721# a_880_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=50721 pfet_05v0
x a_n5564_9276# vss a_n5220_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=8731 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=54368 pfet_03v3
x a_24652_47398# a_25488_47958# a_25636_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=47958 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=29501 pfet_03v3
x a_8864_25312# a_9232_25309# a_9380_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=25309 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=-1854 pfet_05v0
x a_27116_427# a_27952_987# a_28100_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=987 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=18449 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=35027 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=29501 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=46079 pfet_03v3
x a_39596_55687# a_40580_56247# a_40824_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=55702 nfet_05v0
x a_27116_n5099# a_28100_n4539# a_28344_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=-5083 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=47375 nfet_05v0
x a_33356_n2336# a_34192_n1776# a_34340_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=-1775 pfet_05v0
x a_40580_n4539# vss a_40924_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=-5083 nfet_05v0
x a_19396_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=50138 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=7397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=12923 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=908 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=4634 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=35027 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control BUS[9] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=-3655 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control BUS[8] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=18448 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=11960 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=15686 pfet_03v3
x a_19396_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=55664 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=36323 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vss a_37968_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=-2320 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=-3654 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control BUS[3] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=1870 nfet_03v3
x a_13500_11919# a_13400_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=11494 nfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=47879 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=-4538 pfet_05v0
x a_13156_20328# vdd a_13500_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=20252 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=5953 nfet_05v0
x a_52544_445# a_52912_442# a_53060_987# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=442 nfet_05v0
x a_38460_3630# a_38320_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=3674 pfet_05v0
x a_31876_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=404 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control PIN[2] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=54367 nfet_03v3
x a_13156_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=50642 pfet_05v0
x Enable a_54525_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=50138 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=21212 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control PIN[17] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=12922 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=-6417 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=47398 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vdd a_31728_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=9276 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=32264 pfet_03v3
x Enable a_54525_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=55664 nfet_05v0
x a_53060_n1776# swmatrix_row_10_23.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=-1854 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=14219 nfet_05v0
x Enable a_17085_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=3167 nfet_05v0
x a_30892_39109# a_31876_39669# a_32120_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=39124 nfet_05v0
x a_n6080_33601# a_n5712_33598# a_n5564_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=33598 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=36346 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=51605 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vdd a_13008_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=12039 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vss a_19248_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=44650 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=32264 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vss a_35805_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=-5121 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=19745 nfet_05v0
x Enable a_17085_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=8693 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=43316 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=7397 pfet_03v3
x a_27116_n2336# a_28100_n1776# a_28344_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=-2320 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=-5098 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vdd a_13008_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=17565 pfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=50642 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=44612 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=37790 pfet_03v3
x a_40580_n1776# vss a_40924_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=-2320 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=4634 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=53484 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=48842 pfet_03v3
x a_33824_n5081# a_34192_n5084# a_34340_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=-5083 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=39669 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=23975 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=59010 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=12923 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=35027 pfet_03v3
x a_19396_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=52901 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=-3654 pfet_03v3
x a_n5564_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=11456 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=18449 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-5824 y=62753 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=5968 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=7397 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control PIN[12] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=26737 nfet_03v3
x a_37132_55687# vdd a_37600_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=56244 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=23975 pfet_03v3
x a_2156_50161# vdd a_2624_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=50718 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=40553 pfet_03v3
x a_28100_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=28034 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=-891 pfet_03v3
x a_8396_33583# a_9380_34143# a_9624_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=33598 nfet_05v0
x a_n5564_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=16982 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control BUS[10] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=7396 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control PIN[1] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=57130 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control PIN[3] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=51604 nfet_03v3
x a_24652_33583# a_25488_34143# a_25636_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=34143 pfet_05v0
x a_37132_47398# a_38116_47958# a_38360_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=47413 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=44635 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=36827 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vdd a_31728_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=6513 pfet_05v0
x a_38116_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=20249 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=54368 pfet_03v3
x Enable a_54525_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=52901 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=40553 pfet_03v3
x a_50596_28617# vss a_50940_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=28072 nfet_05v0
x a_5932_58450# vss a_6400_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=58468 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control PIN[22] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=-892 nfet_03v3
x a_8864_17023# a_9232_17020# a_9380_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=17020 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=42353 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=35027 pfet_03v3
x a_21860_25854# vdd a_22204_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=25778 pfet_05v0
x a_38116_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=25775 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control PIN[5] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=46078 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=46079 pfet_03v3
x a_n6080_30838# a_n5712_30835# a_n5564_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=30835 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=987 pfet_05v0
x Enable a_29565_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=404 nfet_05v0
x a_13500_50601# a_13360_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=50645 pfet_05v0
x a_47164_47838# a_47064_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=47413 nfet_05v0
x a_45836_n5099# vdd a_46304_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=-4541 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=4634 pfet_03v3
x Enable a_17085_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=5930 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=-2335 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=43890 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=35027 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=21212 pfet_03v3
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=34064 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vdd a_13008_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=14802 pfet_05v0
x a_43840_28075# a_44356_28617# a_44560_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=28617 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control PIN[13] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=23974 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=7397 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=50721 pfet_05v0
x a_33824_n2318# a_34192_n2321# a_34340_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=-2320 nfet_05v0
x a_n6548_427# vss a_n6080_445# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=445 nfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=39590 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=36906 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=56247 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=21212 pfet_03v3
x a_2156_44635# vdd a_2624_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=45192 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control PIN[18] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=10159 nfet_03v3
x a_32220_17445# a_32080_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=17489 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=4634 pfet_03v3
x a_30892_3190# a_31876_3750# a_32120_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=3205 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control PIN[16] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=15685 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=57131 pfet_03v3
x a_2156_36346# a_3140_36906# a_3384_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=36361 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=32264 pfet_03v3
x a_8396_30820# a_9380_31380# a_9624_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=30835 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=29501 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=26738 pfet_03v3
x a_8396_28057# a_9232_28617# a_9380_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=28617 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control BUS[10] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=4633 nfet_03v3
x a_33356_22531# a_34192_23091# a_34340_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=23091 pfet_05v0
x a_30892_8716# a_31876_9276# a_32120_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=8731 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control PIN[7] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=40552 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=37790 pfet_03v3
x a_n3100_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=28538 pfet_05v0
x a_n6548_n2336# a_n5712_n1776# a_n5564_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=-1775 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=51605 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=9276 pfet_05v0
x a_5932_55687# vss a_6400_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=55705 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=32264 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control BUS[5] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=1870 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control PIN[23] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=-3655 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_442# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=442 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control PIN[6] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=43315 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=43316 pfet_03v3
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=42353 pfet_05v0
x a_n4084_36346# a_n3100_36906# a_n2856_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=36361 nfet_05v0
x a_6400_3208# a_6768_3205# a_6916_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=3205 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=1871 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=37790 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=10160 pfet_03v3
x a_52076_11479# a_53060_12039# a_53304_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=11494 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control PIN[4] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=48841 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=48842 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=23975 pfet_03v3
x a_6400_8734# a_6768_8731# a_6916_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=8731 nfet_05v0
x a_1020_50601# a_920_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=50176 nfet_05v0
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=31301 pfet_05v0
x a_50080_22549# a_50448_22546# a_50596_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=22546 nfet_05v0
x a_12172_427# vdd a_12640_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=984 pfet_05v0
x a_8396_52924# vdd a_8864_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=53481 pfet_05v0
x a_38460_25734# a_38320_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=25778 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=4634 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=7397 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=10160 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control BUS[9] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=26737 nfet_03v3
x a_40924_20208# a_40784_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=20252 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=23975 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=-5098 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] vss a_13008_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=41887 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=23012 pfet_05v0
x a_32220_14682# a_32080_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=14726 pfet_05v0
x a_34340_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=41849 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=15686 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=7397 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=1871 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control PIN[17] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=12922 nfet_03v3
x a_9380_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=17486 pfet_05v0
x a_6400_36364# a_6768_36361# a_6916_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=36361 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=40553 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vdd a_50448_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=-1775 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control PIN[7] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=40552 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=30075 nfet_05v0
x a_n308_11479# vss a_160_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=11497 nfet_05v0
x a_50596_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=45116 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=-6417 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=6513 pfet_05v0
x a_33824_55705# a_34340_56247# a_34544_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=56247 pfet_05v0
x a_n6080_n5081# a_n5712_n5084# a_n5564_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=-5083 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=26738 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=21212 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vss a_44208_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=33598 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control BUS[9] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=23974 nfet_03v3
x Enable a_23325_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=39086 nfet_05v0
x a_50080_n2318# a_50596_n1776# a_50800_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=-1775 pfet_05v0
x a_34684_6393# a_34544_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=6437 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=-3686 pfet_05v0
x a_160_445# a_676_987# a_880_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=987 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=54368 pfet_03v3
x a_14636_47398# a_15620_47958# a_15864_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=47413 nfet_05v0
x a_15620_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=20249 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gated_control BUS[7] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=10159 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=47879 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=4634 pfet_03v3
x a_28444_11919# a_28344_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=11494 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=35027 pfet_03v3
x a_15620_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=25775 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=-2335 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gated_control BUS[7] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=15685 nfet_03v3
x a_28100_20328# vdd a_28444_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=20252 pfet_05v0
x a_5932_47398# a_6768_47958# a_6916_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=47958 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=36827 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=-3654 pfet_03v3
x a_25980_6393# a_25880_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=5968 nfet_05v0
x a_7260_n1896# a_7120_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=-1851 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=12923 pfet_03v3
x a_28100_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=50642 pfet_05v0
x a_8396_n5099# a_9380_n4539# a_9624_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=-5083 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=4634 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control BUS[9] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=40552 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gated_control BUS[2] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=-892 nfet_03v3
x a_9380_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=14723 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=41887 nfet_05v0
x a_5932_8716# a_6768_9276# a_6916_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=9276 pfet_05v0
x a_676_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=50138 nfet_05v0
x a_21344_28075# a_21860_28617# a_22064_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=28617 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=35027 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=7397 pfet_03v3
x a_676_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=55664 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=10160 pfet_03v3
x a_n6080_n2318# a_n5712_n2321# a_n5564_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=-2320 nfet_05v0
x a_n2756_14682# a_n2856_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=14257 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=-4617 pfet_05v0
x a_18412_427# a_19248_987# a_19396_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=987 pfet_05v0
x a_50940_45075# a_50800_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=45119 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vss a_44208_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=30835 nfet_05v0
x Enable a_54525_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=3167 nfet_05v0
x a_25636_25854# vss a_25980_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=25309 nfet_05v0
x a_22204_42312# a_22064_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=42356 pfet_05v0
x a_n2756_20208# a_n2856_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=19783 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=10160 pfet_03v3
x a_n308_39109# a_676_39669# a_920_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=39124 nfet_05v0
x Enable a_23325_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=36323 nfet_05v0
x a_34340_36906# vss a_34684_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=36361 nfet_05v0
x a_3484_11919# a_3344_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=11963 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=-6417 pfet_03v3
x Enable a_54525_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=8693 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=51605 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=50642 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=47879 pfet_05v0
x a_50596_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=30797 nfet_05v0
x a_22204_47838# a_22064_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=47882 pfet_05v0
x a_13500_n4659# a_13360_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=-4614 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=15686 pfet_03v3
x a_n6548_22531# a_n5712_23091# a_n5564_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=23091 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control PIN[24] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=-6418 nfet_03v3
x a_21344_47416# a_21712_47413# a_21860_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=47413 nfet_05v0
x a_34340_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=33560 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control BUS[7] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=12922 nfet_03v3
x a_20876_14242# vdd a_21344_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=14799 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_1 a_30892_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=36827 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=-6417 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=32264 pfet_03v3
x a_25980_867# a_25880_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=442 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=908 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=54368 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=56168 pfet_05v0
x a_8396_n2336# a_9380_n1776# a_9624_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=-2320 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=35027 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=37790 pfet_03v3
x a_5932_5953# a_6768_6513# a_6916_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=6513 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.I vss s=23232,704 d=23232,704 l=120 w=264 x=-5396 y=62249 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control BUS[9] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=7396 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=17486 pfet_05v0
x a_49612_19768# a_50448_20328# a_50596_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=20328 pfet_05v0
x a_15964_25734# a_15824_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=25778 pfet_05v0
x a_37600_33601# a_37968_33598# a_38116_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=33598 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=4634 pfet_03v3
x a_33356_11479# vss a_33824_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=11497 nfet_05v0
x a_676_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=52901 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=35027 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=32264 pfet_03v3
x a_49612_25294# a_50448_25854# a_50596_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=25854 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control PIN[1] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=57130 nfet_03v3
x a_n6548_52924# vdd a_n6080_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=53481 pfet_05v0
x a_28444_50601# a_28304_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=50645 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=36827 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=34995 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=-3654 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=34064 pfet_05v0
x Enable a_29565_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=25271 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=37790 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vdd a_37968_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=3750 pfet_05v0
x a_38116_45195# vdd a_38460_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=45119 pfet_05v0
x a_5932_41872# a_6916_42432# a_7160_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=41887 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=35027 pfet_03v3
x a_24652_5953# vss a_25120_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=5971 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=50642 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=39590 pfet_05v0
x a_5932_33583# a_6768_34143# a_6916_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=34143 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=23012 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vdd a_50448_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=23091 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=-3654 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=58465 nfet_05v0
x a_32220_25734# a_32120_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=25309 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vss a_10845_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=-2358 nfet_05v0
x Enable a_54525_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=5930 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=40553 pfet_03v3
x a_40924_36786# a_40824_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=36361 nfet_05v0
x a_39596_28057# vdd a_40064_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=28614 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=33583 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=12923 pfet_03v3
x a_47164_17445# a_47024_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=17489 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=20249 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=20328 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=-1854 pfet_05v0
x a_47164_3630# a_47064_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=3205 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control PIN[10] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=32263 nfet_03v3
x a_30892_3190# a_31728_3750# a_31876_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=3750 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=25775 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=56247 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=51605 pfet_03v3
x swmatrix_row_10_17.D_in vss a_54525_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=14219 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=57131 pfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=53405 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=25854 pfet_05v0
x a_47164_9156# a_47064_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=8731 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=21212 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=1871 pfet_03v3
x a_46820_6513# vdd a_47164_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=6437 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control PIN[13] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=23974 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control BUS[9] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=4633 nfet_03v3
x swmatrix_row_10_15.D_in vss a_54525_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=19745 nfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=58931 pfet_05v0
x a_50080_22549# a_50596_23091# a_50800_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=23091 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=7397 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=14723 pfet_05v0
x a_6916_9276# vdd a_7260_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=9200 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control BUS[6] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=35026 nfet_03v3
x a_37600_30838# a_37968_30835# a_38116_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=30835 nfet_05v0
x a_8396_3190# vdd a_8864_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=3747 pfet_05v0
x a_15620_59010# vss a_15964_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=58465 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=34064 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=1871 pfet_03v3
x a_25636_17565# vss a_25980_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=17020 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=26738 pfet_03v3
x a_3140_34143# vdd a_3484_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=34067 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=31301 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] vss a_44208_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=-5083 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=50138 nfet_05v0
x a_44356_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=58427 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=-6417 pfet_03v3
x a_38460_14682# a_38360_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=39590 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=23975 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-5409 y=61098 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=23012 pfet_05v0
x a_19396_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=3167 nfet_05v0
x a_3140_39669# vdd a_3484_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=39593 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=29501 pfet_03v3
x a_25636_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=28538 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=55664 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=17005 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=47879 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control PIN[7] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=40552 nfet_03v3
x a_38460_20208# a_38360_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=19783 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=5953 nfet_05v0
x a_19396_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=8693 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=30820 nfet_05v0
x a_47164_14682# a_47024_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=14726 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vdd a_13008_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=59010 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control BUS[5] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=18448 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=54368 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=23012 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=21180 pfet_05v0
x a_37132_n2336# a_37968_n1776# a_38116_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=-1775 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vss a_48285_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=-2358 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=47879 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=35027 pfet_03v3
x a_12172_58450# a_13156_59010# a_13400_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=58465 nfet_05v0
x a_18412_52924# a_19396_53484# a_19640_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=52939 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=21212 pfet_03v3
x a_n308_n2336# vss a_160_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=-2317 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=4634 pfet_03v3
x a_31876_53484# vss a_32220_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=52939 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control BUS[10] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=40552 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control PIN[2] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=54367 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=-3654 pfet_03v3
x a_15620_56247# vss a_15964_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=55702 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=57705 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=31301 pfet_05v0
x a_43840_445# a_44208_442# a_44356_987# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=442 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control BUS[5] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=10159 nfet_03v3
x a_3140_31380# vdd a_3484_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=31304 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] vss a_44208_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=-2320 nfet_05v0
x a_22204_58890# a_22104_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=58465 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=56168 pfet_05v0
x a_32220_17445# a_32120_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=17020 nfet_05v0
x a_3140_36906# vdd a_3484_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=36830 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control BUS[5] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=15685 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=52901 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=26738 pfet_03v3
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=11960 pfet_05v0
x a_3140_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=42353 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=4634 pfet_03v3
x a_39596_14242# a_40580_14802# a_40824_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=14257 nfet_05v0
x a_19396_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=5930 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=51605 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=26738 pfet_03v3
x a_39596_19768# a_40580_20328# a_40824_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=19783 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=1871 pfet_03v3
x a_12172_5953# a_13156_6513# a_13400_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=5968 nfet_05v0
x a_n5564_50721# vss a_n5220_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=50176 nfet_05v0
x Enable a_4605_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=39086 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=5208 nfet_05v0
x a_38116_42432# vss a_38460_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=41127 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=-2358 nfet_05v0
x a_12172_55687# a_13156_56247# a_13400_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=55702 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=38364 nfet_05v0
x a_37600_n5081# a_37968_n5084# a_38116_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=-5083 nfet_05v0
x a_18412_3190# vss a_18880_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=3208 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=28617 pfet_05v0
x a_9724_11919# a_9624_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=11494 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gated_control PIN[1] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=57130 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control PIN[3] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=51604 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=46653 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=33583 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=10160 pfet_03v3
x a_9380_20328# vdd a_9724_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=20252 pfet_05v0
x a_n6080_55705# a_n5564_56247# a_n5360_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=56247 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=34064 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=23975 pfet_03v3
x a_18412_8716# vss a_18880_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=8734 nfet_05v0
x a_n2756_42312# a_n2896_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=42356 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=29501 pfet_03v3
x a_22204_56127# a_22104_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=55702 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control BUS[9] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=7396 nfet_03v3
x a_45836_22531# a_46820_23091# a_47064_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=22546 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=53405 pfet_05v0
x a_n6548_47398# vss a_n6080_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=47416 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=39590 pfet_05v0
x a_n2756_47838# a_n2896_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=47882 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control PIN[12] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=26737 nfet_03v3
x a_28444_n4659# a_28304_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=-4614 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control BUS[5] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=12922 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=46079 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=58931 pfet_05v0
x a_37600_52942# a_38116_53484# a_38320_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=53484 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control PIN[15] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=18448 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control BUS[1] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=7396 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=15686 pfet_03v3
x swmatrix_row_10_1.D_in vdd a_n5712_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=56247 pfet_05v0
x a_n3616_36364# a_n3248_36361# a_n3100_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=36361 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=34064 pfet_05v0
x a_43372_28057# vss a_43840_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=28075 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vdd a_25488_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=20328 pfet_05v0
x a_n4084_28057# vdd a_n3616_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=28614 pfet_05v0
x a_44356_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=908 pfet_05v0
x a_6916_25854# vss a_7260_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=25309 nfet_05v0
x a_20876_3190# vss a_21344_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=3208 nfet_05v0
x a_21860_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=58427 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gated_control PIN[24] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=-6418 nfet_03v3
x a_34684_867# a_34584_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=442 nfet_05v0
x a_19396_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=11456 nfet_05v0
x a_18412_44635# a_19396_45195# a_19640_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=44650 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=39590 pfet_05v0
x Enable a_4605_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=36323 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vdd a_25488_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=25854 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control BUS[8] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=54367 nfet_03v3
x a_31876_45195# vss a_32220_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=44650 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vss a_6768_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=5968 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=24549 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=-6417 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control BUS[8] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=7396 nfet_03v3
x a_20876_8716# vss a_21344_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=8734 nfet_05v0
x a_19396_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=16982 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=57131 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=35601 nfet_05v0
x a_37600_n2318# a_37968_n2321# a_38116_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=-2320 nfet_05v0
x a_44700_42312# a_44600_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=30820 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control PIN[18] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=10159 nfet_03v3
x a_44356_50721# vdd a_44700_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=50645 pfet_05v0
x a_33356_n2336# vss a_33824_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=-2317 nfet_05v0
x a_2156_14242# vdd a_2624_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=14799 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control PIN[11] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=29500 nfet_03v3
x a_25120_19786# a_25636_20328# a_25840_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=20328 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control BUS[7] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=35026 nfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=31301 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=54368 pfet_03v3
x a_30892_28057# vdd a_31360_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=28614 pfet_05v0
x Enable a_54525_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=11456 nfet_05v0
x a_13156_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=11960 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control PIN[16] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=15685 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=26738 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control BUS[9] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=4633 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=2445 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=7397 pfet_03v3
x a_25120_25312# a_25636_25854# a_25840_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=25854 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=-891 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=37790 pfet_03v3
x Enable a_54525_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=16982 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=43316 pfet_03v3
x a_49612_36346# vss a_50080_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=36364 nfet_05v0
x a_37132_22531# a_37968_23091# a_38116_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=23091 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=908 pfet_05v0
x a_n4084_47398# a_n3248_47958# a_n3100_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=47958 pfet_05v0
x a_52544_22549# a_52912_22546# a_53060_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=22546 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=3671 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=7971 nfet_05v0
x a_37600_50179# a_38116_50721# a_38320_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=50721 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=26738 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=35027 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control PIN[23] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=-3655 nfet_03v3
x a_13156_987# vdd a_13500_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=911 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control BUS[1] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=4633 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=9276 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=12923 pfet_03v3
x a_3484_56127# a_3344_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=56171 pfet_05v0
x a_9724_50601# a_9584_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=50645 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=48842 pfet_03v3
x a_n3100_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=50138 nfet_05v0
x Enable a_n1635_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=41849 nfet_05v0
x a_43372_25294# vss a_43840_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=25312 nfet_05v0
x a_34340_n1776# vdd a_34684_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=-1851 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=31301 pfet_05v0
x a_33356_3190# a_34340_3750# a_34584_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=3205 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=54368 pfet_03v3
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=11960 pfet_05v0
x a_n3100_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=55664 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control BUS[7] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=57130 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control BUS[8] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=51604 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=47879 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=1871 pfet_03v3
x a_33356_8716# a_34340_9276# a_34584_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=8731 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=10160 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=-1775 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control BUS[8] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=4633 nfet_03v3
x a_37132_11479# vdd a_37600_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=12036 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=23975 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=-6417 pfet_03v3
x a_9380_987# vss a_9724_867# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=442 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=8716 nfet_05v0
x a_37132_17005# vdd a_37600_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=17562 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=51605 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=-1854 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control PIN[17] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=12922 nfet_03v3
x a_160_36364# a_528_36361# a_676_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=36361 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=32264 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=-6417 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=33598 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=29501 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=4634 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=39086 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vss a_31728_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=28072 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=15686 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=18449 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=37790 pfet_03v3
x a_49612_33583# vss a_50080_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=33601 nfet_05v0
x a_5932_19768# vss a_6400_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=19786 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=-5098 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=22546 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=3190 nfet_05v0
x a_13500_11919# a_13360_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=11963 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=21212 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=6513 pfet_05v0
x a_6916_17565# vss a_7260_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=17020 nfet_05v0
x a_3140_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=3167 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control PIN[2] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=54367 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=51605 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=-3654 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=12039 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=16260 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=57131 pfet_03v3
x a_n3100_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=52901 nfet_05v0
x a_39596_n5099# vss a_40064_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=-5080 nfet_05v0
x a_31876_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=42353 pfet_05v0
x a_3140_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=8693 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=46079 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=21212 pfet_03v3
x a_20876_55687# vdd a_21344_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=56244 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=17565 pfet_05v0
x a_15104_52942# a_15620_53484# a_15824_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=53484 pfet_05v0
x a_46820_34143# vss a_47164_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=33598 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=51605 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=29469 pfet_05v0
x a_32220_9156# a_32080_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=9200 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control PIN[9] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=35026 nfet_03v3
x a_n308_47398# a_528_47958# a_676_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=47958 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vss a_37968_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=36361 nfet_05v0
x a_n4084_33583# a_n3248_34143# a_n3100_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=34143 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=30797 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=30835 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=36323 nfet_05v0
x a_24652_47398# vss a_25120_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=47416 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=12923 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vdd a_528_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=45195 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=21212 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=-2335 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=4634 pfet_03v3
x Enable a_n1635_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=33560 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=34064 pfet_05v0
x a_28444_6393# a_28344_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=5968 nfet_05v0
x a_43840_8734# a_44356_9276# a_44560_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=9276 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control PIN[3] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=51604 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control PIN[24] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=-6418 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control PIN[19] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=7396 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=10160 pfet_03v3
x a_1020_11919# a_920_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=11494 nfet_05v0
x a_3484_58890# a_3384_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=58465 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=39590 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=1871 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=37758 pfet_05v0
x a_43372_33583# a_44356_34143# a_44600_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=33598 nfet_05v0
x a_676_20328# vdd a_1020_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=20252 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=-6417 pfet_03v3
x a_3140_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=5930 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=43316 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=40553 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=14802 pfet_05v0
x a_27116_36346# a_28100_36906# a_28344_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=36361 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=3205 nfet_05v0
x a_15104_50179# a_15620_50721# a_15824_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=50721 pfet_05v0
x a_40580_36906# vss a_40924_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=36361 nfet_05v0
x a_46820_31380# vss a_47164_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=30835 nfet_05v0
x a_52076_19768# a_52912_20328# a_53060_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=20328 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=48842 pfet_03v3
x a_12640_41890# a_13008_41887# a_13156_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=41887 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=26706 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=18449 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=20249 pfet_05v0
x a_25120_47416# a_25488_47413# a_25636_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=47413 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=-6417 pfet_03v3
x a_27584_445# a_27952_442# a_28100_987# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=442 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_442# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=442 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=8731 nfet_05v0
x a_53404_34023# a_53304_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=33598 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=26738 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=-3686 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=-4617 pfet_05v0
x a_52076_25294# a_52912_25854# a_53060_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=25854 pfet_05v0
x a_40580_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=47879 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=25775 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=18449 pfet_03v3
x a_53060_42432# vdd a_53404_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=42356 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=-891 pfet_03v3
x a_33824_11497# a_34340_12039# a_34544_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=12039 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=27312 nfet_05v0
x a_53060_47958# vdd a_53404_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=47882 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vdd a_528_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=42432 pfet_05v0
x a_13156_34143# vdd a_13500_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=34067 pfet_05v0
x a_44356_n4539# vdd a_44700_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=-4614 pfet_05v0
x a_n5220_867# a_n5360_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=911 pfet_05v0
x a_33824_17023# a_34340_17565# a_34544_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=17565 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=43316 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control PIN[23] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=-3655 nfet_03v3
x a_25980_50601# a_25880_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=50176 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=23091 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=41872 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=35027 pfet_03v3
x a_13156_39669# vdd a_13500_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=39593 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gated_control PIN[12] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=26737 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=-3654 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=48842 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=31301 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=-3654 pfet_03v3
x a_43840_5971# a_44356_6513# a_44560_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=6513 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=-1854 pfet_05v0
x a_5932_8716# vdd a_6400_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=9273 pfet_05v0
x a_3484_56127# a_3384_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=47879 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control PIN[20] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=4633 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=15686 pfet_03v3
x a_52076_17005# vss a_52544_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=17023 nfet_05v0
x a_n308_33583# a_528_34143# a_676_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=34143 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=1839 pfet_05v0
x a_43372_30820# a_44356_31380# a_44600_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=30835 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=23975 pfet_03v3
x a_9724_n4659# a_9584_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=-4614 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gated_control PIN[10] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=32263 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vss a_19248_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=58465 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_50161# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=50642 pfet_05v0
x a_33824_36364# a_34192_36361# a_34340_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=36361 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=58427 nfet_05v0
x a_19740_34023# a_19640_33598# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=33598 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vdd a_6768_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=20328 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-6292 y=59873 nfet_05v0
x a_53404_31260# a_53304_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=30835 nfet_05v0
x a_28100_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=11960 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=42353 pfet_05v0
x a_19396_42432# vdd a_19740_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=42356 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=26738 pfet_03v3
x a_676_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=11456 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=32264 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vdd a_6768_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=25854 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=-5083 nfet_05v0
x a_27116_5953# vss a_27584_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=5971 nfet_05v0
x a_1020_50601# a_880_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=50645 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control PIN[13] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=23974 nfet_03v3
x a_13500_22971# a_13400_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=22546 nfet_05v0
x a_19396_47958# vdd a_19740_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=47882 pfet_05v0
x a_676_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=16982 nfet_05v0
x a_13156_31380# vdd a_13500_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=31304 pfet_05v0
x a_33824_14260# a_34340_14802# a_34544_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=14802 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=37790 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=54368 pfet_03v3
x a_13156_36906# vdd a_13500_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=36830 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gated_control BUS[7] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=-6418 nfet_03v3
x a_45836_3190# vdd a_46304_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=3747 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control BUS[5] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=57130 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=50161 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=-6417 pfet_03v3
x a_5932_5953# vdd a_6400_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=6510 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=43316 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=54368 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=-5843 nfet_05v0
x a_18412_17005# vss a_18880_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=17023 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=12923 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=56168 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=1871 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=11960 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=48842 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=52179 nfet_05v0
x a_33356_47398# a_34192_47958# a_34340_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=47958 pfet_05v0
x a_40580_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=34064 pfet_05v0
x a_13156_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=-4617 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=-6417 pfet_03v3
x a_47164_867# a_47024_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=911 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] vss a_19248_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=55702 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=43316 pfet_03v3
x a_46820_n4539# vss a_47164_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=-5083 nfet_05v0
x a_25636_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=50138 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=35027 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vdd a_13008_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=28617 pfet_05v0
x a_30892_427# vss a_31360_445# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=445 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=48842 pfet_03v3
x a_40580_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=39590 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=15686 pfet_03v3
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=17486 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control PIN[8] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=37789 nfet_03v3
x a_19740_31260# a_19640_30835# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=30835 nfet_05v0
x a_25636_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=55664 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=-3654 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control PIN[19] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=7396 nfet_03v3
x a_n5220_50601# a_n5320_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=50176 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=35027 pfet_03v3
x a_20876_33583# a_21860_34143# a_22104_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=33598 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=-2320 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control BUS[7] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=-3655 nfet_03v3
x a_28100_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=3671 pfet_05v0
x a_n5564_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=22508 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=-3654 pfet_03v3
x a_6916_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=-5121 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=34064 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vss a_35805_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=25271 nfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=-4617 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=5953 nfet_05v0
x a_28444_11919# a_28304_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=11963 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=-6417 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=46079 pfet_03v3
x a_30892_n5099# vss a_31360_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=-5080 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=9197 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=39590 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=10160 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=14257 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control PIN[2] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=54367 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=40553 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=11960 pfet_05v0
x a_46820_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=42353 pfet_05v0
x a_13500_3630# a_13360_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=3674 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=46079 pfet_03v3
x a_50596_39669# vss a_50940_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=39124 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=19783 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=53405 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=32264 pfet_03v3
x a_43372_n5099# a_44356_n4539# a_44600_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=-5083 nfet_05v0
x a_38116_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=36827 pfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=56168 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=9197 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=12039 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=37790 pfet_03v3
x a_40580_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=31301 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=3750 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=58931 pfet_05v0
x a_46820_n1776# vss a_47164_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=-2320 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=54942 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=32264 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-5824 y=60377 pfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=45116 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=12923 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=17565 pfet_05v0
x a_53404_n4659# a_53304_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=-5083 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=1871 pfet_03v3
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=14723 pfet_05v0
x a_25636_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=52901 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=37790 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control PIN[20] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=4633 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=18449 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control BUS[1] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=18448 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=-3654 pfet_03v3
x a_40924_34023# a_40784_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=34067 pfet_05v0
x a_15620_14802# vss a_15964_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=14257 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=23975 pfet_03v3
x a_39596_3190# a_40432_3750# a_40580_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=3750 pfet_05v0
x a_20876_30820# a_21860_31380# a_22104_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=30835 nfet_05v0
x a_2156_55687# vdd a_2624_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=56244 pfet_05v0
x a_40924_39549# a_40784_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=39593 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=31301 pfet_05v0
x a_15620_20328# vss a_15964_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=19783 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control PIN[1] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=57130 nfet_03v3
x a_44356_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=14219 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gated_control PIN[12] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=26737 nfet_03v3
x a_2156_47398# a_3140_47958# a_3384_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=47413 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=43316 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=6434 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control PIN[2] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=54367 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=54368 pfet_03v3
x Enable a_35805_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=-2358 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=11456 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=47879 pfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=33583 nfet_05v0
x a_33356_33583# a_34192_34143# a_34340_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=34143 pfet_05v0
x a_44356_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=19745 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=3190 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control PIN[3] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=51604 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=48842 pfet_03v3
x a_n6080_36364# a_n5712_36361# a_n5564_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=36361 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=-891 pfet_03v3
x a_25120_5971# a_25488_5968# a_25636_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=5968 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=20328 pfet_05v0
x a_52076_30820# vdd a_52544_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=31377 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=16982 nfet_05v0
x a_13500_56127# a_13360_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=56171 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=43316 pfet_03v3
x a_43372_n2336# a_44356_n1776# a_44600_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=-2320 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=-3654 pfet_03v3
x a_n4084_47398# a_n3100_47958# a_n2856_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=47413 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=6434 pfet_05v0
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=53405 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=35027 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=25854 pfet_05v0
x a_12172_22531# vdd a_12640_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=23088 pfet_05v0
x a_52076_22531# a_53060_23091# a_53304_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=22546 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=21212 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control BUS[9] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=37789 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=-3654 pfet_03v3
x a_43840_445# a_44356_987# a_44560_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=987 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=15686 pfet_03v3
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=58931 pfet_05v0
x a_53404_n1896# a_53304_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=-2320 nfet_05v0
x a_19740_n4659# a_19640_n5084# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=-5083 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=3205 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=14802 pfet_05v0
x a_12172_14242# a_13156_14802# a_13400_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=14257 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control PIN[23] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=-3655 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control PIN[18] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=10159 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=51573 pfet_05v0
x a_40924_31260# a_40784_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=31304 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control PIN[13] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=23974 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=8731 nfet_05v0
x a_24652_52924# vdd a_25120_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=53481 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control PIN[11] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=29500 nfet_03v3
x a_12172_19768# a_13156_20328# a_13400_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=19783 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=-891 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vss a_13008_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=52939 nfet_05v0
x a_28100_34143# vdd a_28444_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=34067 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control PIN[16] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=15685 nfet_03v3
x a_8396_36346# a_9380_36906# a_9624_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=36361 nfet_05v0
x a_40924_36786# a_40784_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=36830 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=26738 pfet_03v3
x a_22204_14682# a_22104_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=14257 nfet_05v0
x a_12172_30820# a_13008_31380# a_13156_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=31380 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control BUS[9] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=54367 nfet_03v3
x a_28100_39669# vdd a_28444_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=39593 pfet_05v0
x a_n6548_47398# a_n5712_47958# a_n5564_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=47958 pfet_05v0
x a_9380_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=28538 pfet_05v0
x a_21860_23091# vdd a_22204_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=23015 pfet_05v0
x a_38116_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=23012 pfet_05v0
x a_6400_47416# a_6768_47413# a_6916_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=47413 nfet_05v0
x a_38116_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=-2358 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control PIN[3] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=51604 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=51605 pfet_03v3
x a_n308_22531# vss a_160_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=22549 nfet_05v0
x a_1020_n4659# a_880_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=-4614 pfet_05v0
x a_22204_20208# a_22104_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=19783 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=57131 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=41127 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=30820 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=17486 pfet_05v0
x a_21860_28617# vdd a_22204_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=28541 pfet_05v0
x a_50596_50721# vdd a_50940_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=50645 pfet_05v0
x a_18412_30820# vdd a_18880_30838# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=31377 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=46653 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=37790 pfet_03v3
x a_40064_30838# a_40580_31380# a_40784_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=31380 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control PIN[14] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=21211 nfet_03v3
x a_38116_987# vss a_38460_867# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=442 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=23975 pfet_03v3
x a_7260_50601# a_7160_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=50176 nfet_05v0
x a_50080_28075# a_50448_28072# a_50596_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=28072 nfet_05v0
x a_12172_19768# vdd a_12640_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=20325 pfet_05v0
x a_49612_n5099# a_50448_n4539# a_50596_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=-4538 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=-6449 pfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=9197 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=10160 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=12923 pfet_03v3
x a_3484_25734# a_3344_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=25778 pfet_05v0
x a_12172_25294# vdd a_12640_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=25851 pfet_05v0
x a_19740_n1896# a_19640_n2321# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=-2320 nfet_05v0
x a_18880_445# a_19248_442# a_19396_987# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=442 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=23975 pfet_03v3
x a_n5564_12039# vss a_n5220_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=11494 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=59010 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=1871 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=-891 pfet_03v3
x a_28444_22971# a_28344_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=22546 nfet_05v0
x a_34340_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=47375 nfet_05v0
x a_20876_n5099# a_21860_n4539# a_22104_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=-5083 nfet_05v0
x a_15620_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=36827 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=34064 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control BUS[5] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=-6418 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=41887 nfet_05v0
x a_28100_31380# vdd a_28444_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=31304 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gated_control BUS[7] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=26737 nfet_03v3
x a_n6080_11497# a_n5564_12039# a_n5360_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=12039 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=23975 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control PIN[17] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=12922 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vdd a_50448_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=47958 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=46079 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=40553 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=29501 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=39590 pfet_05v0
x a_3140_6513# vss a_3484_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=5968 nfet_05v0
x a_n6080_17023# a_n5564_17565# a_n5360_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=17565 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control BUS[9] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=51604 nfet_03v3
x a_28100_36906# vdd a_28444_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=36830 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=52939 nfet_05v0
x a_45836_58450# vdd a_46304_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=59007 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=-4538 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=14723 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=40553 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=-1854 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=46079 pfet_03v3
x a_49612_39109# a_50448_39669# a_50596_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=39669 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=21212 pfet_03v3
x a_52544_3208# a_53060_3750# a_53264_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=3750 pfet_05v0
x a_28100_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=-4617 pfet_05v0
x swmatrix_row_10_17.D_in vdd a_n5712_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=12039 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=18449 pfet_03v3
x a_n2756_25734# a_n2856_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=25309 nfet_05v0
x a_38460_22971# a_38320_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=23015 pfet_05v0
x a_50080_47416# a_50596_47958# a_50800_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=47958 pfet_05v0
x Enable a_29565_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=39086 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=-891 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=7397 pfet_03v3
x a_21860_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=14219 nfet_05v0
x a_676_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=3671 pfet_05v0
x swmatrix_row_10_15.D_in vdd a_n5712_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=17565 pfet_05v0
x a_22204_53364# a_22064_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=53408 pfet_05v0
x a_21860_42432# vss a_22204_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=41887 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=21212 pfet_03v3
x a_34340_47958# vss a_34684_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=47413 nfet_05v0
x a_38460_28497# a_38320_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=28541 pfet_05v0
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=6434 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control BUS[8] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=10159 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control BUS[7] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=23974 nfet_03v3
x a_50940_867# a_50800_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=911 pfet_05v0
x a_21860_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=19745 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control BUS[9] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=29500 nfet_03v3
x a_22204_58890# a_22064_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=58934 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] vss a_13008_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=44650 nfet_05v0
x a_50596_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=41849 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=47398 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control BUS[8] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=15685 nfet_03v3
x a_n6548_33583# a_n5712_34143# a_n5564_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=34143 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=26738 pfet_03v3
x a_34340_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=44612 nfet_05v0
x a_20876_n2336# a_21860_n1776# a_22104_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=-2320 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control PIN[5] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=46078 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=31301 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=43316 pfet_03v3
x a_45836_n5099# vss a_46304_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=-5080 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=39669 pfet_05v0
x a_44356_12039# vdd a_44700_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=11963 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=-4617 pfet_05v0
x a_46304_3208# a_46820_3750# a_47024_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=3750 pfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=3190 nfet_05v0
x a_n308_14242# vss a_160_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=14260 nfet_05v0
x a_n6080_14260# a_n5564_14802# a_n5360_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=14802 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=35027 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control BUS[8] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=-892 nfet_03v3
x a_n4084_3190# a_n3248_3750# a_n3100_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=3750 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=48842 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=15686 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control PIN[8] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=37789 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=28538 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=10160 pfet_03v3
x a_33824_58468# a_34340_59010# a_34544_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=59010 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=29501 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control BUS[9] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=21211 nfet_03v3
x a_33356_22531# vss a_33824_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=22549 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control BUS[3] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=18448 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=43316 pfet_03v3
x a_49612_36346# a_50448_36906# a_50596_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=36906 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=1871 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] vss a_44208_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=36361 nfet_05v0
x Enable a_17085_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=30797 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=10160 pfet_03v3
x a_50940_3630# a_50800_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=3674 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=45116 pfet_05v0
x Enable a_29565_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=36323 nfet_05v0
x a_9724_11919# a_9584_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=11963 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=48842 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=-1854 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=4634 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=7397 pfet_03v3
x a_34684_9156# a_34544_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=9200 pfet_05v0
x a_n3100_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=11456 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=23975 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=-6417 pfet_03v3
x swmatrix_row_10_16.D_in vdd a_n5712_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=14802 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=47879 pfet_05v0
x a_15620_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=23012 pfet_05v0
x a_5932_52924# a_6916_53484# a_7160_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=52939 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=-891 pfet_03v3
x a_15620_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=-2358 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=19768 nfet_05v0
x a_15104_41890# a_15472_41887# a_15620_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=41887 nfet_05v0
x a_25980_3630# a_25880_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=3205 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=10160 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=15686 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control PIN[2] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=54367 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=50161 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vdd a_50448_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=34143 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control PIN[24] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=-6418 nfet_03v3
x a_n3100_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=16982 nfet_05v0
x a_40924_47838# a_40824_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=47413 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control BUS[8] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=12922 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=51605 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=44635 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=-6417 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=32264 pfet_03v3
x a_25980_9156# a_25880_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=8731 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control PIN[6] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=43315 nfet_03v3
x a_25636_6513# vdd a_25980_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=6437 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=15686 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=-4617 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=44650 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=37790 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=36827 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=-891 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=36906 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control PIN[4] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=48841 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=40553 pfet_03v3
x a_39596_30820# vss a_40064_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=30838 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gated_control PIN[19] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=7396 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=12923 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=35027 pfet_03v3
x a_50080_33601# a_50596_34143# a_50800_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=34143 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control BUS[10] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=54367 nfet_03v3
x a_28444_56127# a_28304_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=56171 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=34995 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=-3654 pfet_03v3
x a_n2756_17445# a_n2856_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=17020 nfet_05v0
x a_27116_22531# vdd a_27584_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=23088 pfet_05v0
x a_20876_427# a_21712_987# a_21860_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=987 pfet_05v0
x Enable a_n1635_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=3167 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=45116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=35027 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control PIN[23] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=-3655 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control PIN[18] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=10159 nfet_03v3
x a_3140_45195# vdd a_3484_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=45119 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control PIN[13] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=23974 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=4634 pfet_03v3
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=20249 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=-3654 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=29501 pfet_03v3
x a_38460_25734# a_38360_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=25309 nfet_05v0
x Enable a_n1635_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=8693 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control PIN[16] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=15685 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=40553 pfet_03v3
x a_50596_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=33560 nfet_05v0
x a_50596_n4539# vdd a_50940_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=-4614 pfet_05v0
x a_19396_6513# vdd a_19740_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=6437 pfet_05v0
x a_20876_11479# vdd a_21344_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=12036 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=12923 pfet_03v3
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=25775 pfet_05v0
x a_3140_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control PIN[3] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=51604 nfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=33583 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=7397 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=-891 pfet_03v3
x a_20876_17005# vdd a_21344_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=17562 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=29501 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] vdd a_13008_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=3750 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control BUS[4] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=18448 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=57131 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=-891 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=12923 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=32264 pfet_03v3
x a_15964_22971# a_15824_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=23015 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] vss a_17085_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=30797 nfet_05v0
x a_15964_28497# a_15824_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=28541 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=37790 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=32232 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gated_control PIN[20] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=4633 nfet_03v3
x a_37600_36364# a_37968_36361# a_38116_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=36361 nfet_05v0
x a_8396_8716# vdd a_8864_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=9273 pfet_05v0
x a_33356_14242# vss a_33824_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=14260 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control BUS[10] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=51604 nfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vdd a_25488_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=-4538 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=47398 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=10160 pfet_03v3
x a_5932_52924# vdd a_6400_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=53481 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=34064 pfet_05v0
x a_n3100_20328# vdd a_n2756_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=20252 pfet_05v0
x a_9380_34143# vdd a_9724_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=34067 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=50138 nfet_05v0
x a_21860_6513# vdd a_22204_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=6437 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=5953 nfet_05v0
x a_25636_42432# vdd a_25980_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=42356 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=-6417 pfet_03v3
x a_27116_19768# vdd a_27584_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=20325 pfet_05v0
x a_3484_14682# a_3384_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=14257 nfet_05v0
x a_5932_44635# a_6916_45195# a_7160_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=44650 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=41872 nfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=39590 pfet_05v0
x a_9380_39669# vdd a_9724_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=39593 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=55664 nfet_05v0
x a_25636_47958# vdd a_25980_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=47882 pfet_05v0
x a_160_19786# a_676_20328# a_880_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=20328 pfet_05v0
x a_27116_25294# vdd a_27584_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=25851 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vss a_10845_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=-5121 nfet_05v0
x Enable a_n1635_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=5930 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control PIN[17] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=12922 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control BUS[5] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=26737 nfet_03v3
x a_3484_20208# a_3384_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=19783 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=-6417 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=30820 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=23012 pfet_05v0
x a_3140_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=53405 pfet_05v0
x a_160_25312# a_676_25854# a_880_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=25854 pfet_05v0
x a_25120_n5081# a_25636_n4539# a_25840_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=-4538 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=1871 pfet_03v3
x a_n6548_3190# vdd a_n6080_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=3747 pfet_05v0
x a_39596_25294# a_40580_25854# a_40824_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=25309 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control BUS[7] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=1870 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=4634 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=-891 pfet_03v3
x a_3140_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=58931 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=59010 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control PIN[14] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=21211 nfet_03v3
x a_37132_47398# a_37968_47958# a_38116_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=47958 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=21180 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control BUS[4] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=-3655 nfet_03v3
x a_46820_9276# vdd a_47164_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=9200 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vdd a_25488_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=39669 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=35027 pfet_03v3
x a_18412_58450# a_19396_59010# a_19640_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=58465 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=1871 pfet_03v3
x a_31876_59010# vss a_32220_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=58465 nfet_05v0
x a_38116_53484# vss a_38460_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=52939 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=40553 pfet_03v3
x a_8396_5953# vdd a_8864_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=6510 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=49416 nfet_05v0
x a_9724_22971# a_9624_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=22546 nfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=908 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=57705 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=44635 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=35027 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=29501 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=21212 pfet_03v3
x a_13156_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=20249 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=31301 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=41887 nfet_05v0
x a_9380_31380# vdd a_9724_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=31304 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=23975 pfet_03v3
x a_25980_11919# a_25880_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=11494 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=45116 pfet_05v0
x a_38460_17445# a_38360_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=17020 nfet_05v0
x a_n2756_53364# a_n2896_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=53408 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=46079 pfet_03v3
x a_13156_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=25775 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=-891 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=52901 nfet_05v0
x a_25120_39127# a_25636_39669# a_25840_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=39669 pfet_05v0
x a_9380_36906# vdd a_9724_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=36830 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=7397 pfet_03v3
x a_n2756_58890# a_n2896_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=58934 pfet_05v0
x a_n4084_n5099# vss a_n3616_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=-5080 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vss a_19248_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=908 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=57131 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=26738 pfet_03v3
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=20249 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=14219 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vss a_19248_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=19783 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=32264 pfet_03v3
x a_43372_39109# vss a_43840_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=39127 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_11479# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=11960 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=18449 pfet_03v3
x a_n3616_47416# a_n3248_47413# a_n3100_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=47413 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=45116 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=37790 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=37790 pfet_03v3
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=25775 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] vss a_48285_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=-5121 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=19745 nfet_05v0
x a_3140_42432# vss a_3484_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=41887 nfet_05v0
x a_19396_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=22508 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control PIN[22] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=-892 nfet_03v3
x a_18412_55687# a_19396_56247# a_19640_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=55702 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vdd a_25488_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=36906 pfet_05v0
x a_31876_56247# vss a_32220_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=55702 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control PIN[1] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=57130 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=30075 nfet_05v0
x a_1020_11919# a_880_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=11963 pfet_05v0
x a_15964_3630# a_15824_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=3674 pfet_05v0
x a_44700_53364# a_44600_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=52939 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=1871 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=15686 pfet_03v3
x a_45836_28057# a_46820_28617# a_47064_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=28072 nfet_05v0
x Enable a_54525_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=22508 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=43316 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control PIN[12] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=26737 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=46079 pfet_03v3
x a_31360_33601# a_31728_33598# a_31876_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=33598 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=19768 nfet_05v0
x a_25120_36364# a_25636_36906# a_25840_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=36906 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=29501 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=4634 pfet_03v3
x a_2624_52942# a_3140_53484# a_3344_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=53484 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=15686 pfet_03v3
x a_39596_17005# a_40580_17565# a_40824_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=17020 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=48842 pfet_03v3
x a_49612_47398# vss a_50080_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=49960 y=47416 nfet_05v0
x a_37132_33583# a_37968_34143# a_38116_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=38016 y=34143 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=17486 pfet_05v0
x a_12172_3190# a_13156_3750# a_13400_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=3205 nfet_05v0
x a_13500_25734# a_13360_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=25778 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=13497 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=29501 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=-891 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=35027 pfet_03v3
x a_30892_30820# vss a_31360_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=30838 nfet_05v0
x swmatrix_row_10_7.D_in vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=42353 pfet_05v0
x a_53060_987# vss a_53404_867# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=442 nfet_05v0
x a_12172_8716# a_13156_9276# a_13400_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=8731 nfet_05v0
x a_25636_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=11456 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=20328 pfet_05v0
x a_38116_45195# vss a_38460_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=44650 nfet_05v0
x a_n5564_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=404 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_23.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=-5121 nfet_05v0
x a_31876_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=56168 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=33583 nfet_05v0
x a_14636_30820# a_15472_31380# a_15620_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=31380 pfet_05v0
x a_25636_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=16982 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=25854 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=7397 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=43890 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=35027 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=8716 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=10160 pfet_03v3
x a_n5220_11919# a_n5320_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=11494 nfet_05v0
x a_44356_56247# vdd a_44700_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=56171 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control PIN[13] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=23974 nfet_03v3
x a_n6080_58468# a_n5564_59010# a_n5360_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=59010 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=32264 pfet_03v3
x a_37132_28057# vdd a_37600_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=28614 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=3167 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control PIN[18] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=10159 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=12923 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control PIN[11] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=29500 nfet_03v3
x a_160_47416# a_528_47413# a_676_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=47413 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=37790 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=43316 pfet_03v3
x a_31360_30838# a_31728_30835# a_31876_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=30835 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control PIN[16] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=15685 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=32264 pfet_03v3
x a_52544_28075# a_52912_28072# a_53060_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=28072 nfet_05v0
x a_52076_n5099# a_52912_n4539# a_53060_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=-4538 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=8693 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=26738 pfet_03v3
x a_2624_50179# a_3140_50721# a_3344_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=50721 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vss a_31728_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=39124 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=35027 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=12923 pfet_03v3
x a_9380_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=50138 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=48842 pfet_03v3
x a_9724_56127# a_9584_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=56171 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=14723 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=18449 pfet_03v3
x Enable a_n1635_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=47375 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=37790 pfet_03v3
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=17486 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control PIN[15] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=18448 nfet_03v3
x swmatrix_row_10_0.D_in vdd a_n5712_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=59010 pfet_05v0
x a_38116_6513# vss a_38460_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=5968 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=10734 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vss a_6768_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=3205 nfet_05v0
x a_9380_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=55664 nfet_05v0
x a_8396_22531# vdd a_8864_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=23088 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control BUS[8] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=57130 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=27312 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] vss a_6768_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=8731 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=47958 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=30820 nfet_05v0
x a_31876_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=53405 pfet_05v0
x a_676_34143# vdd a_1020_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=34067 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control BUS[7] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=1870 nfet_03v3
x a_2156_11479# vdd a_2624_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=12036 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=23975 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=4634 pfet_03v3
x a_44700_45075# a_44600_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=44650 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=28617 pfet_05v0
x a_31876_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=58931 pfet_05v0
x a_676_39669# vdd a_1020_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=39593 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=-891 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=10160 pfet_03v3
x a_2156_17005# vdd a_2624_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=17562 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control PIN[18] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=10159 nfet_03v3
x a_53404_20208# a_53264_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=20252 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=57131 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=-1854 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=-6417 pfet_03v3
x a_n5220_3630# a_n5360_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=3674 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vss a_25488_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=40553 pfet_03v3
x a_52076_39109# a_52912_39669# a_53060_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=39669 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=32264 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=29501 pfet_03v3
x a_30892_n2336# a_31728_n1776# a_31876_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=-1775 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vss a_37968_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=47413 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vdd a_528_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=9276 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=15686 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control PIN[16] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=15685 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=41849 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=37790 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=5930 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control PIN[17] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=12922 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=29501 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=28072 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] vdd a_528_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=56247 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] vdd a_6768_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=-4538 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=-891 pfet_03v3
x a_28100_3750# vdd a_28444_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=3674 pfet_05v0
x Enable a_n1635_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=44612 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control BUS[4] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=23974 nfet_03v3
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=14723 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=55687 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=57131 pfet_03v3
x a_9380_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=52901 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=45116 pfet_05v0
x a_6916_42432# vdd a_7260_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=42356 pfet_05v0
x a_8396_19768# vdd a_8864_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=20325 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=9197 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=1871 pfet_03v3
x a_33824_5971# a_34192_5968# a_34340_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=5968 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=21212 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=32264 pfet_03v3
x a_1020_22971# a_920_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=22546 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=7397 pfet_03v3
x a_6916_47958# vdd a_7260_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=47882 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gated_control BUS[6] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=40552 nfet_03v3
x a_8396_25294# vdd a_8864_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=25851 pfet_05v0
x a_676_31380# vdd a_1020_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=31304 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control PIN[22] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=-892 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=51605 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=12891 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gated_control PIN[5] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=46078 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=37790 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=32264 pfet_03v3
x a_27116_47398# a_28100_47958# a_28344_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=47413 nfet_05v0
x a_40580_47958# vss a_40924_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=47413 nfet_05v0
x a_676_36906# vdd a_1020_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=36830 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=-3080 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control BUS[9] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=10159 nfet_03v3
x a_28100_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=20249 pfet_05v0
x a_12640_52942# a_13008_52939# a_13156_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=52939 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=47879 pfet_05v0
x a_19740_20208# a_19600_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=20252 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=37790 pfet_03v3
x a_28100_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=25775 pfet_05v0
x a_52076_n2336# vdd a_52544_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=-1778 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=56168 pfet_05v0
x a_52076_36346# a_52912_36906# a_53060_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=36906 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=30797 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control BUS[9] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=15685 nfet_03v3
x a_5932_17005# vss a_6400_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=17023 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=36361 nfet_05v0
x a_53060_53484# vdd a_53404_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=53408 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=36827 pfet_05v0
x a_31360_n5081# a_31728_n5084# a_31876_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=-5083 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vdd a_528_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=6513 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=7397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=12923 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control PIN[17] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=12922 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] vdd a_6768_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=39669 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=46079 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control PIN[8] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=37789 nfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vss a_29565_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=3167 nfet_05v0
x a_53060_59010# vdd a_53404_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=58934 pfet_05v0
x a_13156_45195# vdd a_13500_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=45119 pfet_05v0
x a_50596_12039# vdd a_50940_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=11963 pfet_05v0
x a_33824_28075# a_34340_28617# a_34544_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=28617 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=34143 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=52924 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] vss a_29565_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=8693 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=10160 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control PIN[1] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=57130 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control PIN[24] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=-6418 nfet_03v3
x a_7260_11919# a_7160_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=11494 nfet_05v0
x a_43372_50161# vdd a_43840_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=50718 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=20249 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=6434 pfet_05v0
x a_22204_17445# a_22064_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=17489 pfet_05v0
x a_31360_52942# a_31876_53484# a_32080_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=53484 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control BUS[1] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=40552 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=40553 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=26738 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=4634 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=25775 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=42353 pfet_05v0
x a_46820_36906# vss a_47164_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=36361 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control PIN[6] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=43315 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=-6417 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=40553 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_50161# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=50161 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gated_control PIN[4] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=48841 nfet_03v3
x a_33824_47416# a_34192_47413# a_34340_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=47413 nfet_05v0
x a_18412_n2336# vdd a_18880_n2318# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=-1778 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vss a_n1635_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=30797 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control BUS[9] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=12922 nfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=53405 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=33560 nfet_05v0
x a_19396_53484# vdd a_19740_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=53408 pfet_05v0
x a_676_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=22508 nfet_05v0
x a_31360_n2318# a_31728_n2321# a_31876_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=-2320 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=4634 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] vdd a_6768_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=36906 pfet_05v0
x a_n6548_22531# vdd a_n6080_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=23088 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=43316 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vdd a_31728_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=31380 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control PIN[23] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=-3655 nfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_n5099# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=-4617 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=58931 pfet_05v0
x a_28444_3630# a_28344_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=3205 nfet_05v0
x a_19396_59010# vdd a_19740_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=58934 pfet_05v0
x a_24652_3190# vdd a_25120_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=3747 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=41872 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vss a_35805_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=39086 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.I a_n5494_61667# vss s=23232,704 d=8448,328 l=120 w=264 x=-5613 y=61667 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=48842 pfet_03v3
x a_28444_25734# a_28304_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=25778 pfet_05v0
x a_45836_30820# vss a_46304_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=30838 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=-3654 pfet_03v3
x a_28444_9156# a_28344_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=8731 nfet_05v0
x a_18880_50179# a_19248_50176# a_19396_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=50176 nfet_05v0
x a_43372_44635# vdd a_43840_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=45192 pfet_05v0
x a_12172_427# a_13008_987# a_13156_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=987 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] vss a_29565_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=5930 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=20249 pfet_05v0
x a_31876_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=9197 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=54368 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gated_control PIN[7] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=40552 nfet_03v3
x a_30892_22531# a_31728_23091# a_31876_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=23091 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=7365 pfet_05v0
x a_22204_14682# a_22064_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=14726 pfet_05v0
x a_43372_36346# a_44356_36906# a_44600_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=36361 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=34064 pfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=25775 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=23975 pfet_03v3
x a_46820_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=56168 pfet_05v0
x a_31360_50179# a_31876_50721# a_32080_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=50721 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=46079 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=15686 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=39590 pfet_05v0
x a_12640_44653# a_13008_44650# a_13156_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=44650 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=23012 pfet_05v0
x a_40580_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=45116 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vss a_23325_n2359# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=-2358 nfet_05v0
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=-1854 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=46079 pfet_03v3
x a_53404_36786# a_53304_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=36361 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=29501 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=42353 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=-4538 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=26738 pfet_03v3
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=28538 pfet_05v0
x a_1020_56127# a_880_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=56171 pfet_05v0
x a_13500_28497# a_13400_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=28072 nfet_05v0
x a_31876_n1776# vdd a_32220_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=-1851 pfet_05v0
x a_49612_52924# vdd a_50080_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=53481 pfet_05v0
x a_n6548_19768# vdd a_n6080_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=20325 pfet_05v0
x a_25980_867# a_25840_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=911 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-199 y=45116 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vss a_35805_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=36323 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control BUS[8] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=-6418 nfet_03v3
x a_14636_427# vss a_15104_445# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=445 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gated_control PIN[11] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=29500 nfet_03v3
x a_n6548_25294# vdd a_n6080_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=25851 pfet_05v0
x a_45836_8716# vdd a_46304_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=9273 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=47398 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=25309 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=-5843 nfet_05v0
x a_31876_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=6434 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control PIN[18] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=10159 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=9197 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=51605 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=4602 pfet_05v0
x a_46820_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=53405 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=31301 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control PIN[16] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=15685 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=43316 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=-6417 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=39669 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gated_control BUS[6] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=1870 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=12923 pfet_03v3
x a_46820_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=58931 pfet_05v0
x a_6916_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=25271 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=35027 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=48842 pfet_03v3
x a_19740_36786# a_19640_36361# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=36361 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=-3654 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=43316 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control PIN[14] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=21211 nfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=28617 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=29501 pfet_03v3
x a_n6548_3190# a_n5712_3750# a_n5564_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=3750 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control BUS[10] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=10159 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=35027 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control PIN[8] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=37789 nfet_03v3
x a_40924_45075# a_40784_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=40924 y=45119 pfet_05v0
x a_n5564_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=28034 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=7397 pfet_03v3
x a_15620_25854# vss a_15964_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=25309 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control BUS[10] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=15685 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=57131 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control BUS[5] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=-3655 nfet_03v3
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=3671 pfet_05v0
x a_12172_44635# a_13008_45195# a_13156_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=45195 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=10160 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=47879 pfet_05v0
x a_40580_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=30797 nfet_05v0
x a_45836_5953# vdd a_46304_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=6510 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=-891 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=40553 pfet_03v3
x a_13156_50721# vss a_13500_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=50176 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vss a_6768_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=41887 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=22508 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=44635 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=5953 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=6434 pfet_05v0
x a_n6080_47416# a_n5712_47413# a_n5564_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=47413 nfet_05v0
x a_52076_41872# vdd a_52544_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=42429 pfet_05v0
x a_6400_8734# a_6916_9276# a_7120_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=9276 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control PIN[17] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=12922 nfet_03v3
x a_3140_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=17486 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=37790 pfet_03v3
x a_40064_44653# a_40580_45195# a_40784_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=45195 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control PIN[9] BUS[6] vss s=97600,1844 d=41600,904 l=56 w=800 x=25536 y=35026 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control PIN[22] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=-892 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_27952_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=27852 y=36906 pfet_05v0
x a_52076_47398# vdd a_52544_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=47955 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=26738 pfet_03v3
x a_n6080_8734# a_n5564_9276# a_n5360_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=9276 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=37790 pfet_03v3
x a_12172_39109# vdd a_12640_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=39666 pfet_05v0
x a_12172_25294# a_13156_25854# a_13400_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=25309 nfet_05v0
x a_20876_36346# a_21860_36906# a_22104_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=36361 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=3750 pfet_05v0
x a_18412_52924# a_19248_53484# a_19396_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=53484 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control PIN[24] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=-6418 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=7397 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control BUS[3] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=40552 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=4634 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control BUS[10] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=12922 nfet_03v3
x a_28100_45195# vdd a_28444_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=28648 y=45119 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control PIN[12] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=26737 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=54368 pfet_03v3
x a_8396_47398# a_9380_47958# a_9624_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=47413 nfet_05v0
x a_12172_41872# a_13008_42432# a_13156_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=42432 pfet_05v0
x a_22204_25734# a_22104_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=25309 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=11456 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=17020 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control PIN[1] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=57130 nfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=33583 nfet_05v0
x a_n2756_17445# a_n2896_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=17489 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=43316 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=16982 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=54368 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=28538 pfet_05v0
x a_18412_41872# vdd a_18880_41890# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=42429 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=23975 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=35027 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=-891 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=57705 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=48842 pfet_03v3
x a_52076_28057# a_53060_28617# a_53304_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=28072 nfet_05v0
x a_6400_5971# a_6916_6513# a_7120_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=6513 pfet_05v0
x a_3140_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=14723 pfet_05v0
x a_40064_41890# a_40580_42432# a_40784_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=42432 pfet_05v0
x a_18412_47398# vdd a_18880_47416# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=47955 pfet_05v0
x a_50080_39127# a_50448_39124# a_50596_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=39124 nfet_05v0
x a_n308_3190# a_528_3750# a_676_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=3750 pfet_05v0
x a_18412_14242# a_19396_14802# a_19640_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=14257 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=35027 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=21212 pfet_03v3
x a_n6080_5971# a_n5564_6513# a_n5360_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=6513 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=43284 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control BUS[7] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=37789 nfet_03v3
x a_40924_6393# a_40824_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=5968 nfet_05v0
x a_31876_14802# vss a_32220_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=14257 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=51573 pfet_05v0
x a_12172_36346# vdd a_12640_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=12540 y=36903 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control PIN[13] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=23974 nfet_03v3
x a_n5564_23091# vss a_n5220_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=22546 nfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=34064 pfet_05v0
x a_49612_427# a_50596_987# a_50840_442# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=442 nfet_05v0
x a_15620_17565# vss a_15964_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=17020 nfet_05v0
x a_18412_19768# a_19396_20328# a_19640_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=19783 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] vss a_13008_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=58465 nfet_05v0
x a_n4084_30820# vss a_n3616_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=30838 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_20.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=3671 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=7397 pfet_03v3
x a_31876_20328# vss a_32220_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=19783 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=19023 nfet_05v0
x a_18412_50161# a_19248_50721# a_19396_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=50721 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=4634 pfet_03v3
x a_34340_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=58427 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=52939 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=4485 y=45116 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=39590 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-4032 y=62753 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gated_control PIN[11] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=29500 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=51605 pfet_03v3
x a_44356_25854# vdd a_44700_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=25778 pfet_05v0
x a_25120_3208# a_25488_3205# a_25636_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=3205 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control PIN[1] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=57130 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=57131 pfet_03v3
x a_n308_28057# vss a_160_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=28075 nfet_05v0
x Enable a_35805_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=-5121 nfet_05v0
x a_2624_41890# a_2992_41887# a_3140_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=41887 nfet_05v0
x a_n6080_28075# a_n5564_28617# a_n5360_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=28617 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=30820 nfet_05v0
x a_n2756_14682# a_n2896_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=14726 pfet_05v0
x a_50596_56247# vdd a_50940_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=56171 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=1871 pfet_03v3
x a_25120_8734# a_25488_8731# a_25636_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=8731 nfet_05v0
x a_52076_33583# vdd a_52544_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=34140 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=-6417 pfet_03v3
x a_37600_19786# a_38116_20328# a_38320_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=20328 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=51605 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control BUS[9] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44416 y=35026 nfet_03v3
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=50642 pfet_05v0
x a_46304_30838# a_46820_31380# a_47024_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=31380 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=18449 pfet_03v3
x a_n3616_52942# a_n3100_53484# a_n2896_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=53484 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=-1854 pfet_05v0
x a_37600_25312# a_38116_25854# a_38320_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=25854 pfet_05v0
x a_9724_25734# a_9584_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=25778 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control PIN[14] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=21211 nfet_03v3
x a_21860_53484# vss a_22204_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=52939 nfet_05v0
x swmatrix_row_10_11.D_in vdd a_n5712_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=28617 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=23975 pfet_03v3
x a_12172_17005# a_13156_17565# a_13400_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=17020 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=40521 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.I vss s=23232,704 d=23232,704 l=120 w=264 x=-4948 y=62249 nfet_05v0
x a_25980_n1896# a_25840_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=-1851 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=34995 pfet_05v0
x a_28444_28497# a_28344_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=28072 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=-3686 pfet_05v0
x a_46820_n1776# vdd a_47164_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=-1851 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=31301 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] vss a_13008_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=55702 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=41887 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control BUS[8] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=26737 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=4634 pfet_03v3
x a_n5564_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=50642 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=46079 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=23975 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=29501 pfet_03v3
x a_25120_3208# a_25636_3750# a_25840_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=3750 pfet_05v0
x Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-1668 y=60731 pfet_05v0
x a_22204_17445# a_22104_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=17020 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control BUS[9] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=57130 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=58465 nfet_05v0
x a_38116_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=-5121 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=54368 pfet_03v3
x a_n308_25294# vss a_160_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=25312 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=26738 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=-891 pfet_03v3
x a_18412_33583# vdd a_18880_33601# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=34140 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=21212 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=908 pfet_05v0
x a_27584_445# a_28100_987# a_28304_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=987 pfet_05v0
x a_3484_22971# a_3344_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=23015 pfet_05v0
x a_n3616_50179# a_n3100_50721# a_n2896_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=50721 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vss a_44208_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=47413 nfet_05v0
x Enable a_17085_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=41849 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] vss a_4605_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=30797 nfet_05v0
x a_28100_42432# vss a_28444_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=41887 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=21212 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control PIN[8] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=37789 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=32264 pfet_03v3
x a_3484_28497# a_3344_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=28541 pfet_05v0
x a_n3100_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=22508 nfet_05v0
x a_21344_445# a_21712_442# a_21860_987# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=442 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=54368 pfet_03v3
x a_50596_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=47375 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=37790 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=3750 pfet_05v0
x a_15104_52942# a_15472_52939# a_15620_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=52939 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=47398 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=21212 pfet_03v3
x a_24652_8716# a_25488_9276# a_25636_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=9276 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control BUS[5] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=23974 nfet_03v3
x a_31876_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=17486 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=44650 nfet_05v0
x a_3140_3750# vss a_3484_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=3205 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=50138 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gated_control BUS[7] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=29500 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=43316 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=23975 pfet_03v3
x a_3140_987# vss a_3484_867# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=442 nfet_05v0
x a_44356_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=42353 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=26738 pfet_03v3
x a_160_n5081# a_676_n4539# a_880_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=-4538 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=46079 pfet_03v3
x a_3140_9276# vss a_3484_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=8731 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=55664 nfet_05v0
x a_2156_3190# a_2992_3750# a_3140_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=3750 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=55702 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=48842 pfet_03v3
x a_27584_52942# a_28100_53484# a_28304_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=53484 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=51605 pfet_03v3
x a_5932_427# vdd a_6400_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=984 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=46047 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gated_control BUS[8] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=32263 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=7397 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control PIN[19] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=7396 nfet_03v3
x a_33356_28057# vss a_33824_28075# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=28075 nfet_05v0
x a_24652_41872# a_25636_42432# a_25880_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=41887 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=-891 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=10160 pfet_03v3
x a_n3100_34143# vdd a_n2756_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=34067 pfet_05v0
x a_40580_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=41556 y=3671 pfet_05v0
x a_9380_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=11456 nfet_05v0
x a_n6548_33583# a_n5564_34143# a_n5320_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=33598 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control BUS[7] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=21211 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gated_control BUS[4] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=-892 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=23975 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=21180 pfet_05v0
x a_n5564_n1776# vdd a_n5220_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=-1851 pfet_05v0
x a_21860_45195# vss a_22204_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=44650 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control BUS[2] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=-3655 nfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=47879 pfet_05v0
x a_n3100_39669# vdd a_n2756_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=39593 pfet_05v0
x a_5932_58450# a_6916_59010# a_7160_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=58465 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=55687 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=10160 pfet_03v3
x a_9380_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=16982 nfet_05v0
x a_34684_42312# a_34584_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=41887 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=40553 pfet_03v3
x a_27116_39109# vdd a_27584_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=39666 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control PIN[12] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=26737 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vss a_4605_404# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=404 nfet_05v0
x a_50596_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=44612 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=51605 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=23975 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=57131 pfet_03v3
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=36827 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=-6417 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=44635 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=29501 pfet_03v3
x a_15104_19786# a_15620_20328# a_15824_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=20328 pfet_05v0
x a_24652_5953# a_25488_6513# a_25636_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=6513 pfet_05v0
x a_31876_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=14723 pfet_05v0
x a_160_39127# a_676_39669# a_880_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=39669 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=18449 pfet_03v3
x a_20876_28057# vdd a_21344_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=28614 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=15686 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control PIN[24] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=-6418 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control PIN[9] BUS[3] vss s=97600,1844 d=41600,904 l=56 w=800 x=6816 y=35026 nfet_03v3
x a_15104_25312# a_15620_25854# a_15824_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=25854 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=52901 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=43316 pfet_03v3
x a_39596_36346# vss a_40064_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=36364 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=-317 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vss a_17085_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=41849 nfet_05v0
x a_27584_50179# a_28100_50721# a_28304_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=50721 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=48842 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=1871 pfet_03v3
x a_53060_17565# vdd a_53404_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=17489 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=54368 pfet_03v3
x a_37600_47416# a_37968_47413# a_38116_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=47413 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control PIN[20] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=4633 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=4634 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vdd a_528_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=12039 pfet_05v0
x a_44700_42312# a_44560_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=42356 pfet_05v0
x a_n3100_34143# vss a_n2756_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=33598 nfet_05v0
x a_33356_25294# vss a_33824_25312# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=25312 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=48810 pfet_05v0
x a_53060_47958# swmatrix_row_10_5.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=47879 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=11479 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=15280 y=35027 pfet_03v3
x Enable a_17085_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=33560 nfet_05v0
x a_n3100_31380# vdd a_n2756_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=31304 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] vdd a_528_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=17565 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=45116 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=17005 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=18449 pfet_03v3
x a_44700_47838# a_44560_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=47882 pfet_05v0
x a_9380_45195# vdd a_9724_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=9928 y=45119 pfet_05v0
x a_n6548_30820# a_n5564_31380# a_n5320_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=30835 nfet_05v0
x a_25636_53484# vdd a_25980_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=53408 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=-3654 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=7397 pfet_03v3
x a_21344_8734# a_21860_9276# a_22064_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=9276 pfet_05v0
x a_5932_55687# a_6916_56247# a_7160_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=55702 nfet_05v0
x a_n3100_36906# vdd a_n2756_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=36830 pfet_05v0
x a_3484_25734# a_3384_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=25309 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=52924 nfet_05v0
x a_15620_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=-5121 nfet_05v0
x a_43372_14242# vdd a_43840_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=14799 pfet_05v0
x a_15104_44653# a_15472_44650# a_15620_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=44650 nfet_05v0
x a_25636_59010# vdd a_25980_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=58934 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control PIN[1] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=57130 nfet_03v3
x a_27116_36346# vdd a_27584_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=36903 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=10160 pfet_03v3
x a_160_36364# a_676_36906# a_880_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=780 y=36906 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control PIN[24] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=-6418 nfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_19768# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=20249 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=46079 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=7397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=12923 pfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=-1854 pfet_05v0
x a_25636_9276# vdd a_25980_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=9200 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=46079 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=33598 nfet_05v0
x a_27116_3190# vdd a_27584_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=3747 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_25294# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=25775 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=32232 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=-3654 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vss a_50448_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=50176 nfet_05v0
x a_39596_33583# vss a_40064_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=33601 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control PIN[21] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=1870 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vss a_10845_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=25271 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=17486 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control BUS[10] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=57130 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=10160 pfet_03v3
x a_53060_14802# vdd a_53404_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=53608 y=14726 pfet_05v0
x a_19396_17565# vdd a_19740_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=17489 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=51605 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=34064 pfet_05v0
x a_1020_25734# a_880_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=25778 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control PIN[14] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=21211 nfet_03v3
x a_n3100_31380# vss a_n2756_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=30835 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=-4538 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=-6417 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vdd a_528_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=14802 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=39590 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=10160 pfet_03v3
x a_21860_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=42353 pfet_05v0
x a_25980_22971# a_25880_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=22546 nfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=23012 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=4634 pfet_03v3
x a_21344_5971# a_21860_6513# a_22064_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=6513 pfet_05v0
x a_13156_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=36827 pfet_05v0
x a_2156_30820# a_2992_31380# a_3140_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=31380 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control PIN[23] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=-3655 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=-6417 pfet_03v3
x a_19396_9276# vdd a_19740_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=9200 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=25294 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=-891 pfet_03v3
x a_n6548_8716# vdd a_n6080_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=9273 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=18449 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control BUS[9] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=-6418 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vss a_19248_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=25309 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=-6417 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=43316 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=4634 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=43316 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=18449 pfet_03v3
x swmatrix_row_10_2.D_in vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=56168 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vss a_17085_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=33560 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=30835 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=52179 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=48842 pfet_03v3
x a_38116_59010# vss a_38460_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=58465 nfet_05v0
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=36827 pfet_05v0
x a_53060_34143# swmatrix_row_10_10.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=34064 pfet_05v0
x a_3140_53484# vss a_3484_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=52939 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=48842 pfet_03v3
x swmatrix_row_10_23.phi_1 a_30892_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=47398 nfet_05v0
x a_14636_44635# a_15472_45195# a_15620_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=45195 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=39669 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=14723 pfet_05v0
x a_19396_14802# vdd a_19740_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=14726 pfet_05v0
x a_19396_42432# vss a_19740_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=41887 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=35027 pfet_03v3
x a_9724_28497# a_9624_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=28072 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=41127 nfet_05v0
x a_53060_39669# swmatrix_row_10_8.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=39590 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gated_control PIN[8] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=37789 nfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=31301 pfet_05v0
x Enable a_10845_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=-2358 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=-3654 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=23975 pfet_03v3
x a_21860_9276# vdd a_22204_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=9200 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=46079 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=46653 nfet_05v0
x a_n6548_n5099# a_n5564_n4539# a_n5320_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=-5083 nfet_05v0
x a_3484_17445# a_3384_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=17020 nfet_05v0
x a_33356_33583# a_34340_34143# a_34584_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=33598 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=26738 pfet_03v3
x a_45836_39109# a_46820_39669# a_47064_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=39124 nfet_05v0
x a_18880_11497# a_19248_11494# a_19396_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=11494 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=-3654 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control BUS[5] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=29500 nfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] vss a_48285_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=25271 nfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=3671 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control PIN[19] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=7396 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=22531 nfet_05v0
x a_12640_n2318# a_13156_n1776# a_13360_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=-1775 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=15686 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=46079 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=40553 pfet_03v3
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-4480 y=62753 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=26738 pfet_03v3
x a_n6548_5953# vdd a_n6080_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=6510 pfet_05v0
x a_46820_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=17486 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=32264 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=28538 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=24549 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=37790 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] vdd a_6768_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=6668 y=987 pfet_05v0
x swmatrix_row_10_3.D_in vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=53405 pfet_05v0
x a_19396_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=28034 nfet_05v0
x a_25636_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=22508 nfet_05v0
x a_38116_56247# vss a_38460_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=55702 nfet_05v0
x a_53060_31380# swmatrix_row_10_11.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=31301 pfet_05v0
x swmatrix_row_10_1.D_in vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=58931 pfet_05v0
x a_15964_50601# a_15864_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=50176 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=44635 nfet_05v0
x a_14636_41872# a_15472_42432# a_15620_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=42432 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_34192_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=34092 y=36906 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=54942 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=21212 pfet_03v3
x a_44700_58890# a_44600_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=58465 nfet_05v0
x a_n5220_22971# a_n5320_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=22546 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control BUS[2] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=23974 nfet_03v3
x a_13156_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=23012 pfet_05v0
x a_n3100_n4539# vss a_n2756_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=-5083 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control PIN[19] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=7396 nfet_03v3
x a_n1225_61293# En_clk_din_0.clock vdd vdd s=32208,908 d=20216,514 l=100 w=366 x=-1204 y=60731 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=44650 nfet_05v0
x a_13156_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=-2358 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=-891 pfet_03v3
x a_8864_8734# a_9380_9276# a_9584_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=9276 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=5208 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=43316 pfet_03v3
x a_53404_34023# a_53264_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=34067 pfet_05v0
x Enable a_54525_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=28034 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=-6417 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=7397 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=23975 pfet_03v3
x a_n6548_n2336# a_n5564_n1776# a_n5320_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=-2320 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=46079 pfet_03v3
x a_33356_30820# a_34340_31380# a_34584_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=30835 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=18449 pfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_6.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=42353 pfet_05v0
x a_53404_39549# a_53264_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=39593 pfet_05v0
x a_39596_427# vdd a_40064_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=984 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=48842 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_12.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=25271 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control BUS[10] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=-892 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_0.gated_control PIN[20] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=4633 nfet_03v3
x a_9380_50721# vss a_9724_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=50176 nfet_05v0
x a_40064_33601# a_40432_33598# a_40580_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=33598 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] vss a_19248_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=17020 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=43316 pfet_03v3
x a_52544_39127# a_52912_39124# a_53060_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=39124 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control PIN[12] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=26737 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=1871 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=12923 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=23975 pfet_03v3
x Enable a_48285_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=-2358 nfet_05v0
x a_46820_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=14723 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=29501 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control PIN[23] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=-3655 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vss a_25488_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=5968 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=18449 pfet_03v3
x a_30892_36346# vss a_31360_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=36364 nfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=23012 pfet_05v0
x a_7260_20208# a_7120_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=20252 pfet_05v0
x Enable a_n1635_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=58427 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control BUS[4] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=37789 nfet_03v3
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=28538 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=-5083 nfet_05v0
x a_3140_45195# vss a_3484_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=44650 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=35027 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=10160 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=46079 pfet_03v3
x a_24652_22531# vdd a_25120_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=23088 pfet_05v0
x a_8396_39109# vdd a_8864_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=39666 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gated_control BUS[6] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=54367 nfet_03v3
x a_676_45195# vdd a_1020_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=45119 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=40553 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=2264 y=3671 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=1871 pfet_03v3
x a_44700_56127# a_44600_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=55702 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=32264 pfet_03v3
x a_n3100_n1776# vss a_n2756_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=-2320 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control PIN[20] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=4633 nfet_03v3
x a_2156_28057# vdd a_2624_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=28614 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control PIN[24] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=-6418 nfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=17005 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=50642 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=404 nfet_05v0
x a_8864_5971# a_9380_6513# a_9584_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=6513 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=40553 pfet_03v3
x a_19740_34023# a_19600_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=34067 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=-3654 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=4634 pfet_03v3
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=9197 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=37790 pfet_03v3
x a_53404_31260# a_53264_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=31304 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control PIN[11] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=29500 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vss a_25488_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=52939 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=51605 pfet_03v3
x a_19396_6513# vss a_19740_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=5968 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=43316 pfet_03v3
x a_31360_36364# a_31728_36361# a_31876_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=36361 nfet_05v0
x a_19740_39549# a_19600_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=39593 pfet_05v0
x a_53404_36786# a_53264_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=36830 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control PIN[12] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=26737 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=26738 pfet_03v3
x a_13156_12039# vss a_13500_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=11494 nfet_05v0
x a_37132_44635# vss a_37600_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=44653 nfet_05v0
x a_40064_30838# a_40432_30835# a_40580_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=30835 nfet_05v0
x a_13500_22971# a_13360_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=23015 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=908 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=48842 pfet_03v3
x a_50596_25854# vdd a_50940_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=25778 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_40432_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=40312 y=39124 nfet_05v0
x a_13500_28497# a_13360_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=28541 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=16260 nfet_05v0
x a_30892_33583# vss a_31360_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=33601 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=-891 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control BUS[10] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=-6418 nfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=-2320 nfet_05v0
x a_6916_53484# vdd a_7260_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=53408 pfet_05v0
x a_52544_30838# a_53060_31380# a_53264_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=31380 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control PIN[14] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=21211 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control BUS[1] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=54367 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=54368 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control PIN[23] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=-3655 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=43316 pfet_03v3
x a_24652_19768# vdd a_25120_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=20325 pfet_05v0
x a_6916_59010# vdd a_7260_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=58934 pfet_05v0
x a_8396_36346# vdd a_8864_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=8764 y=36903 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gated_control BUS[6] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=51604 nfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=41872 nfet_05v0
x a_12640_22549# a_13156_23091# a_13360_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=23091 pfet_05v0
x a_20876_n5099# vss a_21344_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=-5080 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=10160 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=48842 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=23943 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=43316 pfet_03v3
x a_24652_25294# vdd a_25120_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=25851 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=54368 pfet_03v3
x a_30892_47398# a_31728_47958# a_31876_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=47958 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gated_control PIN[13] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=23974 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=23975 pfet_03v3
x a_19740_31260# a_19600_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=31304 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=23975 pfet_03v3
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=6434 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=48842 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=10160 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=15686 pfet_03v3
x a_33356_n5099# a_34340_n4539# a_34584_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=-5083 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=51573 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=47375 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=41887 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=41849 nfet_05v0
x a_28100_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=36827 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control BUS[9] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=26737 nfet_03v3
x a_39596_n2336# a_40432_n1776# a_40580_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=-1775 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_46672_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=46552 y=47413 nfet_05v0
x a_19740_36786# a_19600_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=36830 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=9197 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=29501 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gated_control BUS[10] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=-3655 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vdd a_31728_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=45195 pfet_05v0
x a_38116_3750# vss a_38460_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=3205 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=55687 nfet_05v0
x a_38116_9276# vss a_38460_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=8731 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=42353 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=21212 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=47879 pfet_05v0
x a_1020_28497# a_920_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=28072 nfet_05v0
x a_7260_22971# a_7160_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=22546 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-5844 y=59873 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control PIN[2] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=54367 nfet_03v3
x a_19396_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=50642 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=40553 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] vss a_13008_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=14257 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=51605 pfet_03v3
x a_12640_445# a_13008_442# a_13156_987# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=442 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control BUS[1] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=51604 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=12891 pfet_05v0
x a_34340_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=14219 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=36827 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vss a_13008_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=19783 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=3190 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=53405 pfet_05v0
x a_46820_47958# vss a_47164_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=47428 y=47413 nfet_05v0
x a_12640_58468# a_13008_58465# a_13156_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=58465 nfet_05v0
x a_34340_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=19745 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=51605 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=-6417 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] vss a_25488_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=44650 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=58931 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=56168 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=-5843 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=12923 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=18449 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vdd a_37968_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=53484 pfet_05v0
x a_33356_n2336# a_34340_n1776# a_34584_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=-2320 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=44612 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] vss a_n1635_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=41849 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=6434 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control BUS[4] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=21211 nfet_03v3
x a_40064_n5081# a_40432_n5084# a_40580_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=-5083 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control PIN[19] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=7396 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vdd a_528_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=59010 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vdd a_31728_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=42432 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=12923 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=-891 pfet_03v3
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=11960 pfet_05v0
x a_33824_3208# a_34192_3205# a_34340_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=3205 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=58450 nfet_05v0
x a_24652_427# a_25636_987# a_25880_442# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=442 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=52924 nfet_05v0
x a_n6548_39109# vdd a_n6080_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=39666 pfet_05v0
x a_43372_55687# vdd a_43840_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=56244 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=23975 pfet_03v3
x a_33824_8734# a_34192_8731# a_34340_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=8731 nfet_05v0
x a_14636_52924# vdd a_15104_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=53481 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=35027 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control BUS[10] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=-892 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control PIN[3] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=51604 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=10160 pfet_03v3
x a_43372_47398# a_44356_47958# a_44600_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=44480 y=47413 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=36827 pfet_05v0
x a_30892_33583# a_31728_34143# a_31876_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=31776 y=34143 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=-3654 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=45116 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=10160 pfet_03v3
x a_14636_44635# vss a_15104_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=44653 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=25294 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=54368 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=26738 pfet_03v3
x a_28100_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=23012 pfet_05v0
x a_28100_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=-2358 nfet_05v0
x a_n5564_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=11960 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=19768 nfet_05v0
x a_12640_55705# a_13008_55702# a_13156_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=55702 nfet_05v0
x a_27584_41890# a_27952_41887# a_28100_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=41887 nfet_05v0
x a_6916_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=39086 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=14257 nfet_05v0
x a_676_50721# vss a_1020_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=50176 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gated_control PIN[19] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=7396 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control PIN[15] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=18448 nfet_03v3
x a_53404_47838# a_53304_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=53444 y=47413 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control PIN[9] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=35026 nfet_03v3
x a_52076_n5099# vdd a_52544_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=-4541 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=53405 pfet_05v0
x a_40580_50721# vdd a_40924_50601# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=50645 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=33560 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=19783 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=-6417 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=1871 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] vdd a_37968_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=50721 pfet_05v0
x a_676_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=28034 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=15686 pfet_03v3
x a_13500_39549# a_13400_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=13540 y=39124 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=58931 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control PIN[13] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=23974 nfet_03v3
x a_40064_n2318# a_40432_n2321# a_40580_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=-2320 nfet_05v0
x a_24652_8716# vdd a_25120_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=9273 pfet_05v0
x a_13156_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=908 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control PIN[20] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=4633 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=34064 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=31380 pfet_05v0
x a_45836_36346# vss a_46304_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=36364 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=39590 pfet_05v0
x a_n6548_36346# vdd a_n6080_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=-6179 y=36903 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=23012 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=54368 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=23975 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=46079 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=29501 pfet_03v3
x swmatrix_row_10_9.D_in vss a_n5712_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=33598 nfet_05v0
x a_39596_22531# a_40432_23091# a_40580_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=23091 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=15686 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control PIN[12] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=26737 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=22531 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=51605 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=11456 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=46079 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=1871 pfet_03v3
x a_6916_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=7892 y=36323 nfet_05v0
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=42353 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_5.gated_control PIN[20] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=4633 nfet_03v3
x a_19740_47838# a_19640_47413# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=47413 nfet_05v0
x a_18412_n5099# vdd a_18880_n5081# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=-4541 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vss a_n1635_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=33560 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=16982 nfet_05v0
x a_33356_8716# a_34192_9276# a_34340_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=9276 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=12923 pfet_03v3
x a_28444_22971# a_28304_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=23015 pfet_05v0
x a_5932_22531# vdd a_6400_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=23088 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=-923 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vss a_29565_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=30797 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control BUS[3] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=54367 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=40553 pfet_03v3
x a_24652_5953# vdd a_25120_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=6510 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=31301 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control BUS[10] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=26737 nfet_03v3
x a_28444_28497# a_28304_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=28541 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=23975 pfet_03v3
x a_45836_33583# vss a_46304_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=33601 nfet_05v0
x a_5932_14242# a_6916_14802# a_7160_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_2 a_45836_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=23012 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=11479 nfet_05v0
x a_12172_55687# a_13008_56247# a_13156_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=56247 pfet_05v0
x Enable a_42045_50138# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=50138 nfet_05v0
x a_40580_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=41849 nfet_05v0
x a_25636_17565# vdd a_25980_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=17489 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=51605 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=47398 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control PIN[13] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=23974 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_442# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=442 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=57131 pfet_03v3
x a_5932_19768# a_6916_20328# a_7160_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=19783 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vss a_6768_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=52939 nfet_05v0
x Enable a_42045_55664# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=55664 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=-6417 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=43316 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=40553 pfet_03v3
x swmatrix_row_10_10.D_in vss a_n5712_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=30835 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=12923 pfet_03v3
x a_3140_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=28538 pfet_05v0
x a_40064_55705# a_40580_56247# a_40784_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=56247 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=48842 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] vss a_23325_n5122# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=-5121 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=-1775 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=43316 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=28080 y=29501 pfet_03v3
x a_37600_n5081# a_38116_n4539# a_38320_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=-4538 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=57099 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=35027 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control BUS[10] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=23974 nfet_03v3
x a_33356_5953# a_34192_6513# a_34340_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=6513 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control PIN[8] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=37789 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=-3654 pfet_03v3
x a_20876_47398# a_21860_47958# a_22104_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=21984 y=47413 nfet_05v0
x a_5932_19768# vdd a_6400_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=20325 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=15686 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control BUS[6] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=-3655 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control BUS[3] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=51604 nfet_03v3
x a_49612_50161# a_50596_50721# a_50840_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=50176 nfet_05v0
x a_2156_n5099# vss a_2624_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=-5080 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=10160 pfet_03v3
x swmatrix_row_10_23.phi_2 a_14636_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=19768 nfet_05v0
x a_5932_25294# vdd a_6400_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=25851 pfet_05v0
x a_34340_20328# vdd a_34684_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=20252 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=28034 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=22508 nfet_05v0
x a_25636_14802# vdd a_25980_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=14726 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=44635 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gated_control BUS[10] PIN[7] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=40552 nfet_03v3
x Enable a_42045_52901# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=52901 nfet_05v0
x a_46304_44653# a_46820_45195# a_47024_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=45195 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=32264 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=-891 pfet_03v3
x a_37600_39127# a_38116_39669# a_38320_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=39669 pfet_05v0
x a_52076_39109# a_53060_39669# a_53304_39124# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=39124 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control PIN[9] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=35026 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=-891 pfet_03v3
x a_18412_25294# a_19396_25854# a_19640_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=25309 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=54336 pfet_05v0
x a_31876_25854# vss a_32220_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=25309 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vss a_42045_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=50138 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=10160 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vss a_50448_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=11494 nfet_05v0
x a_676_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=50642 pfet_05v0
x swmatrix_row_10_23.phi_2 a_27116_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=27224 y=45116 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vss a_42045_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=55664 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=47879 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=12923 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=-891 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vss a_42045_404# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=404 nfet_05v0
x a_40580_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=33560 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=32264 pfet_03v3
x a_40580_n4539# vdd a_40924_n4659# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=-4614 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=1871 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vss a_6768_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=44650 nfet_05v0
x a_2624_52942# a_2992_52939# a_3140_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=52939 nfet_05v0
x a_n308_39109# vss a_160_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=39127 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=3671 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=18449 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=35027 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control PIN[10] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=32263 nfet_03v3
x a_8864_n2318# a_9380_n1776# a_9584_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=-1775 pfet_05v0
x swmatrix_row_10_23.D_in vss a_n5712_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=-5083 nfet_05v0
x a_46304_41890# a_46820_42432# a_47024_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=42432 pfet_05v0
x a_43840_33601# a_44208_33598# a_44356_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=33598 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vss a_42045_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=3167 nfet_05v0
x a_37600_36364# a_38116_36906# a_38320_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=38220 y=36906 pfet_05v0
x a_52076_5953# a_53060_6513# a_53304_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=5968 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=34640 y=35027 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=1871 pfet_03v3
x a_34684_50601# a_34544_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=50645 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=46079 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3691 y=29501 pfet_03v3
x a_38116_14802# vss a_38460_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=14257 nfet_05v0
x Enable a_35805_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=25271 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=-3654 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] vss a_42045_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=8693 nfet_05v0
x swmatrix_row_10_16.D_in vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=17486 pfet_05v0
x a_n5564_28617# vss a_n5220_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=28072 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=13497 nfet_05v0
x a_n4084_36346# vss a_n3616_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=36364 nfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=-4617 pfet_05v0
x a_38116_20328# vss a_38460_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=19783 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.ZN vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-4032 y=60377 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=35027 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=19023 nfet_05v0
x a_28444_39549# a_28344_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=28484 y=39124 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vss a_n1635_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=3167 nfet_05v0
x a_15620_42432# vdd a_15964_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=42356 pfet_05v0
x a_52076_41872# vss a_52544_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=41890 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gated_control BUS[5] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=37789 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=1871 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=58465 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=52939 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] vss a_42045_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=52901 nfet_05v0
x a_6916_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=-1854 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=1871 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_5.gated_control PIN[11] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19936 y=29500 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] vss a_n1635_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=8693 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=57131 pfet_03v3
x a_44356_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=56168 pfet_05v0
x a_15620_47958# vdd a_15964_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=47882 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=33583 nfet_05v0
x a_27116_30820# a_27952_31380# a_28100_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=31380 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=-1854 pfet_05v0
x a_21860_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=908 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=23091 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=21212 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control PIN[7] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=40552 nfet_03v3
x a_15104_n5081# a_15620_n4539# a_15824_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=-4538 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=-6417 pfet_03v3
x a_45836_5953# a_46820_6513# a_47064_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=5968 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=57131 pfet_03v3
x a_2624_19786# a_3140_20328# a_3344_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=20328 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gated_control BUS[8] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=46078 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=32264 pfet_03v3
x a_n5564_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=-4617 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=2160 y=18449 pfet_03v3
x swmatrix_row_10_22.D_in vss a_n5712_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=-2320 nfet_05v0
x a_2624_25312# a_3140_25854# a_3344_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=25854 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=37790 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gated_control BUS[2] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=1870 nfet_03v3
x a_40924_3630# a_40824_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=3205 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control BUS[7] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=35026 nfet_03v3
x a_43840_30838# a_44208_30835# a_44356_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=30835 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=32264 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control PIN[14] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=21211 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=-891 pfet_03v3
x a_21860_59010# vss a_22204_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=58465 nfet_05v0
x a_28100_53484# vss a_28444_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=52939 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] vss a_4605_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=41849 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=23975 pfet_03v3
x a_18412_17005# a_19396_17565# a_19640_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=17020 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=43316 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=34064 pfet_05v0
x a_40924_9156# a_40824_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=8731 nfet_05v0
x a_31876_17565# vss a_32220_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=17020 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vss a_42045_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=5930 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=9197 pfet_05v0
x a_38116_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=25271 nfet_05v0
x swmatrix_row_10_17.D_in vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=14723 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=54368 pfet_03v3
x a_8864_50179# a_9232_50176# a_9380_50721# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=50176 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=37790 pfet_03v3
x a_50596_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=58427 nfet_05v0
x a_n4084_33583# vss a_n3616_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=33601 nfet_05v0
x a_21860_6513# vss a_22204_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=5968 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=10734 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=48842 pfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=39590 pfet_05v0
x a_44700_14682# a_44600_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=14257 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=23975 pfet_03v3
x a_15964_11919# a_15864_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=11494 nfet_05v0
x a_18412_41872# vss a_18880_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=41890 nfet_05v0
x a_31876_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=32852 y=28538 pfet_05v0
x a_44356_23091# vdd a_44700_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=23015 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=55702 nfet_05v0
x a_44700_20208# a_44600_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=19783 nfet_05v0
x a_15104_39127# a_15620_39669# a_15824_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=39669 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] vss a_n1635_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=5930 nfet_05v0
x a_44356_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=53405 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=30820 nfet_05v0
x a_44356_28617# vdd a_44700_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=28541 pfet_05v0
x a_2624_44653# a_2992_44650# a_3140_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=44650 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=15686 pfet_03v3
x a_44356_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=58931 pfet_05v0
x a_19396_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=3671 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gated_control BUS[8] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=43315 nfet_03v3
x a_9380_12039# vss a_9724_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=11494 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=40553 pfet_03v3
x a_33356_39109# vss a_33824_39127# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=39127 nfet_05v0
x a_9724_22971# a_9584_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=23015 pfet_05v0
x a_43372_n2336# a_44208_n1776# a_44356_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=-1775 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=3167 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=5953 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=47879 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53520 y=35027 pfet_03v3
x a_44700_6393# a_44560_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=6437 pfet_05v0
x Enable a_n1635_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=14219 nfet_05v0
x a_24652_52924# a_25636_53484# a_25880_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=52939 nfet_05v0
x Enable a_17085_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=47375 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=21212 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gated_control BUS[8] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=48841 nfet_03v3
x a_n3100_45195# vdd a_n2756_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=45119 pfet_05v0
x a_46820_987# vdd a_47164_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=911 pfet_05v0
x a_9380_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=22508 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=32232 pfet_05v0
x a_n3100_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=28034 nfet_05v0
x a_9724_28497# a_9584_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=28541 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=8693 nfet_05v0
x Enable a_n1635_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=-1570 y=19745 nfet_05v0
x a_21860_56247# vss a_22204_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=31301 pfet_05v0
x a_15104_58468# a_15472_58465# a_15620_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=58465 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=21212 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=6434 pfet_05v0
x a_6916_17565# vdd a_7260_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=17489 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=51605 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gated_control BUS[6] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=10159 nfet_03v3
x a_34684_53364# a_34584_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=52939 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control BUS[6] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=23974 nfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=44650 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=40553 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=5968 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gated_control BUS[8] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=29500 nfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=9197 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gated_control BUS[6] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=15685 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=26738 pfet_03v3
x a_8864_22549# a_9380_23091# a_9584_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=23091 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control BUS[8] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=40552 nfet_03v3
x a_15104_36364# a_15620_36906# a_15824_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=15724 y=36906 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=53040 y=-891 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=11960 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=46047 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=32264 pfet_03v3
x a_39596_47398# vss a_40064_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=47416 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=9360 y=29501 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=12923 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vss a_10845_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=39086 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=37790 pfet_03v3
x a_20876_30820# vss a_21344_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=30838 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=10160 pfet_03v3
x a_44356_42432# vss a_44700_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=41887 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control PIN[9] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=35026 nfet_03v3
x a_n3100_6513# vss a_n2756_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=5968 nfet_05v0
x a_44700_53364# a_44560_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=53408 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=32264 pfet_03v3
x Enable a_17085_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=44612 nfet_05v0
x a_28100_45195# vss a_28444_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=44650 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] vss a_4605_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=33560 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gated_control BUS[3] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=-3655 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=5968 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] vdd a_528_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=428 y=28617 pfet_05v0
x a_43840_n5081# a_44208_n5084# a_44356_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=-5083 nfet_05v0
x a_44700_58890# a_44560_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=58934 pfet_05v0
x a_21860_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=56168 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=33583 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=37790 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=5930 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=10160 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control BUS[5] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=21211 nfet_03v3
x a_2156_44635# a_2992_45195# a_3140_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=45195 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control BUS[1] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=10159 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=57131 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=23975 pfet_03v3
x a_6916_14802# vdd a_7260_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=14726 pfet_05v0
x a_15104_55705# a_15472_55702# a_15620_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=55702 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52880 y=29501 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=21212 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=-891 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=7397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=15686 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control BUS[1] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=15685 nfet_03v3
x a_34684_n4659# a_34544_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=-4614 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=6434 pfet_05v0
x a_3484_6393# a_3384_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=5968 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gated_control BUS[6] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=12922 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=17486 pfet_05v0
x a_43840_52942# a_44356_53484# a_44560_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=53484 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=29501 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gated_control PIN[15] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=18448 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control PIN[22] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=-892 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=-891 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=15686 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vss a_17085_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=47375 nfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_36346# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=36827 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=1871 pfet_03v3
x a_5932_5953# vss a_6400_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=5971 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=34064 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_25294# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=25294 nfet_05v0
x a_15620_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=25271 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=40553 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=12891 pfet_05v0
x a_n308_50161# vdd a_160_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=50718 pfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=28538 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] vss a_10845_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=36323 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=-6417 pfet_03v3
x a_12640_445# a_13156_987# a_13360_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=987 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=48810 pfet_05v0
x a_24652_44635# a_25636_45195# a_25880_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=44650 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=39590 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gated_control BUS[1] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=32263 nfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=11479 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2251 y=18449 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=8504 y=45116 pfet_05v0
x a_n6548_36346# a_n5564_36906# a_n5320_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=36361 nfet_05v0
x a_8396_52924# a_9232_53484# a_9380_53484# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=53484 pfet_05v0
x a_43840_n2318# a_44208_n2321# a_44356_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=-2320 nfet_05v0
x a_50940_42312# a_50840_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=30820 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=58450 nfet_05v0
x a_21860_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=53405 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] vdd a_44208_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=31380 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control PIN[18] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=10159 nfet_03v3
x a_34684_45075# a_34584_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=44650 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control PIN[11] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=29500 nfet_03v3
x a_31360_19786# a_31876_20328# a_32080_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=20328 pfet_05v0
x a_2156_41872# a_2992_42432# a_3140_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=42432 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vss a_48285_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=39086 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=36346 nfet_05v0
x a_19396_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=11960 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gated_control PIN[16] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=15685 nfet_03v3
x a_21860_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=58931 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=54368 pfet_03v3
x a_31360_25312# a_31876_25854# a_32080_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=25854 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=4634 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=12923 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control BUS[1] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=12922 nfet_03v3
x a_12640_14260# a_13008_14257# a_13156_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=14257 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=-1854 pfet_05v0
x a_43372_22531# a_44208_23091# a_44356_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=23091 pfet_05v0
x a_27116_8716# vdd a_27584_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=9273 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=14723 pfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=908 pfet_05v0
x a_43840_50179# a_44356_50721# a_44560_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=50721 pfet_05v0
x a_12640_19786# a_13008_19783# a_13156_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=19783 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=-3654 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] vss a_17085_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=44612 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=12923 pfet_03v3
x a_n308_44635# vdd a_160_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=45192 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=17486 pfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=31301 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_22531# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=22531 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=57131 pfet_03v3
x a_53060_45195# swmatrix_row_10_6.D_in vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=54036 y=45116 pfet_05v0
x a_14636_55687# a_15472_56247# a_15620_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=56247 pfet_05v0
x a_49612_22531# vdd a_50080_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=23088 pfet_05v0
x a_n3100_36906# vss a_n2756_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=36361 nfet_05v0
x a_9724_39549# a_9624_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=9764 y=39124 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=104000,1860 l=56 w=800 x=4720 y=35027 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=-891 pfet_03v3
x a_19396_53484# vss a_19740_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=14242 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control BUS[2] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=37789 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=58465 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=10160 pfet_03v3
x a_25980_28497# a_25880_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=28072 nfet_05v0
x a_43372_11479# vdd a_43840_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=12036 pfet_05v0
x a_8396_50161# a_9232_50721# a_9380_50721# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=50721 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=57705 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=-6417 pfet_03v3
x a_2156_5953# vss a_2624_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=5971 nfet_05v0
x a_n3100_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=50642 pfet_05v0
x a_n5220_6393# a_n5320_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=5968 nfet_05v0
x a_43372_17005# vdd a_43840_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=17562 pfet_05v0
x a_18880_22549# a_19248_22546# a_19396_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=22546 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_1.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=56168 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] vdd a_50448_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=987 pfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_7.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=39086 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] vss a_48285_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=36323 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=7397 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control PIN[17] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=12922 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=51605 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=-6417 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] vss a_528_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=33598 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=33598 nfet_05v0
x a_46820_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=47796 y=28538 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_22531# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=52184 y=23012 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=43316 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=15686 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=18449 pfet_03v3
x a_7260_34023# a_7120_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=34067 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=36361 nfet_05v0
x a_27116_5953# vdd a_27584_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=27484 y=6510 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=48842 pfet_03v3
x a_7260_39549# a_7120_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=39593 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=32264 pfet_03v3
x a_3140_59010# vss a_3484_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=58465 nfet_05v0
x a_676_12039# vss a_1020_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=11494 nfet_05v0
x a_1020_22971# a_880_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=23015 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vdd a_19248_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=-1775 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=14723 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10160 y=18449 pfet_03v3
x a_3140_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=50138 nfet_05v0
x a_40580_12039# vdd a_40924_11919# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=11963 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=37790 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vdd a_50448_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=9276 pfet_05v0
x a_49612_19768# vdd a_50080_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=20325 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=54368 pfet_03v3
x a_1020_28497# a_880_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=28541 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=-3654 pfet_03v3
x a_3140_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=55664 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=46079 pfet_03v3
x a_33356_50161# vdd a_33824_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=50718 pfet_05v0
x a_49612_25294# vdd a_50080_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=25851 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=55702 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29200 y=35027 pfet_03v3
x a_21344_52942# a_21860_53484# a_22064_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=53484 pfet_05v0
x a_53060_34143# vss a_53404_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=33598 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.I vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.ZN vdd s=32208,908 d=32208,908 l=100 w=366 x=-4480 y=60377 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=54368 pfet_03v3
x a_53404_45075# a_53264_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=45119 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control BUS[2] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=32263 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=-3654 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=1871 pfet_03v3
x a_12640_47416# a_13156_47958# a_13360_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=47958 pfet_05v0
x a_18880_n2318# a_19396_n1776# a_19600_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=-1775 pfet_05v0
x a_3140_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=3671 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=15686 pfet_03v3
x a_37132_58450# vss a_37600_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=58468 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_2.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=53405 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_8.swmatrix_Tgate_9.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=-1195 y=36323 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=19768 nfet_05v0
x a_53060_31380# swmatrix_row_10_11.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=30797 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=4634 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_0.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=58931 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] vss a_528_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=30835 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=30835 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=-6417 pfet_03v3
x a_25636_50721# vss a_25980_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=50176 nfet_05v0
x a_30892_47398# vss a_31360_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=31240 y=47416 nfet_05v0
x a_7260_31260# a_7120_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=31304 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=12923 pfet_03v3
x a_25636_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=28034 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gated_control BUS[6] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=7396 nfet_03v3
x a_7260_36786# a_7120_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=36830 pfet_05v0
x Enable a_29565_3167# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=3167 nfet_05v0
x a_3140_56247# vss a_3484_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=55702 nfet_05v0
x a_52544_44653# a_53060_45195# a_53264_45195# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=45195 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control PIN[9] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=35026 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=-891 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control BUS[3] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=10159 nfet_03v3
x a_19396_45195# vss a_19740_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=44650 nfet_05v0
x a_n5220_28497# a_n5320_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=28072 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gated_control BUS[3] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=23974 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vdd a_50448_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=6513 pfet_05v0
x Enable a_29565_8693# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=8693 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=55687 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=51605 pfet_03v3
x a_33356_44635# vdd a_33824_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=45192 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=43684 y=37758 pfet_05v0
x Enable a_10845_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=-5121 nfet_05v0
x a_3140_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=52901 nfet_05v0
x a_24652_39109# vdd a_25120_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=39666 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gated_control PIN[22] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=51136 y=-892 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=-6417 pfet_03v3
x a_12172_11479# a_13008_12039# a_13156_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=12039 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control BUS[3] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=15685 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=43316 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_9.gated_control PIN[8] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=37789 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=1871 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=23975 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=47879 pfet_05v0
x a_33356_36346# a_34340_36906# a_34584_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=36361 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=39760 y=29501 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] vdd a_19248_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=3750 pfet_05v0
x a_21344_50179# a_21860_50721# a_22064_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=50721 pfet_05v0
x a_19740_45075# a_19600_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=19740 y=45119 pfet_05v0
x a_53060_31380# vss a_53404_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=30835 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=51605 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=48842 pfet_03v3
x a_53404_3630# a_53264_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=53404 y=3674 pfet_05v0
x a_12172_17005# a_13008_17565# a_13156_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=17565 pfet_05v0
x Enable a_42045_11456# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=11456 nfet_05v0
x a_31360_47416# a_31728_47413# a_31876_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=31776 y=47413 nfet_05v0
x a_46304_33601# a_46672_33598# a_46820_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=33598 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=-1854 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=-6417 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=23975 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=12923 pfet_03v3
x a_13156_23091# vss a_13500_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=22546 nfet_05v0
x a_37132_55687# vss a_37600_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=55705 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=29501 pfet_03v3
x Enable a_42045_16982# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=16982 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=18449 pfet_03v3
x a_40064_11497# a_40580_12039# a_40784_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=12039 pfet_05v0
x a_2156_30820# vss a_2624_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=30838 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=21786 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=-4617 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=-1611 y=1871 pfet_03v3
x a_12172_3190# a_13008_3750# a_13156_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=3750 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=27312 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=7397 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=56168 pfet_05v0
x a_40064_17023# a_40580_17565# a_40784_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=17565 pfet_05v0
x a_32220_50601# a_32120_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=50176 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=35027 pfet_03v3
x a_21860_n1776# vdd a_22204_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=-1851 pfet_05v0
x a_39596_52924# vdd a_40064_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=53481 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gated_control BUS[6] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=4633 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=54368 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gated_control BUS[2] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=21211 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=-3654 pfet_03v3
x a_52544_41890# a_53060_42432# a_53264_42432# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=42432 pfet_05v0
x a_18412_19768# a_19248_20328# a_19396_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=20328 pfet_05v0
x a_n308_3190# vss a_160_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=3208 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=21212 pfet_03v3
x Enable a_29565_5930# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=5930 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=52924 nfet_05v0
x a_12640_33601# a_13156_34143# a_13360_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=13260 y=34143 pfet_05v0
x a_13156_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=-5121 nfet_05v0
x a_18412_25294# a_19248_25854# a_19396_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=25854 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=-3654 pfet_03v3
x a_n308_8716# vss a_160_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=8734 nfet_05v0
x a_24652_36346# vdd a_25120_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=36903 pfet_05v0
x a_21344_445# a_21860_987# a_22064_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=987 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control BUS[8] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=1870 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control BUS[3] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=12922 nfet_03v3
x a_49612_11479# a_50596_12039# a_50840_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=11494 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] vss a_25488_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=58465 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=57131 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=26738 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_1 a_30892_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=-1854 pfet_05v0
x a_12172_14242# a_13008_14802# a_13156_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=14802 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=52939 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vss a_25488_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=3205 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=58427 nfet_05v0
x a_40064_36364# a_40432_36361# a_40580_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=36361 nfet_05v0
x a_46304_30838# a_46672_30835# a_46820_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=30835 nfet_05v0
x Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=20249 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=37790 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control PIN[11] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26176 y=29500 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] vdd a_19248_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=23091 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control BUS[4] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=13856 y=35026 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=47879 pfet_05v0
x Enable a_48285_n5122# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=-5121 nfet_05v0
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=9197 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] vdd a_31728_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=56247 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=26738 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vss a_25488_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=8731 nfet_05v0
x Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=25775 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vss a_528_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=-5083 nfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=-5083 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=48400 y=4634 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=53405 pfet_05v0
x swmatrix_row_10_22.D_in vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=908 pfet_05v0
x a_40064_14260# a_40580_14802# a_40784_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=14802 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=10128 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=-891 pfet_03v3
x a_1020_39549# a_920_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=1060 y=39124 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=-1854 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=58931 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=51605 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vss a_13008_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=25309 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41680 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=10160 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=15654 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gated_control BUS[6] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=57130 nfet_03v3
x a_18880_22549# a_19396_23091# a_19600_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=23091 pfet_05v0
x a_n5564_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=20249 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vss a_42045_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=11456 nfet_05v0
x a_14636_58450# vss a_15104_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=58468 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=34064 pfet_05v0
x a_676_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=11960 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=23943 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_442# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=442 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=23975 pfet_03v3
x a_19396_3750# vss a_19740_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=3205 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=39590 pfet_05v0
x a_n5564_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=25775 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=23975 pfet_03v3
x a_38460_n1896# a_38320_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=-1851 pfet_05v0
x a_44356_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=404 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vss a_42045_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=16982 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=10160 pfet_03v3
x a_39596_47398# a_40432_47958# a_40580_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=47958 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control BUS[4] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=32263 nfet_03v3
x a_19396_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=-4617 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vss a_25488_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=55702 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=47375 nfet_05v0
x a_45836_n2336# a_46672_n1776# a_46820_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=-1775 pfet_05v0
x a_53060_n4539# vss a_53404_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=-5083 nfet_05v0
x a_19396_9276# vss a_19740_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=8731 nfet_05v0
x a_31876_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=50138 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=29501 pfet_03v3
x a_50596_23091# vdd a_50940_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=23015 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control PIN[11] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=29500 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=19023 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control PIN[8] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=37789 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=30797 nfet_05v0
x a_31876_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=55664 nfet_05v0
x a_50596_28617# vdd a_50940_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=28541 pfet_05v0
x a_n3616_19786# a_n3100_20328# a_n2896_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=20328 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=45195 pfet_05v0
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=6434 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=7397 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vss a_528_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=-2320 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=-2320 nfet_05v0
x a_n3616_25312# a_n3100_25854# a_n2896_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=25854 pfet_05v0
x a_7260_28497# a_7160_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=28072 nfet_05v0
x a_25636_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=50642 pfet_05v0
x a_34684_11919# a_34544_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=11963 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] vss a_17085_404# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=404 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=57131 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control BUS[1] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=57130 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_9.gated_control PIN[14] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=21211 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=21212 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=14257 nfet_05v0
x a_30892_33583# a_31876_34143# a_32120_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=33598 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=31301 pfet_05v0
x a_n4084_427# vdd a_n3616_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=984 pfet_05v0
x a_14636_55687# vss a_15104_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=55705 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=21212 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_5.gated_control BUS[5] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=40552 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=36346 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=-6417 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=57131 pfet_03v3
x a_n4084_3190# vss a_n3616_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=3208 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=19783 nfet_05v0
x a_27584_52942# a_27952_52939# a_28100_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=52939 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=32264 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=25309 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=18449 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=56168 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=34064 pfet_05v0
x a_44356_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=17486 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_44650# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=44650 nfet_05v0
x a_n4084_8716# vss a_n3616_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=8734 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vss a_n1635_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=47375 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=44612 nfet_05v0
x a_n5220_42312# a_n5360_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=42356 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=37790 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control BUS[9] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=29500 nfet_03v3
x a_53060_n1776# vss a_53404_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=-2320 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=53484 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=-891 pfet_03v3
x a_46304_n5081# a_46672_n5084# a_46820_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=39590 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=26738 pfet_03v3
x a_n5220_47838# a_n5360_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=47882 pfet_05v0
x a_38460_6393# a_38360_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=5968 nfet_05v0
x a_31876_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=52901 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_1 a_18412_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=58450 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=45116 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=42432 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28560 y=4634 pfet_03v3
x a_21860_14802# vss a_22204_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=14257 nfet_05v0
x a_45836_47398# vss a_46304_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=47416 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3280 y=35027 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control PIN[8] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=37789 nfet_03v3
x a_21860_20328# vss a_22204_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=19783 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gated_control PIN[1] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=57130 nfet_03v3
x a_37132_41872# a_38116_42432# a_38360_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=41887 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=-3654 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=10160 pfet_03v3
x a_50596_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=14219 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] vss a_13008_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=12888 y=17020 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=-891 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=54368 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=15686 pfet_03v3
x a_8864_11497# a_9232_11494# a_9380_12039# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=11494 nfet_05v0
x a_50596_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=51572 y=19745 nfet_05v0
x a_39596_33583# a_40432_34143# a_40580_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=40480 y=34143 pfet_05v0
x a_30892_30820# a_31876_31380# a_32120_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=30835 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=26738 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=19768 nfet_05v0
x a_47164_42312# a_47064_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=41887 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control PIN[10] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=32263 nfet_03v3
x a_n4084_52924# vdd a_n3616_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=53481 pfet_05v0
x a_6916_50721# vss a_7260_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=50176 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=22508 nfet_05v0
x a_40580_56247# vdd a_40924_56127# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=56171 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=-6417 pfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=53405 pfet_05v0
x a_44356_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=14723 pfet_05v0
x a_27584_19786# a_28100_20328# a_28304_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=20328 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=31301 pfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] vss a_n1635_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=44612 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control BUS[10] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=37789 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=18449 pfet_03v3
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=58931 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=50721 pfet_05v0
x a_27584_25312# a_28100_25854# a_28304_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=25854 pfet_05v0
x a_46304_n2318# a_46672_n2321# a_46820_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=-2320 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=-6417 pfet_03v3
x a_676_6513# vdd a_1020_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=6437 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=18417 pfet_05v0
x a_21860_987# vss a_22204_867# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=442 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=21212 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_9.gated_control PIN[22] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=-892 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] vss a_29565_41849# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=41849 nfet_05v0
x a_44700_17445# a_44560_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=17489 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=51605 pfet_03v3
x a_30892_52924# vdd a_31360_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=53481 pfet_05v0
x a_5932_39109# vdd a_6400_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=39666 pfet_05v0
x a_34340_34143# vdd a_34684_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=34067 pfet_05v0
x a_15964_n1896# a_15824_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=-1851 pfet_05v0
x a_5932_25294# a_6916_25854# a_7160_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=25309 nfet_05v0
x a_24652_427# vdd a_25120_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=25020 y=984 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=23975 pfet_03v3
x a_15104_14260# a_15472_14257# a_15620_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=14257 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=1871 pfet_03v3
x a_49612_3190# a_50448_3750# a_50596_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=3750 pfet_05v0
x a_34340_39669# vdd a_34684_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=39593 pfet_05v0
x a_45836_22531# a_46672_23091# a_46820_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=23091 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control BUS[10] PIN[2] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=54367 nfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=17005 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gated_control PIN[7] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=40552 nfet_03v3
x a_15104_19786# a_15472_19783# a_15620_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=19783 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=12923 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=51605 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=57131 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9840 y=29501 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=46079 pfet_03v3
x a_28100_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=-5121 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_9232_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=9112 y=17020 nfet_05v0
x a_27584_44653# a_27952_44650# a_28100_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=44650 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control PIN[21] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13376 y=1870 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_0.gated_control PIN[14] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=21211 nfet_03v3
x a_n308_14242# vdd a_160_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=14799 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=26738 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=23975 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=7397 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=21212 pfet_03v3
x a_44700_14682# a_44560_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=14726 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=46079 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vss a_23325_25271# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=25271 nfet_05v0
x a_40580_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=47375 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control BUS[6] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=-6418 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=57131 pfet_03v3
x a_5932_36346# vdd a_6400_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=6300 y=36903 pfet_05v0
x a_34340_31380# vdd a_34684_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=31304 pfet_05v0
x a_21860_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=17486 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vss a_6768_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=58465 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control BUS[10] PIN[3] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=51604 nfet_03v3
x swmatrix_row_10_8.D_in vss a_n5712_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=36361 nfet_05v0
x a_34340_36906# vdd a_34684_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=36830 pfet_05v0
x a_52076_58450# vdd a_52544_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=52444 y=59007 pfet_05v0
x a_34340_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=42353 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control PIN[5] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=46078 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control PIN[11] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=29500 nfet_03v3
x a_30892_n5099# a_31876_n4539# a_32120_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=-5083 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=1871 pfet_03v3
x a_46304_55705# a_46820_56247# a_47024_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=56247 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=47958 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=43316 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=-6417 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=-6417 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46000 y=18449 pfet_03v3
x a_2624_n5081# a_3140_n4539# a_3344_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=-4538 pfet_05v0
x a_31876_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=3167 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=48842 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=9197 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=18449 pfet_03v3
x Enable a_35805_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=39086 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=-3654 pfet_03v3
x a_46820_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=50138 nfet_05v0
x a_52076_50161# vss a_52544_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=50179 nfet_05v0
x a_14636_41872# a_15620_42432# a_15864_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=5953 nfet_05v0
x a_31876_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=8693 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vss a_50448_22546# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=22546 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=21212 pfet_03v3
x a_46820_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=55664 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vss a_29565_33560# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=33560 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=10160 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_4.gated_control BUS[3] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=57130 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control PIN[19] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=7396 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gated_control BUS[10] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=50976 y=29500 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control PIN[14] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=21211 nfet_03v3
x swmatrix_row_10_23.phi_1 a_43372_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=47398 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_9.gated_control BUS[1] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=-6418 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=40240 y=4634 pfet_03v3
x swmatrix_row_10_23.phi_2 a_8396_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=14242 nfet_05v0
x a_5932_17005# a_6916_17565# a_7160_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=7040 y=17020 nfet_05v0
x a_12172_58450# a_13008_59010# a_13156_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=59010 pfet_05v0
x a_27116_44635# a_27952_45195# a_28100_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=45195 pfet_05v0
x a_40580_45195# swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=44612 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=43316 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_7.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=17524 y=28034 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=8716 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3371 y=35027 pfet_03v3
x a_676_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=-4617 pfet_05v0
x a_21860_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=14723 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] vss a_6768_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=55702 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control PIN[2] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=54367 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=40553 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=48842 pfet_03v3
x a_5932_41872# vss a_6400_41890# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=41890 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=-3654 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=46079 pfet_03v3
x a_18412_58450# vdd a_18880_58468# vdd s=19040,436 d=17600,576 l=100 w=200 x=18780 y=59007 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=15686 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control PIN[6] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=43315 nfet_03v3
x a_2624_39127# a_3140_39669# a_3344_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=39669 pfet_05v0
x a_30892_n2336# a_31876_n1776# a_32120_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=-2320 nfet_05v0
x a_40064_58468# a_40580_59010# a_40784_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=59010 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_2.gated_control BUS[10] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=21211 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] vss a_37968_442# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=442 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control PIN[9] BUS[5] vss s=41600,904 d=41600,904 l=56 w=800 x=19616 y=35026 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control PIN[4] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=48841 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=46079 pfet_03v3
x a_37132_3190# vss a_37600_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=3208 nfet_05v0
x a_8396_427# vss a_8864_445# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=445 nfet_05v0
x Enable a_23325_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=30797 nfet_05v0
x a_38116_25854# vss a_38460_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=25309 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=10160 pfet_03v3
x a_38116_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=39086 nfet_05v0
x a_n308_33583# a_676_34143# a_920_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=33598 nfet_05v0
x swmatrix_row_10_12.D_in vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=54405 y=28538 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=6434 pfet_05v0
x a_18412_50161# vss a_18880_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=50179 nfet_05v0
x Enable a_35805_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=36323 nfet_05v0
x a_37132_8716# vss a_37600_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=8734 nfet_05v0
x a_14636_11479# a_15472_12039# a_15620_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=12039 pfet_05v0
x a_n5564_39669# vss a_n5220_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=-4955 y=39124 nfet_05v0
x a_n4084_47398# vss a_n3616_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=-3735 y=47416 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=24549 nfet_05v0
x a_31876_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=5930 nfet_05v0
x a_38116_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=9197 pfet_05v0
x a_18880_8734# a_19396_9276# a_19600_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=9276 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=47879 pfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=17005 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=908 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=19768 nfet_05v0
x a_15620_53484# vdd a_15964_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=53408 pfet_05v0
x a_46820_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=52901 nfet_05v0
x a_52076_52924# vss a_52544_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=52942 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=51573 pfet_05v0
x a_21344_41890# a_21712_41887# a_21860_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=41887 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=14257 nfet_05v0
x a_14636_17005# a_15472_17565# a_15620_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=17565 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=32264 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gated_control PIN[24] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=-6418 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control PIN[20] BUS[2] vss s=97600,1844 d=41600,904 l=56 w=800 x=576 y=4633 nfet_03v3
x a_33356_14242# vdd a_33824_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=14799 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=44635 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=19783 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=-6417 pfet_03v3
x a_24652_5953# a_25636_6513# a_25880_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=5968 nfet_05v0
x a_15620_59010# vdd a_15964_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=58934 pfet_05v0
x a_12172_44635# vss a_12640_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=44653 nfet_05v0
x a_27116_41872# a_27952_42432# a_28100_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=42432 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=37790 pfet_03v3
x a_2624_58468# a_2992_58465# a_3140_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=58465 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_4.gated_control BUS[3] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=-892 nfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=21840 y=18449 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_15472_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=15372 y=34143 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control PIN[3] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=51604 nfet_03v3
x a_n3100_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=11960 pfet_05v0
x a_8864_47416# a_9380_47958# a_9584_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=47958 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_15.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=17486 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=43316 pfet_03v3
x swmatrix_row_10_23.phi_1 a_n308_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=-5098 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=54368 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=-891 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=12923 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=18449 pfet_03v3
x a_2624_36364# a_3140_36906# a_3344_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=3244 y=36906 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=33680 y=35027 pfet_03v3
x a_34684_56127# a_34544_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=56171 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=48842 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=34995 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_427# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=427 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=-3654 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=46047 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=43316 pfet_03v3
x a_3140_14802# vss a_3484_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=43480 y=45116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=22480 y=35027 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control PIN[23] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=-3655 nfet_03v3
x a_38116_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=36323 nfet_05v0
x a_n308_30820# a_676_31380# a_920_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=30835 nfet_05v0
x a_3140_20328# vss a_3484_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=19783 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=48842 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=54368 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control BUS[6] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=37789 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=-3654 pfet_03v3
x a_18880_5971# a_19396_6513# a_19600_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=6513 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=58465 nfet_05v0
x a_44700_25734# a_44600_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=25309 nfet_05v0
x a_38116_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=6434 pfet_05v0
x a_3140_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=11456 nfet_05v0
x a_18412_52924# vss a_18880_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=52942 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=40553 pfet_03v3
x a_15964_22971# a_15864_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=22546 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=2445 nfet_05v0
x a_14636_14242# a_15472_14802# a_15620_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=14802 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=33583 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vdd a_25488_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=987 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=20249 pfet_05v0
x a_3140_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=16982 nfet_05v0
x a_33356_3190# vss a_33824_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=3208 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=7971 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control BUS[8] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=54367 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=40553 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=25775 pfet_05v0
x a_2624_55705# a_2992_55702# a_3140_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=55702 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=-6417 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=15686 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=26738 pfet_03v3
x a_33356_8716# vss a_33824_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=33704 y=8734 nfet_05v0
x a_33356_427# vdd a_33824_445# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=984 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=8400 y=18449 pfet_03v3
x a_52076_3190# a_53060_3750# a_53304_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=3205 nfet_05v0
x a_6916_3750# vdd a_7260_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=7464 y=3674 pfet_05v0
x a_34340_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=9197 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_16.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=14723 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=37790 pfet_03v3
x a_9380_23091# vss a_9724_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=22546 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n308_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-219 y=-2335 nfet_05v0
x a_37132_19768# vss a_37600_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=19786 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=46079 pfet_03v3
x a_43840_36364# a_44208_36361# a_44356_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=36361 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=32264 pfet_03v3
x a_52076_8716# a_53060_9276# a_53304_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=53184 y=8731 nfet_05v0
x Enable a_17085_58427# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=58427 nfet_05v0
x a_28100_59010# vss a_28444_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=58465 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] vss a_4605_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=47375 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=7397 pfet_03v3
x a_25636_12039# vss a_25980_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=11494 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=47398 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=34064 pfet_05v0
x a_38116_17565# vss a_38460_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=38724 y=17020 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=37790 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=1871 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=50138 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_5.gated_control BUS[5] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=20096 y=35026 nfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=8716 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_8716# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=9197 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=16260 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=39590 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=23975 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=48810 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=11479 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=35027 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=55664 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=51605 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=55702 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_9276# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=9276 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=48080 y=18449 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_6.gated_control BUS[6] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=26737 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=-3654 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=-6417 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] vss a_44208_442# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=442 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=12923 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] vdd a_13008_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=53484 pfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=30820 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=23975 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=9197 pfet_05v0
x a_8864_33601# a_9380_34143# a_9584_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=9484 y=34143 pfet_05v0
x a_31360_n5081# a_31876_n4539# a_32080_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=-4538 pfet_05v0
x a_45836_3190# a_46820_3750# a_47064_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=3205 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40720 y=18449 pfet_03v3
x d_in vdd a_n2569_61293# vdd s=20216,514 d=8528,268 l=100 w=164 x=-2300 y=60731 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=7397 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control BUS[8] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=51604 nfet_03v3
x a_45836_8716# a_46820_9276# a_47064_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=8731 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=12923 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=43316 pfet_03v3
x a_15620_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=39086 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=54368 pfet_03v3
x a_43372_47398# a_44208_47958# a_44356_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=47958 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=21180 pfet_05v0
x a_34340_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=6434 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52560 y=35027 pfet_03v3
x a_24652_58450# a_25636_59010# a_25880_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=58465 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=48842 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control BUS[1] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=46078 nfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=21212 pfet_03v3
x a_44356_53484# vss a_44700_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=52939 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=1871 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=8716 nfet_05v0
x a_9380_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] vss vss s=23232,704 d=23232,704 l=120 w=264 x=10356 y=28034 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=-3654 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=43316 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] vss a_4605_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=44612 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2640 y=4634 pfet_03v3
x a_28100_56247# vss a_28444_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=55702 nfet_05v0
x a_21860_3750# vss a_22204_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=3205 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=44635 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=35027 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=31301 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=17486 pfet_05v0
x a_19396_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=20249 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=48842 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] vdd a_44208_45195# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=45195 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_4.gated_control BUS[3] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=-6418 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=57131 pfet_03v3
x a_34684_58890# a_34584_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=58465 nfet_05v0
x a_2156_55687# a_2992_56247# a_3140_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=56247 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_5.gated_control BUS[5] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=-892 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=-3654 pfet_03v3
x a_32220_11919# a_32120_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=11494 nfet_05v0
x Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=47879 pfet_05v0
x a_n308_n5099# a_676_n4539# a_920_n5084# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_5953# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=12280 y=6434 pfet_05v0
x a_21860_9276# vss a_22204_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=8731 nfet_05v0
x a_44700_17445# a_44600_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=44740 y=17020 nfet_05v0
x a_19396_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=25775 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=15686 pfet_03v3
x a_31876_20328# vdd a_32220_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=20252 pfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=52901 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=26738 pfet_03v3
x a_31360_39127# a_31876_39669# a_32080_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=39669 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control BUS[1] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=26737 nfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_18.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=9197 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_52912_6513# vdd s=17600,576 d=4800,248 l=100 w=200 x=52812 y=6513 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_9.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=-1175 y=28538 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] vss a_25488_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=14257 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vdd a_13008_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=50721 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=6434 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=32264 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=26738 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] vss a_17085_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=58427 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=4634 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=14219 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] vss a_25488_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=19783 nfet_05v0
x swmatrix_row_10_23.phi_2 a_20876_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=20984 y=45116 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_36346# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=36346 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=33583 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=51605 pfet_03v3
x a_15620_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] vss vss s=23232,704 d=23232,704 l=120 w=264 x=16596 y=36323 nfet_05v0
x a_20876_36346# vss a_21344_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=36364 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] vdd a_31728_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=12039 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=23943 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_3.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=42484 y=19745 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=32264 pfet_03v3
x a_44700_9156# a_44560_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=44700 y=9200 pfet_05v0
x a_24652_55687# a_25636_56247# a_25880_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=55702 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gated_control BUS[1] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=43315 nfet_03v3
x swmatrix_row_10_23.phi_1 a_12172_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=28057 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=1871 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] vdd a_31728_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=17565 pfet_05v0
x a_n6548_47398# a_n5564_47958# a_n5320_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=-5439 y=47413 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=37790 pfet_03v3
x a_14636_3190# a_15472_3750# a_15620_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=3750 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=10160 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_9.gated_control BUS[1] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=48841 nfet_03v3
x a_14636_22531# vdd a_15104_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=23088 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control BUS[6] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=21211 nfet_03v3
x a_50940_53364# a_50840_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=52939 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=23975 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=3205 nfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=14723 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vdd a_44208_42432# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=42432 pfet_05v0
x a_47164_867# a_47064_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=442 nfet_05v0
x a_34684_56127# a_34584_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=55702 nfet_05v0
x a_n308_n2336# a_676_n1776# a_920_n2321# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=-2320 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=10160 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=8731 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gated_control PIN[12] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=26737 nfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=12923 pfet_03v3
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=42353 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=23975 pfet_03v3
x a_31360_36364# a_31876_36906# a_32080_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=31980 y=36906 pfet_05v0
x a_12640_25312# a_13008_25309# a_13156_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=25309 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=29501 pfet_03v3
x a_14636_19768# vss a_15104_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=19786 nfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_19.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=6434 pfet_05v0
x a_43372_33583# a_44208_34143# a_44356_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=34143 pfet_05v0
x a_27116_44635# vss a_27584_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=44653 nfet_05v0
x a_6400_n2318# a_6916_n1776# a_7120_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=-1775 pfet_05v0
x a_38116_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=39092 y=-1854 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] vdd a_37968_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=20328 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=46079 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=40553 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control BUS[1] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=40552 nfet_03v3
x a_n3100_3750# vss a_n2756_3630# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=3205 nfet_05v0
x a_n308_55687# vdd a_160_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=56244 pfet_05v0
x Enable a_4605_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=30797 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=18520 y=28538 pfet_05v0
x a_40580_25854# vdd a_40924_25734# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=25778 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_442# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=442 nfet_05v0
x a_31876_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=11456 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=30820 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] vdd a_37968_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=25854 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=908 pfet_05v0
x a_32220_50601# a_32080_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=50645 pfet_05v0
x a_20876_33583# vss a_21344_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=33601 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_3205# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=3205 nfet_05v0
x a_n3100_9276# vss a_n2756_9156# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=8731 nfet_05v0
x a_n3100_47958# vss a_n2756_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=-2491 y=47413 nfet_05v0
x a_44356_45195# vss a_44700_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=44650 nfet_05v0
x a_31876_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=16982 nfet_05v0
x a_20876_30820# a_21712_31380# a_21860_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=31380 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=43890 nfet_05v0
x a_8396_5953# a_9380_6513# a_9624_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=5968 nfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_8731# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=8731 nfet_05v0
x a_49612_39109# vdd a_50080_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=39666 pfet_05v0
x Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=34064 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=21212 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] vdd a_31728_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=14802 pfet_05v0
x a_25980_39549# a_25880_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=26020 y=39124 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control BUS[2] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=46078 nfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control PIN[13] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=23974 nfet_03v3
x a_14636_19768# vdd a_15104_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=20325 pfet_05v0
x Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=39590 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=-891 pfet_03v3
x a_25636_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=11960 pfet_05v0
x a_43372_28057# vdd a_43840_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=43740 y=28614 pfet_05v0
x a_3484_3630# a_3384_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=3205 nfet_05v0
x a_14636_25294# vdd a_15104_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=25851 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control PIN[21] BUS[8] vss s=97600,1844 d=41600,904 l=56 w=800 x=38016 y=1870 nfet_03v3
x a_3484_9156# a_3384_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=8731 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=26738 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=-3654 pfet_03v3
x a_45836_5953# vss a_46304_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=46184 y=5971 nfet_05v0
x a_3140_6513# vdd a_3484_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=6437 pfet_05v0
x a_7260_45075# a_7120_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=7260 y=45119 pfet_05v0
x a_n3100_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=-4617 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_n3248_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=-3367 y=47413 nfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=17486 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=43316 pfet_03v3
x a_676_23091# vss a_1020_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=22546 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=1839 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=35027 pfet_03v3
x a_19396_59010# vss a_19740_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=58465 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=48842 pfet_03v3
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=42353 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=14242 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gated_control BUS[3] PIN[8] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=37789 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=-3654 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=10160 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[22] vdd s=104000,1860 d=41600,904 l=56 w=800 x=27120 y=-891 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=15686 pfet_03v3
x a_9380_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=50642 pfet_05v0
x a_50940_45075# a_50840_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=44650 nfet_05v0
x a_49612_36346# vdd a_50080_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=49980 y=36903 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=-6417 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=1871 pfet_03v3
x Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=31301 pfet_05v0
x a_18412_n5099# a_19248_n4539# a_19396_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=-4538 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control BUS[2] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=43315 nfet_03v3
x a_18880_28075# a_19248_28072# a_19396_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=28072 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=10160 pfet_03v3
x a_39596_5953# vss a_40064_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=39944 y=5971 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=26738 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=23975 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=57131 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=-6417 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control BUS[2] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=48841 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=15686 pfet_03v3
x a_12640_17023# a_13008_17020# a_13156_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=13056 y=17020 nfet_05v0
x a_n2756_50601# a_n2856_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=50176 nfet_05v0
x a_53060_42432# swmatrix_row_10_7.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=41849 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27600 y=18449 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control PIN[21] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44896 y=1870 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=-5098 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=32264 pfet_03v3
x a_27584_3208# a_28100_3750# a_28304_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=3750 pfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] vdd a_19248_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=47958 pfet_05v0
x a_6916_12039# vss a_7260_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=11494 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16400 y=18449 pfet_03v3
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=14723 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=37790 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=7397 pfet_03v3
x a_52544_55705# a_53060_56247# a_53264_56247# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=56247 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_8.gated_control BUS[2] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=35026 nfet_03v3
x a_14636_58450# a_15472_59010# a_15620_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=59010 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=-3654 pfet_03v3
x a_19396_56247# vss a_19740_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=55702 nfet_05v0
x a_n5220_39549# a_n5320_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=39124 nfet_05v0
x a_33356_55687# vdd a_33824_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=56244 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=35027 pfet_03v3
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=908 pfet_05v0
x a_18412_39109# a_19248_39669# a_19396_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=39669 pfet_05v0
x a_n5220_3630# a_n5320_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=3205 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gated_control BUS[3] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=26737 nfet_03v3
x a_32220_3630# a_32080_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=3674 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=-3654 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=12923 pfet_03v3
x a_18880_47416# a_19396_47958# a_19600_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=47958 pfet_05v0
x a_33356_47398# a_34340_47958# a_34584_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=34464 y=47413 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=46079 pfet_03v3
x a_n5220_9156# a_n5320_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-5179 y=8731 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gated_control BUS[10] PIN[18] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=10159 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=47879 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=17040 y=35027 pfet_03v3
x a_12172_28057# a_13008_28617# a_13156_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=13056 y=28617 pfet_05v0
x a_15620_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=-1854 pfet_05v0
x a_6400_22549# a_6916_23091# a_7120_23091# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=23091 pfet_05v0
x Enable a_42045_22508# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=22508 nfet_05v0
x a_25980_20208# a_25840_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=20252 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=19768 nfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_10.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=30797 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22000 y=29501 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_2.gated_control BUS[10] PIN[16] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=15685 nfet_03v3
x a_46820_20328# vdd a_47164_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=20252 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=40553 pfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vss a_528_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=36361 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_36361# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=36361 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=12923 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=32838 nfet_05v0
x Enable a_10845_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=25271 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gated_control BUS[2] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=32263 nfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=45924 y=-2335 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=1871 pfet_03v3
x a_40064_28075# a_40580_28617# a_40784_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=28617 pfet_05v0
x a_676_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=20249 pfet_05v0
x a_n3616_n5081# a_n3100_n4539# a_n2896_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=-4538 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=4634 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=29469 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=57131 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=37758 pfet_05v0
x a_676_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=25775 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control BUS[2] PIN[19] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=7396 nfet_03v3
x a_43840_5971# a_44208_5968# a_44356_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=5968 nfet_05v0
x swmatrix_row_10_4.D_in vss a_54525_50138# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=50138 nfet_05v0
x a_18412_36346# a_19248_36906# a_19396_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=19296 y=36906 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=1871 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=29445 y=3671 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=10160 pfet_03v3
x a_53060_36906# vss a_53404_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=36361 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_7.gated_control BUS[4] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=46078 nfet_03v3
x a_25120_41890# a_25488_41887# a_25636_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=41887 nfet_05v0
x a_49612_22531# a_50596_23091# a_50840_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=22546 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vss a_6768_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=14257 nfet_05v0
x swmatrix_row_10_23.phi_2 a_n4084_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-3995 y=17005 nfet_05v0
x swmatrix_row_10_2.D_in vss a_54525_55664# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=55664 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=-6417 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=50642 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=43316 pfet_03v3
x a_32220_n4659# a_32080_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=-4614 pfet_05v0
x a_13156_28617# vss a_13500_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=28072 nfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vss a_6768_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=19783 nfet_05v0
x a_52076_3190# a_52912_3750# a_53060_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=52960 y=3750 pfet_05v0
x a_40064_47416# a_40432_47413# a_40580_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=40480 y=47413 nfet_05v0
x a_53060_34143# swmatrix_row_10_10.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=33560 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=48842 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_4.gated_control BUS[3] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=40552 nfet_03v3
x a_46304_11497# a_46820_12039# a_47024_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=12039 pfet_05v0
x a_2156_36346# vss a_2624_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=36364 nfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] vdd a_19248_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=19148 y=34143 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=21786 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_2.gated_control BUS[10] PIN[17] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=12922 nfet_03v3
x Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=36827 pfet_05v0
x a_13156_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=25271 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gated_control PIN[23] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=-3655 nfet_03v3
x a_46304_17023# a_46820_17565# a_47024_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=17565 pfet_05v0
x a_38460_50601# a_38360_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=50176 nfet_05v0
x a_n3616_39127# a_n3100_39669# a_n2896_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=39669 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=41872 nfet_05v0
x a_34684_25734# a_34544_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=25778 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control BUS[3] PIN[14] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=21211 nfet_03v3
x a_52076_11479# vss a_52544_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=11497 nfet_05v0
x a_46820_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=11456 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47120 y=35027 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=26706 pfet_05v0
x a_47164_50601# a_47024_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=50645 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gated_control PIN[9] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5115 y=35026 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] vss a_42045_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=22508 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=21212 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_58450# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=58450 nfet_05v0
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_5.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=45116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=35027 pfet_03v3
x a_18880_33601# a_19396_34143# a_19600_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=19500 y=34143 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=-3654 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_5.gated_control BUS[5] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=54367 nfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=34064 pfet_05v0
x Enable a_48285_25271# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=25271 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=40553 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control BUS[2] PIN[20] vss s=41600,904 d=97600,1844 l=56 w=800 x=1376 y=4633 nfet_03v3
x a_46820_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=16982 nfet_05v0
x a_15620_17565# vdd a_15964_17445# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=17489 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=46079 pfet_03v3
x a_n5564_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=36827 pfet_05v0
x a_n5564_20328# vdd a_n5220_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=20252 pfet_05v0
x a_n3616_3208# a_n3100_3750# a_n2896_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=3750 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=32264 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=39590 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=21212 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control PIN[18] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=10159 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gated_control BUS[4] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=43315 nfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_58465# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=58465 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_0.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=58427 nfet_05v0
x swmatrix_row_10_3.D_in vss a_54525_52901# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=52901 nfet_05v0
x a_8396_44635# vss a_8864_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=44653 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=37790 pfet_03v3
x a_46304_36364# a_46672_36361# a_46820_36906# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=36361 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_3190# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=3671 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=42353 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47920 y=-891 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control PIN[16] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=15685 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_7.gated_control BUS[4] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=48841 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=41849 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_0.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=36264 y=-1854 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gated_control BUS[4] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=1870 nfet_03v3
x a_2156_33583# vss a_2624_33601# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=33601 nfet_05v0
x a_27584_n5081# a_28100_n4539# a_28304_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=-4538 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=56247 pfet_05v0
x a_n3100_6513# vdd a_n2756_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=6437 pfet_05v0
x a_46304_14260# a_46820_14802# a_47024_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=14802 pfet_05v0
x a_n3616_36364# a_n3100_36906# a_n2896_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=-2995 y=36906 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=1871 pfet_03v3
x a_7260_39549# a_7160_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=7300 y=39124 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=32264 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=57131 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[15] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=18449 pfet_03v3
x a_39596_50161# a_40580_50721# a_40824_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=50176 nfet_05v0
x a_18412_11479# vss a_18880_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=11497 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=37790 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=25309 nfet_05v0
x a_25980_6393# a_25840_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=6437 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_7.gated_control BUS[4] PIN[7] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=40552 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=24964 y=-5843 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_5.gated_control BUS[5] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=51604 nfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=31301 pfet_05v0
x a_3484_n1896# a_3344_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=3484 y=-1851 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=12891 pfet_05v0
x a_15620_14802# vdd a_15964_14682# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=14726 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I a_n5494_61667# vss vss s=8448,328 d=23232,704 l=120 w=264 x=-5429 y=61667 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control PIN[5] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=46078 nfet_03v3
x a_45836_47398# a_46672_47958# a_46820_47958# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=47958 pfet_05v0
x a_25636_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=-4617 pfet_05v0
x a_2624_14260# a_2992_14257# a_3140_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=14257 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=43316 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=46480 y=29501 pfet_03v3
x a_44356_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=45332 y=28538 pfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-6439 y=45116 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=1871 pfet_03v3
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] vss a_n1635_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=58427 nfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_55702# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=55702 nfet_05v0
x a_n5220_53364# a_n5360_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=53408 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=48842 pfet_03v3
x a_2624_19786# a_2992_19783# a_3140_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=19783 nfet_05v0
x Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=23012 pfet_05v0
x a_27584_39127# a_28100_39669# a_28304_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=39669 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control PIN[17] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=12922 nfet_03v3
x a_n5220_58890# a_n5360_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=58934 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vdd a_31728_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=59010 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=35280 y=29501 pfet_03v3
x a_49612_427# a_50448_987# a_50596_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=987 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gated_control BUS[8] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=38496 y=18448 nfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22960 y=35027 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_1.gated_control BUS[9] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=-3655 nfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=15686 pfet_03v3
x a_21860_25854# vss a_22204_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=25309 nfet_05v0
x a_43372_n5099# vss a_43840_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=-5080 nfet_05v0
x a_37132_52924# a_38116_53484# a_38360_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=47879 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=21212 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=14257 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_3.gated_control PIN[2] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=54367 nfet_03v3
x a_n5564_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-4587 y=23012 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=21212 pfet_03v3
x a_50596_34143# vss a_50940_34023# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=33598 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=26738 pfet_03v3
x a_n5564_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=-2358 nfet_05v0
x a_8864_22549# a_9232_22546# a_9380_23091# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=22546 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=15686 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=19783 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=32264 pfet_03v3
x a_27584_58468# a_27952_58465# a_28100_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=58465 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control PIN[6] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=43315 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control BUS[8] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=10159 nfet_03v3
x a_47164_53364# a_47064_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=52939 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_0.gated_control PIN[9] BUS[7] vss s=97600,1844 d=41600,904 l=56 w=800 x=31776 y=35026 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=1871 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control BUS[8] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=15685 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_0.gated_control PIN[4] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=32264 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=33560 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=37790 pfet_03v3
x a_27584_36364# a_28100_36906# a_28304_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=28204 y=36906 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=-1775 pfet_05v0
x Enable a_17085_14219# swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=14219 nfet_05v0
x a_28100_14802# vss a_28444_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=14257 nfet_05v0
x swmatrix_row_10_21.D_in vss a_n5712_442# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=442 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=12923 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9520 y=35027 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] vss a_23325_39086# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=39086 nfet_05v0
x a_40580_987# vdd a_40924_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=911 pfet_05v0
x a_6916_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=908 pfet_05v0
x Enable a_17085_19745# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=17149 y=19745 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=-3654 pfet_03v3
x a_28100_20328# vss a_28444_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=19783 nfet_05v0
x a_34340_45195# vdd a_34684_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=34888 y=45119 pfet_05v0
x a_2156_41872# a_3140_42432# a_3384_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=41887 nfet_05v0
x a_15104_25312# a_15472_25309# a_15620_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=25309 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=11456 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=17020 nfet_05v0
x a_30892_36346# a_31876_36906# a_32120_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=36361 nfet_05v0
x a_45836_33583# a_46672_34143# a_46820_34143# vdd s=4800,248 d=10400,304 l=100 w=200 x=46720 y=34143 pfet_05v0
x a_34340_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=56168 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_3.gated_control PIN[3] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=51604 nfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_33583# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=33583 nfet_05v0
x a_50596_31380# vss a_50940_31260# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=30835 nfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.ZN vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-4052 y=59873 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=12923 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=16982 nfet_05v0
x a_n4084_41872# a_n3100_42432# a_n2856_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=41887 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_11.swmatrix_Tgate_8.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=5044 y=28034 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=-6417 pfet_03v3
x a_27584_55705# a_27952_55702# a_28100_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=55702 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=40553 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15760 y=1871 pfet_03v3
x a_38460_3630# a_38360_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=3205 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control BUS[8] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=12922 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=-6417 pfet_03v3
x a_47164_n4659# a_47024_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=-4614 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=32264 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54160 y=29501 pfet_03v3
x a_24652_14242# a_25636_14802# a_25880_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=14257 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=18724 y=18417 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=41840 y=35027 pfet_03v3
x a_38460_9156# a_38360_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=8731 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=15686 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] vss a_29565_47375# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=47375 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=57131 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gated_control PIN[13] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=23974 nfet_03v3
x a_38116_6513# vdd a_38460_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=6437 pfet_05v0
x a_37132_52924# vdd a_37600_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=53481 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control PIN[9] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7136 y=35026 nfet_03v3
x swmatrix_row_10_23.phi_2 a_33356_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=34064 pfet_05v0
x a_21860_17565# vss a_22204_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=22468 y=17020 nfet_05v0
x a_24652_19768# a_25636_20328# a_25880_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=19783 nfet_05v0
x a_28100_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=25271 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=28057 nfet_05v0
x a_40580_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=58427 nfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] vss a_23325_36323# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=36323 nfet_05v0
x a_34684_14682# a_34584_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=14257 nfet_05v0
x a_5932_50161# vss a_6400_50179# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=50179 nfet_05v0
x a_37132_44635# a_38116_45195# a_38360_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=44650 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=39590 pfet_05v0
x a_24652_30820# a_25488_31380# a_25636_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=31380 pfet_05v0
x a_2156_11479# a_2992_12039# a_3140_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=12039 pfet_05v0
x a_6400_41890# a_6768_41887# a_6916_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=41872 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] vdd a_31728_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=3750 pfet_05v0
x a_21860_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=22836 y=28538 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=-891 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_8.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=5064 y=908 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=54368 pfet_03v3
x swmatrix_row_10_23.phi_2 a_2156_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=17005 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=57131 pfet_03v3
x a_34684_20208# a_34584_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=19783 nfet_05v0
x swmatrix_row_10_4.D_in vss a_n5712_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=-5831 y=47413 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=32264 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8880 y=29501 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_21.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=404 nfet_05v0
x a_2156_17005# a_2992_17565# a_3140_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=17565 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_30820# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=30820 nfet_05v0
x a_34340_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=53405 pfet_05v0
x a_47164_45075# a_47064_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=44650 nfet_05v0
x a_52076_n2336# vss a_52544_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=-2317 nfet_05v0
x a_43840_19786# a_44356_20328# a_44560_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=20328 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_2.gated_control BUS[10] PIN[9] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=35026 nfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4240 y=1871 pfet_03v3
x a_34340_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=58931 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=32264 pfet_03v3
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] vss a_17085_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=14219 nfet_05v0
x a_43840_25312# a_44356_25854# a_44560_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=25854 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] vss a_17085_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=16965 y=19745 nfet_05v0
x a_40580_6513# vdd a_40924_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=6437 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=37790 pfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=53484 pfet_05v0
x a_14636_52924# a_15620_53484# a_15864_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=52939 nfet_05v0
x a_676_9276# vdd a_1020_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=1224 y=9200 pfet_05v0
x a_2156_3190# vdd a_2624_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=3747 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=12923 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=46079 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] vss a_29565_44612# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=44612 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=21212 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2731 y=1871 pfet_03v3
x a_8396_19768# a_9232_20328# a_9380_20328# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=20328 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=31301 pfet_05v0
x a_n3100_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=20249 pfet_05v0
x a_12172_58450# vss a_12640_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=58468 nfet_05v0
x a_27116_55687# a_27952_56247# a_28100_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=56247 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=23975 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gated_control BUS[10] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=50656 y=1870 nfet_03v3
x a_15104_17023# a_15472_17020# a_15620_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=15520 y=17020 nfet_05v0
x a_8396_25294# a_9232_25854# a_9380_25854# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=25854 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_2.gated_control BUS[10] PIN[1] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=57130 nfet_03v3
x a_n3100_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=25775 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=51605 pfet_03v3
x a_52076_427# vss a_52544_445# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=445 nfet_05v0
x a_5932_52924# vss a_6400_52942# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=52942 nfet_05v0
x a_2156_14242# a_2992_14802# a_3140_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=14802 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=-6417 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control PIN[7] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=40552 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=40553 pfet_03v3
x a_50596_n4539# vss a_50940_n4659# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=-5083 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=-6417 pfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=23091 pfet_05v0
x a_18412_n2336# vss a_18880_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=-2317 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1771 y=18449 pfet_03v3
x a_n308_11479# vdd a_160_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=12036 pfet_05v0
x Enable a_23325_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=41849 nfet_05v0
x a_34340_42432# vss a_34684_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=41887 nfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] vss a_50448_28072# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=28072 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=21212 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=1871 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_1.gated_control BUS[9] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=23974 nfet_03v3
x a_9724_6393# a_9584_6513# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=6437 pfet_05v0
x a_n308_17005# vdd a_160_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=17562 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_n3248_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=-3347 y=50721 pfet_05v0
x swmatrix_row_10_23.phi_2 a_52076_n5099# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=-5098 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14800 y=29501 pfet_03v3
x a_32220_11919# a_32080_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=11963 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=54368 pfet_03v3
x a_21344_52942# a_21712_52939# a_21860_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=52939 nfet_05v0
x a_14636_28057# a_15472_28617# a_15620_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=15520 y=28617 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=25309 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=47398 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=43316 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=54368 pfet_03v3
x a_12172_55687# vss a_12640_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=55705 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=48842 pfet_03v3
x a_50596_42432# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=42353 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=-3654 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=46079 pfet_03v3
x a_45836_50161# vdd a_46304_50179# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=50718 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=3750 pfet_05v0
x a_33824_52942# a_34340_53484# a_34544_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=53484 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_11.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=28538 pfet_05v0
x a_46304_58468# a_46820_59010# a_47024_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=59010 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=23975 pfet_03v3
x a_50596_n1776# vss a_50940_n1896# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=-2320 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=46079 pfet_03v3
x Enable a_29565_30797# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=30797 nfet_05v0
x a_3140_25854# vss a_3484_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=25309 nfet_05v0
x a_34684_3630# a_34544_3750# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=3674 pfet_05v0
x a_14636_44635# a_15620_45195# a_15864_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=44650 nfet_05v0
x a_19396_14802# vss a_19740_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=14257 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=1871 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_2 a_52076_n2336# vss vss s=13904,492 d=10520,298 l=120 w=158 x=52164 y=-2335 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=10160 pfet_03v3
x a_40924_42312# a_40824_41887# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=41887 nfet_05v0
x a_3140_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=22508 nfet_05v0
x a_12172_3190# vss a_12640_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=3208 nfet_05v0
x a_19396_20328# vss a_19740_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=19783 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[19] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=7397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=31204 y=19023 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=51605 pfet_03v3
x swmatrix_row_10_23.phi_1 a_49612_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=49700 y=44635 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=26738 pfet_03v3
x a_33356_427# a_34192_987# a_34340_987# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=987 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=37790 pfet_03v3
x a_21344_19786# a_21860_20328# a_22064_20328# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=20328 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=1871 pfet_03v3
x a_12172_8716# vss a_12640_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=8734 nfet_05v0
x a_9380_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=11960 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=104000,1860 d=41600,904 l=56 w=800 x=20880 y=18449 pfet_03v3
x a_13156_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=9197 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=51605 pfet_03v3
x a_45836_44635# vdd a_46304_44653# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=45192 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_8.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=36827 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control PIN[1] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=57130 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=26738 pfet_03v3
x a_21344_25312# a_21860_25854# a_22064_25854# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=25854 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=43316 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=32264 pfet_03v3
x a_33824_50179# a_34340_50721# a_34544_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=34444 y=50721 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=33360 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=35027 pfet_03v3
x a_n2756_11919# a_n2856_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=11494 nfet_05v0
x a_43840_47416# a_44208_47413# a_44356_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=47413 nfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=-1854 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=43316 pfet_03v3
x a_50940_42312# a_50800_42432# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=42356 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] vss a_4605_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=58427 nfet_05v0
x a_25636_23091# vss a_25980_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=22546 nfet_05v0
x swmatrix_row_10_23.phi_1 a_49612_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=49720 y=45116 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=28720 y=35027 pfet_03v3
x Enable a_23325_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=33560 nfet_05v0
x a_39596_22531# vdd a_40064_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=23088 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=22160 y=48842 pfet_03v3
x a_n308_36346# a_676_36906# a_920_36361# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=36361 nfet_05v0
x a_52544_11497# a_53060_12039# a_53264_12039# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=12039 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=30980 y=17005 nfet_05v0
x a_50940_47838# a_50800_47958# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=47882 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=-3654 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=27312 nfet_05v0
x a_13500_n1896# a_13360_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=13500 y=-1851 pfet_05v0
x a_31876_34143# vdd a_32220_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=34067 pfet_05v0
x a_15964_28497# a_15864_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=28072 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control PIN[23] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=-3655 nfet_03v3
x a_24652_3190# a_25636_3750# a_25880_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=3205 nfet_05v0
x a_33356_11479# vdd a_33824_11497# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=12036 pfet_05v0
x a_52544_17023# a_53060_17565# a_53264_17565# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=17565 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_2992_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=2872 y=17020 nfet_05v0
x a_21344_44653# a_21712_44650# a_21860_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=44650 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=23975 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=-3654 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[20] vdd s=41600,904 d=104000,1860 l=56 w=800 x=29680 y=4634 pfet_03v3
x a_31876_39669# vdd a_32220_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=39593 pfet_05v0
x a_33356_17005# vdd a_33824_17023# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=17562 pfet_05v0
x a_24652_8716# a_25636_9276# a_25880_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=8731 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=-6417 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=32264 pfet_03v3
x a_5932_3190# a_6768_3750# a_6916_3750# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=3750 pfet_05v0
x a_13156_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=6434 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=10160 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[22] vdd s=41600,904 d=104000,1860 l=56 w=800 x=23440 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=8716 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=47398 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4 y=37758 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=37790 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=32232 pfet_05v0
x a_9380_28617# vss a_9724_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=28072 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=57131 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=46079 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[21] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3051 y=1871 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=32264 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] vdd a_37968_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=-4538 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=3167 nfet_05v0
x a_3140_17565# vss a_3484_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=3748 y=17020 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=50176 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_6.gated_control BUS[6] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=35026 nfet_03v3
x a_38116_42432# vdd a_38460_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=42356 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=32264 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_28057# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=6040 y=28538 pfet_05v0
x a_39596_19768# vdd a_40064_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=20325 pfet_05v0
x swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] vdd a_44208_56247# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=56247 pfet_05v0
x a_5932_30820# a_6768_31380# a_6916_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=31380 pfet_05v0
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=8693 nfet_05v0
x a_32220_22971# a_32120_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=22546 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=57131 pfet_03v3
x a_38116_47958# vdd a_38460_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=47882 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=37790 pfet_03v3
x a_19396_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=36827 pfet_05v0
x a_39596_25294# vdd a_40064_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=25851 pfet_05v0
x a_31876_31380# vdd a_32220_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=31304 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=26738 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=-6417 pfet_03v3
x a_52544_14260# a_53060_14802# a_53264_14802# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=14802 pfet_05v0
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=56168 pfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_13.swmatrix_Tgate_1.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=48744 y=23012 pfet_05v0
x a_31876_36906# vdd a_32220_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=36830 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_2.gated_control BUS[10] PIN[24] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=-6418 nfet_03v3
x Enable a_35805_404# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=35869 y=404 nfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] vss a_25488_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=25309 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control BUS[8] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=57130 nfet_03v3
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=53484 pfet_05v0
x swmatrix_row_10_18.D_in vss a_54525_11456# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=11456 nfet_05v0
x a_27116_58450# vss a_27584_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=58468 nfet_05v0
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=50642 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=43316 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control BUS[1] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=54367 nfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=54368 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=-891 pfet_03v3
x a_46820_3750# vdd a_47164_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=3674 pfet_05v0
x a_37132_17005# vss a_37600_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=37480 y=17023 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=29501 pfet_03v3
x a_15620_50721# vss a_15964_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=50176 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control BUS[9] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=1870 nfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=11960 pfet_05v0
x swmatrix_row_10_16.D_in vss a_54525_16982# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=16982 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] vdd a_37968_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=39669 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=52179 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=52240 y=48842 pfet_03v3
x a_20876_47398# vss a_21344_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=47416 nfet_05v0
x swmatrix_row_10_23.phi_1 a_n6548_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=44635 nfet_05v0
x a_44356_59010# vss a_44700_58890# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=58465 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gated_control BUS[6] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=32263 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=43316 pfet_03v3
x a_20876_44635# a_21712_45195# a_21860_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=45195 pfet_05v0
x a_44356_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=50138 nfet_05v0
x swmatrix_row_10_23.phi_1 a_12172_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=12260 y=39109 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=10160 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] vdd a_31728_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=31628 y=28617 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[13] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=23975 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47600 y=35027 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=21212 pfet_03v3
x a_25636_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=20249 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41040 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control PIN[8] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=37789 nfet_03v3
x a_44356_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=55664 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=-3654 pfet_03v3
x a_38460_11919# a_38360_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=11494 nfet_05v0
x a_25636_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=25775 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=5930 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=10160 pfet_03v3
x swmatrix_row_10_23.phi_1 a_5932_14242# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=14242 nfet_05v0
x a_14636_39109# vdd a_15104_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=39666 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=21212 pfet_03v3
x a_19740_6393# a_19640_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=5968 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gated_control BUS[5] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=10159 nfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=53405 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_6.gated_control BUS[6] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=25696 y=29500 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=-891 pfet_03v3
x a_47164_11919# a_47024_12039# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=11963 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=7397 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_5.gated_control BUS[5] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=15685 nfet_03v3
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=58931 pfet_05v0
x a_46304_5971# a_46672_5968# a_46820_6513# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=5968 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_16.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=14219 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_14257# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=14257 nfet_05v0
x a_12172_50161# a_13156_50721# a_13400_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=50176 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_21712_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=21612 y=50721 pfet_05v0
x a_n3616_41890# a_n3248_41887# a_n3100_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=41887 nfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] vss a_48285_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=3167 nfet_05v0
x a_27116_55687# vss a_27584_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=55705 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=57131 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control BUS[1] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=51604 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=51605 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_19783# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=19783 nfet_05v0
x Enable a_4605_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=41849 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=32264 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] vss a_48285_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=8693 nfet_05v0
x a_n5220_17445# a_n5360_17565# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=17489 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_14.swmatrix_Tgate_1.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=48724 y=19745 nfet_05v0
x swmatrix_row_10_23.phi_1 vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-6720 y=62753 pfet_05v0
x a_31876_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=22508 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=1871 pfet_03v3
x Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=56168 pfet_05v0
x swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] vdd a_37968_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=37868 y=36906 pfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=28057 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=12039 pfet_05v0
x a_44356_56247# vss a_44700_56127# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=55702 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=37790 pfet_03v3
x a_22204_50601# a_22104_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=50176 nfet_05v0
x a_20876_41872# a_21712_42432# a_21860_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=42432 pfet_05v0
x a_50940_58890# a_50840_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=58465 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=54942 nfet_05v0
x Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=42129 y=45116 pfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=17565 pfet_05v0
x a_19396_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=20372 y=23012 pfet_05v0
x a_19396_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=-2358 nfet_05v0
x a_22204_6393# a_22104_5968# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=5968 nfet_05v0
x a_44356_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=52901 nfet_05v0
x a_2156_58450# a_2992_59010# a_3140_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=59010 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gated_control PIN[19] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=7396 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vss a_10845_404# vss s=23232,704 d=8448,328 l=120 w=264 x=10725 y=404 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=23975 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=1871 pfet_03v3
x a_14636_36346# vdd a_15104_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=15004 y=36903 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control BUS[1] PIN[11] vss s=41600,904 d=97600,1844 l=56 w=800 x=-4955 y=29500 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46960 y=29501 pfet_03v3
x a_39596_11479# a_40580_12039# a_40824_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=11494 nfet_05v0
x a_n4084_22531# vdd a_n3616_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=23088 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control PIN[24] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=-6418 nfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vss a_25488_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=25368 y=17020 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=41360 y=4634 pfet_03v3
x a_6400_47416# a_6916_47958# a_7120_47958# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=47958 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=23975 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_5.gated_control BUS[5] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=12922 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=46079 pfet_03v3
x Enable a_54525_n2359# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=54589 y=-2358 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35760 y=29501 pfet_03v3
x a_43372_30820# vss a_43840_30838# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=30838 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] vss a_n1635_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=14219 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=30075 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=2445 nfet_05v0
x Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=35889 y=28538 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=20328 pfet_05v0
x a_32220_56127# a_32080_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=56171 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] vss a_n1635_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=-1754 y=19745 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[18] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=10160 pfet_03v3
x a_n5220_14682# a_n5360_14802# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-5219 y=14726 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] vss a_48285_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=48165 y=5930 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=7971 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=-891 pfet_03v3
x Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=53405 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=25854 pfet_05v0
x a_50596_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=9197 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=43890 nfet_05v0
x a_30892_22531# vdd a_31360_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=23088 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=21212 pfet_03v3
x a_n6080_52942# a_n5564_53484# a_n5360_53484# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=53484 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=2800 y=26738 pfet_03v3
x a_18412_5953# vss a_18880_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=5971 nfet_05v0
x Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=58931 pfet_05v0
x a_50940_56127# a_50840_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=55702 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=14802 pfet_05v0
x a_18880_39127# a_19248_39124# a_19396_39669# vss s=3360,188 d=7280,244 l=120 w=140 x=19296 y=39124 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=21212 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_3.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=50642 pfet_05v0
x a_n6548_44635# vss a_n6080_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=44653 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gated_control PIN[18] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=10159 nfet_03v3
x a_160_41890# a_528_41887# a_676_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=41887 nfet_05v0
x a_25980_34023# a_25840_34143# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=34067 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control PIN[13] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=23974 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gated_control PIN[20] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=4633 nfet_03v3
x a_14636_17005# vss a_15104_17023# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=17023 nfet_05v0
x a_46820_34143# vdd a_47164_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=34067 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_1.gated_control PIN[11] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=29500 nfet_03v3
x a_28444_n1896# a_28304_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=28444 y=-1851 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=1839 pfet_05v0
x a_37132_3190# vdd a_37600_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=3747 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=54368 pfet_03v3
x a_25980_39549# a_25840_39669# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=39593 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] vss a_31728_33598# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=33598 nfet_05v0
x a_27584_14260# a_27952_14257# a_28100_14802# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=14257 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_3.gated_control PIN[16] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=15685 nfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=53680 y=26738 pfet_03v3
x a_9380_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=-4617 pfet_05v0
x a_n4084_19768# vdd a_n3616_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=20325 pfet_05v0
x a_21860_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=50138 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gated_control BUS[2] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=46078 nfet_03v3
x Enable a_10845_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=39086 nfet_05v0
x a_46820_39669# vdd a_47164_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=39593 pfet_05v0
x swmatrix_row_10_2.D_in vdd a_n5712_53484# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=53484 pfet_05v0
x a_40580_23091# vdd a_40924_22971# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=23015 pfet_05v0
x a_27584_19786# a_27952_19783# a_28100_20328# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=19783 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=43316 pfet_03v3
x a_676_28617# vss a_1020_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=28072 nfet_05v0
x a_n4084_25294# vdd a_n3616_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=25851 pfet_05v0
x a_6916_23091# vss a_7260_22971# vss s=8216,262 d=13904,492 l=120 w=158 x=7524 y=22546 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=7365 pfet_05v0
x a_21860_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=55664 nfet_05v0
x Enable a_4605_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=33560 nfet_05v0
x a_40580_28617# vdd a_40924_28497# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=28541 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gated_control PIN[23] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=-3655 nfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=3440 y=48842 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=21786 nfet_05v0
x a_8396_3190# a_9380_3750# a_9624_3205# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=3205 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=-3654 pfet_03v3
x a_20876_5953# vss a_21344_5971# vss s=10520,298 d=12320,456 l=120 w=140 x=21224 y=5971 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control PIN[14] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=21211 nfet_03v3
x a_50596_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=6434 pfet_05v0
x a_8396_8716# a_9380_9276# a_9624_8731# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=8731 nfet_05v0
x a_30892_19768# vdd a_31360_19786# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=20325 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=10160 pfet_03v3
x a_n6080_50179# a_n5564_50721# a_n5360_50721# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=50721 pfet_05v0
x a_32220_867# a_32120_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=442 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gated_control BUS[7] PIN[10] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=32263 nfet_03v3
x a_30892_25294# vdd a_31360_25312# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=25851 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=23975 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=-6417 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_1.gated_control BUS[9] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=45056 y=1870 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] vss a_37968_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=41887 nfet_05v0
x a_25980_31260# a_25840_31380# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=31304 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=-891 pfet_03v3
x a_6400_33601# a_6916_34143# a_7120_34143# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=34143 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=23280 y=10160 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_4.gated_control BUS[3] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=54367 nfet_03v3
x a_53060_47958# swmatrix_row_10_5.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=47375 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control BUS[8] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=-6418 nfet_03v3
x swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_6.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=41849 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=40553 pfet_03v3
x a_46820_31380# vdd a_47164_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=31304 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_2.gated_control BUS[10] PIN[12] vss s=41600,904 d=97600,1844 l=56 w=800 x=51296 y=26737 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=51605 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] vss a_528_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=408 y=47413 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_52912_47413# vss s=12320,456 d=3360,188 l=120 w=140 x=52792 y=47413 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_3.gated_control PIN[17] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=12922 nfet_03v3
x a_25980_36786# a_25840_36906# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=36830 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] vss a_31728_30835# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=30835 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[13] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=23975 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=-6417 pfet_03v3
x a_6400_445# a_6916_987# a_7120_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=7020 y=987 pfet_05v0
x a_34340_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=17486 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=32264 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[11] vdd s=41600,904 d=104000,1860 l=56 w=800 x=54640 y=29501 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control BUS[1] PIN[21] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=1870 nfet_03v3
x a_3140_9276# vdd a_3484_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=9200 pfet_05v0
x a_13156_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=39086 nfet_05v0
x Enable a_10845_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=10909 y=36323 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control BUS[2] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=43315 nfet_03v3
x a_46820_36906# vdd a_47164_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=36830 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15440 y=18449 pfet_03v3
x swmatrix_row_10_3.D_in vdd a_n5712_50721# vdd s=17600,576 d=4800,248 l=100 w=200 x=-5811 y=50721 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=37790 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=55687 nfet_05v0
x a_6916_47958# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=47879 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gated_control BUS[3] PIN[9] vss s=41600,904 d=97600,1844 l=56 w=800 x=7616 y=35026 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=49924 y=4602 pfet_05v0
x a_21860_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=52901 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_8.gated_control BUS[2] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=1056 y=48841 nfet_03v3
x a_15620_987# vdd a_15964_867# vdd s=14352,380 d=24288,728 l=100 w=276 x=16168 y=911 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_7.gated_control PIN[19] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=7396 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_4.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=47879 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27280 y=35027 pfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34160 y=-891 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_3.gated_control BUS[8] PIN[21] vss s=41600,904 d=97600,1844 l=56 w=800 x=38816 y=1870 nfet_03v3
x a_676_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=36827 pfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=54368 pfet_03v3
x Enable a_48285_39086# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=39086 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=-3654 pfet_03v3
x a_27116_41872# a_28100_42432# a_28344_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_5953# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=5953 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=7397 pfet_03v3
x a_40580_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=14219 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=46079 pfet_03v3
x a_40580_42432# vss a_40924_42312# vss s=8216,262 d=13904,492 l=120 w=158 x=41188 y=41887 nfet_05v0
x a_n5564_34143# vdd a_n5220_34023# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=34067 pfet_05v0
x a_53060_47958# vss a_53404_47838# vss s=8216,262 d=13904,492 l=120 w=158 x=53668 y=47413 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16080 y=35027 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=21212 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] vss a_6768_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=25309 nfet_05v0
x a_25120_52942# a_25488_52939# a_25636_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=52939 nfet_05v0
x Enable a_42045_28034# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=42109 y=28034 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-4011 y=18449 pfet_03v3
x a_40580_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] vss vss s=23232,704 d=23232,704 l=120 w=264 x=41556 y=19745 nfet_05v0
x a_8396_58450# vss a_8864_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=58468 nfet_05v0
x a_n5564_39669# vdd a_n5220_39549# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=39593 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=-3654 pfet_03v3
x a_5932_11479# vss a_6400_11497# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=11497 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21040 y=29501 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=9040 y=1871 pfet_03v3
x a_13156_39669# vss a_13500_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=13764 y=39124 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_55687# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=56168 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=15686 pfet_03v3
x a_53060_45195# swmatrix_row_10_6.D_in vss vss s=23232,704 d=23232,704 l=120 w=264 x=54036 y=44612 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_4.gated_control BUS[3] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=51604 nfet_03v3
x a_2156_47398# vss a_2624_47416# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=47416 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=38364 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=18724 y=32838 nfet_05v0
x a_34340_14802# swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=35316 y=14723 pfet_05v0
x a_13156_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=36323 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=-891 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_3750# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=3750 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control PIN[15] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=18448 nfet_03v3
x a_46304_28075# a_46820_28617# a_47024_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=46924 y=28617 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=-4617 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] vdd a_13008_987# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=987 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=7397 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=46079 pfet_03v3
x swmatrix_row_10_23.phi_1 a_24652_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=52924 nfet_05v0
x a_52544_58468# a_53060_59010# a_53264_59010# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=59010 pfet_05v0
x a_46820_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] vss vss s=23232,704 d=23232,704 l=120 w=264 x=47796 y=22508 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control BUS[7] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=-892 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_7.gated_control PIN[20] BUS[4] vss s=97600,1844 d=41600,904 l=56 w=800 x=13056 y=4633 nfet_03v3
x a_20876_52924# vdd a_21344_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=21244 y=53481 pfet_05v0
x a_52076_22531# vss a_52544_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=22549 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_7.gated_control BUS[4] PIN[2] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=54367 nfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=10160 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=51605 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=35685 y=45116 pfet_05v0
x Enable a_48285_36323# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=48349 y=36323 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_2.gated_control PIN[10] BUS[10] vss s=41600,904 d=41600,904 l=56 w=800 x=50816 y=32263 nfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_4.gated_control BUS[3] PIN[11] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=29500 nfet_03v3
x a_27116_11479# a_27952_12039# a_28100_12039# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=12039 pfet_05v0
x a_49612_28057# a_50596_28617# a_50840_28072# vss s=7280,244 d=10520,298 l=120 w=140 x=50720 y=28072 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=3760 y=4634 pfet_03v3
x a_n5564_31380# vdd a_n5220_31260# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=31304 pfet_05v0
x NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.I vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.ZN vss s=23232,704 d=23232,704 l=120 w=264 x=-6292 y=62249 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=43316 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=-6417 pfet_03v3
x swmatrix_row_10_23.phi_2 a_27116_17005# vss vss s=13904,492 d=10520,298 l=120 w=158 x=27204 y=17005 nfet_05v0
x a_n4084_30820# a_n3248_31380# a_n3100_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=-3199 y=31380 pfet_05v0
x swmatrix_row_10_23.phi_1 a_43372_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=43460 y=19768 nfet_05v0
x a_33824_41890# a_34192_41887# a_34340_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=41887 nfet_05v0
x a_12172_19768# vss a_12640_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=12520 y=19786 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[18] vdd s=41600,904 d=104000,1860 l=56 w=800 x=42160 y=10160 pfet_03v3
x a_27116_17005# a_27952_17565# a_28100_17565# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=17565 pfet_05v0
x a_8396_55687# vss a_8864_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=55705 nfet_05v0
x a_46304_47416# a_46672_47413# a_46820_47958# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=47413 nfet_05v0
x a_n5564_36906# vdd a_n5220_36786# vdd s=14352,380 d=24288,728 l=100 w=276 x=-5015 y=36830 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=14960 y=48842 pfet_03v3
x a_45836_14242# vdd a_46304_14260# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=14799 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_52924# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=53405 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_9.swmatrix_Tgate_2.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=54964 y=33560 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control PIN[12] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=26737 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[24] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=12923 pfet_03v3
x a_24652_44635# vss a_25120_44653# vss s=10520,298 d=12320,456 l=120 w=140 x=25000 y=44653 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=1871 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=34320 y=18449 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=12484 y=35601 nfet_05v0
x a_6916_34143# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=34064 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] vss a_31728_n5084# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=-5083 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_58450# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=58931 pfet_05v0
x a_3484_50601# a_3384_50176# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=50176 nfet_05v0
x a_14636_3190# vss a_15104_3208# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=3208 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=7397 pfet_03v3
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_9.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=34064 pfet_05v0
x a_50080_445# a_50448_442# a_50596_987# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=442 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] vss a_31728_442# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=442 nfet_05v0
x a_6916_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=39590 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=4634 pfet_03v3
x a_676_6513# vss a_1020_6393# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=5968 nfet_05v0
x a_676_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=23012 pfet_05v0
x a_2156_427# vss a_2624_445# vss s=10520,298 d=12320,456 l=120 w=140 x=2504 y=445 nfet_05v0
x a_14636_8716# vss a_15104_8734# vss s=10520,298 d=12320,456 l=120 w=140 x=14984 y=8734 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=23120 y=18449 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=43316 pfet_03v3
x a_676_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=1652 y=-2358 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gated_control PIN[23] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=-3655 nfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_7.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=39590 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=35027 pfet_03v3
x a_15620_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=9197 pfet_05v0
x a_47164_56127# a_47024_56247# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=56171 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=34995 pfet_05v0
x swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] vss a_42045_28034# vss s=23232,704 d=8448,328 l=120 w=264 x=41925 y=28034 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2891 y=35027 pfet_03v3
x a_43840_3208# a_44208_3205# a_44356_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=3205 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3531 y=48842 pfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[7] vdd s=104000,1860 d=41600,904 l=56 w=800 x=14640 y=40553 pfet_03v3
x a_18412_22531# vss a_18880_22549# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=22549 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=-3654 pfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_7.gated_control BUS[4] PIN[3] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=51604 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=46079 pfet_03v3
x a_38460_867# a_38320_987# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=911 pfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_3.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=42504 y=908 pfet_05v0
x a_43840_8734# a_44208_8731# a_44356_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=44256 y=8731 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=23943 pfet_05v0
x a_27116_427# vss a_27584_445# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=445 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=15686 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] vss a_6768_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=6648 y=17020 nfet_05v0
x a_25120_44653# a_25488_44650# a_25636_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=25536 y=44650 nfet_05v0
x a_2624_25312# a_2992_25309# a_3140_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=25309 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=-3654 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=23975 pfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=-1854 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=46079 pfet_03v3
x swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=15686 pfet_03v3
x a_27116_14242# a_27952_14802# a_28100_14802# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=14802 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=7397 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_4.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=47375 nfet_05v0
x a_44356_n1776# vdd a_44700_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=44904 y=-1851 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3211 y=40553 pfet_03v3
x a_34684_22971# a_34544_23091# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=23015 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vss a_31728_n2321# vss s=12320,456 d=3360,188 l=120 w=140 x=31608 y=-2320 nfet_05v0
x a_6916_31380# swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=7892 y=31301 pfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[12] vdd s=41600,904 d=41600,904 l=56 w=800 x=29360 y=26738 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] vss a_35805_30797# vss s=23232,704 d=8448,328 l=120 w=264 x=35685 y=30797 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=32264 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_8.gated_control PIN[13] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=896 y=23974 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=908 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=52080 y=4634 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_10.swmatrix_Tgate_5.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=23784 y=31301 pfet_05v0
x a_34684_28497# a_34544_28617# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=34684 y=28541 pfet_05v0
x a_43840_3208# a_44356_3750# a_44560_3750# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=3750 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=6244 y=18417 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=37790 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_4.gated_control PIN[21] BUS[3] vss s=41600,904 d=41600,904 l=56 w=800 x=7456 y=1870 nfet_03v3
x a_52076_14242# vss a_52544_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=52424 y=14260 nfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] vss a_19248_50176# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=50176 nfet_05v0
x a_n308_30820# a_528_31380# a_676_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=576 y=31380 pfet_05v0
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=25309 nfet_05v0
x a_15620_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=16596 y=6434 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_47398# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=47398 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_5.gated_control BUS[5] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=57130 nfet_03v3
x a_9724_n1896# a_9584_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=-1851 pfet_05v0
x swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_3.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=50138 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10800 y=26738 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=43316 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[2] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=54368 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=12923 pfet_03v3
x swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_1.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=55664 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33840 y=48842 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=43316 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control BUS[8] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=38176 y=26737 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=-6417 pfet_03v3
x a_50596_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=908 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=12923 pfet_03v3
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=23975 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=46079 pfet_03v3
x a_43840_n5081# a_44356_n4539# a_44560_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=-4538 pfet_05v0
x a_40924_867# a_40824_442# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=442 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=104000,1860 d=41600,904 l=56 w=800 x=45840 y=4634 pfet_03v3
x swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_5.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=44612 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53200 y=18449 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22640 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gated_control PIN[8] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=37789 nfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=7397 pfet_03v3
x a_n3100_9276# vdd a_n2756_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=-2551 y=9200 pfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=59010 pfet_05v0
x a_28100_25854# vss a_28444_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=25309 nfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] vss a_4605_14219# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=14219 nfet_05v0
x a_28100_39669# swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=39086 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=37444 y=21180 pfet_05v0
x a_43372_8716# a_44208_9276# a_44356_9276# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=9276 pfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=42000 y=18449 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gated_control BUS[7] PIN[23] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=-3655 nfet_03v3
x a_24652_44635# a_25488_45195# a_25636_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=45195 pfet_05v0
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] vss a_4605_19745# vss s=23232,704 d=8448,328 l=120 w=264 x=4485 y=19745 nfet_05v0
x a_37132_58450# a_38116_59010# a_38360_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=58465 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_55687# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=55687 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=47879 pfet_05v0
x a_2156_52924# a_3140_53484# a_3384_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=52939 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=104000,1860 l=56 w=800 x=10960 y=-3654 pfet_03v3
x swmatrix_row_10_23.phi_2 a_20876_19768# vss vss s=13904,492 d=10520,298 l=120 w=158 x=20964 y=19768 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=33520 y=40553 pfet_03v3
x a_8396_n5099# a_9232_n4539# a_9380_n4539# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=-4538 pfet_05v0
x a_18412_14242# vss a_18880_14260# vss s=10520,298 d=12320,456 l=120 w=140 x=18760 y=14260 nfet_05v0
x a_8864_28075# a_9232_28072# a_9380_28617# vss s=3360,188 d=7280,244 l=120 w=140 x=9280 y=28072 nfet_05v0
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_13.swmatrix_Tgate_5.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=23764 y=22508 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=46079 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=7397 pfet_03v3
x a_25980_9156# a_25840_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=9200 pfet_05v0
x a_30892_47398# a_31876_47958# a_32120_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=32000 y=47413 nfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_44635# vss vss s=13904,492 d=10520,298 l=120 w=158 x=33444 y=44635 nfet_05v0
x a_n6080_41890# a_n5712_41887# a_n5564_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=-5663 y=41887 nfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=4560 y=10160 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vdd a_13008_20328# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=20328 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28240 y=-891 pfet_03v3
x a_13156_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=14132 y=-1854 pfet_05v0
x a_47164_58890# a_47064_58465# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=58465 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=22320 y=40553 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=54000 y=-3654 pfet_03v3
x a_n4084_52924# a_n3100_53484# a_n2856_52939# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=52939 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_2.gated_control PIN[19] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=7396 nfet_03v3
x a_2624_17023# a_2992_17020# a_3140_17565# vss s=3360,188 d=7280,244 l=120 w=140 x=3040 y=17020 nfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[3] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=51605 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=46079 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=32264 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vdd a_13008_25854# vdd s=17600,576 d=4800,248 l=100 w=200 x=12908 y=25854 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_22.swmatrix_Tgate_4.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=11284 y=-2358 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_2.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=52901 nfet_05v0
x a_43840_39127# a_44356_39669# a_44560_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=39669 pfet_05v0
x swmatrix_row_10_23.phi_2 a_2156_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=2244 y=3190 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gated_control BUS[7] PIN[22] vss s=41600,904 d=41600,904 l=56 w=800 x=32256 y=-892 nfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_47958# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=47958 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21680 y=37790 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=43316 pfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=32264 pfet_03v3
x a_24652_25294# a_25636_25854# a_25880_25309# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=25309 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[12] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=48240 y=26738 pfet_03v3
x a_5932_n2336# vss a_6400_n2318# vss s=10520,298 d=12320,456 l=120 w=140 x=6280 y=-2317 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] vss a_29565_58427# vss s=23232,704 d=8448,328 l=120 w=264 x=29445 y=58427 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=35027 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=4634 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=9200 y=48842 pfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=10480 y=37790 pfet_03v3
x Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=-1550 y=-1854 pfet_05v0
x swmatrix_row_10_23.phi_2 a_33356_44635# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=33464 y=45116 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=8720 y=-3654 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_9.gated_control BUS[1] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=-5595 y=18448 nfet_03v3
x a_8396_41872# a_9380_42432# a_9624_41887# vss s=7280,244 d=10520,298 l=120 w=140 x=9504 y=41887 nfet_05v0
x swmatrix_row_10_23.phi_2 a_8396_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=8484 y=39109 nfet_05v0
x a_28100_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] vss vss s=23232,704 d=23232,704 l=120 w=264 x=29076 y=36323 nfet_05v0
x a_43372_5953# a_44208_6513# a_44356_6513# vdd s=4800,248 d=10400,304 l=100 w=200 x=44256 y=6513 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] vdd a_44208_12039# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=12039 pfet_05v0
x a_8396_39109# a_9232_39669# a_9380_39669# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=39669 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=7397 pfet_03v3
x a_24652_41872# a_25488_42432# a_25636_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=25536 y=42432 pfet_05v0
x a_34684_25734# a_34584_25309# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=25309 nfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_15472_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=15352 y=11494 nfet_05v0
x a_37132_55687# a_38116_56247# a_38360_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=55702 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_52924# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=52924 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_27952_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=27832 y=17020 nfet_05v0
x a_6400_52942# a_6768_52939# a_6916_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=52939 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=7397 pfet_03v3
x swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] vdd a_44208_17565# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=17565 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_3.gated_control PIN[1] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=57130 nfet_03v3
x a_n5564_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=-4587 y=-5121 nfet_05v0
x a_50596_36906# vss a_50940_36786# vss s=8216,262 d=13904,492 l=120 w=158 x=51204 y=36361 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=29501 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=43316 pfet_03v3
x a_2156_28057# a_2992_28617# a_3140_28617# vdd s=4800,248 d=10400,304 l=100 w=200 x=3040 y=28617 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=-317 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=54368 pfet_03v3
x swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=50642 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2571 y=4634 pfet_03v3
x swmatrix_row_10_1.swmatrix_Tgate_9.gated_control PIN[2] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=54367 nfet_03v3
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=17486 pfet_05v0
x a_47164_56127# a_47064_55702# vss vss s=10520,298 d=8216,262 l=120 w=158 x=47204 y=55702 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=52720 y=48842 pfet_03v3
x Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=9197 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=29040 y=10160 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_2.gated_control PIN[20] BUS[10] vss s=97600,1844 d=41600,904 l=56 w=800 x=50496 y=4633 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=43316 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_9.gated_control BUS[1] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=10159 nfet_03v3
x Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=23409 y=42353 pfet_05v0
x a_50080_33601# a_50448_33598# a_50596_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=33598 nfet_05v0
x a_43840_36364# a_44356_36906# a_44560_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=44460 y=36906 pfet_05v0
x Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=11960 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=35027 pfet_03v3
x a_27116_19768# vss a_27584_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=27464 y=19786 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=41520 y=48842 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_5.gated_control PIN[21] BUS[5] vss s=97600,1844 d=41600,904 l=56 w=800 x=19296 y=1870 nfet_03v3
x a_40064_8734# a_40580_9276# a_40784_9276# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=9276 pfet_05v0
x a_44356_14802# vss a_44700_14682# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=14257 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_9.gated_control BUS[1] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=15685 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_1.gated_control BUS[9] PIN[8] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=37789 nfet_03v3
x a_15620_12039# vss a_15964_11919# vss s=8216,262 d=13904,492 l=120 w=158 x=16228 y=11494 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=34064 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=13497 nfet_05v0
x a_28100_17565# vss a_28444_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=28708 y=17020 nfet_05v0
x a_2156_52924# vdd a_2624_52942# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=53481 pfet_05v0
x a_32220_25734# a_32080_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=32220 y=25778 pfet_05v0
x a_44356_20328# vss a_44700_20208# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=19783 nfet_05v0
x a_44356_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=11456 nfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=39590 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_7.gated_control PIN[13] BUS[4] vss s=41600,904 d=41600,904 l=56 w=800 x=13696 y=23974 nfet_03v3
x a_2156_44635# a_3140_45195# a_3384_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=3264 y=44650 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=52400 y=40553 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=41925 y=3671 pfet_05v0
x a_50596_56247# swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=56168 pfet_05v0
x a_8396_36346# a_9232_36906# a_9380_36906# vdd s=4800,248 d=10400,304 l=100 w=200 x=9280 y=36906 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=10640 y=4634 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=7397 pfet_03v3
x a_44356_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=45332 y=16982 nfet_05v0
x a_33356_30820# a_34192_31380# a_34340_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=34240 y=31380 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=4634 pfet_03v3
x a_13156_6513# vdd a_13500_6393# vdd s=14352,380 d=24288,728 l=100 w=276 x=13704 y=6437 pfet_05v0
x a_n3100_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=36827 pfet_05v0
x swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] vdd a_44208_14802# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=14802 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=40553 pfet_03v3
x a_21344_n5081# a_21860_n4539# a_22064_n4539# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=-4538 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_9.gated_control PIN[3] BUS[1] vss s=97600,1844 d=41600,904 l=56 w=800 x=-5755 y=51604 nfet_03v3
x swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=47760 y=51605 pfet_03v3
x Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=29649 y=50642 pfet_05v0
x a_n4084_44635# a_n3100_45195# a_n2856_44650# vss s=7280,244 d=10520,298 l=120 w=140 x=-2975 y=44650 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=32264 pfet_03v3
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=-1754 y=3671 pfet_05v0
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=10929 y=14723 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_9232_34143# vdd s=17600,576 d=4800,248 l=100 w=200 x=9132 y=34143 pfet_05v0
x Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=17169 y=6434 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40560 y=37790 pfet_03v3
x a_50080_30838# a_50448_30835# a_50596_31380# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=30835 nfet_05v0
x a_14636_58450# a_15620_59010# a_15864_58465# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=58465 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_6.gated_control PIN[14] BUS[6] vss s=41600,904 d=41600,904 l=56 w=800 x=25856 y=21211 nfet_03v3
x a_12172_11479# a_13156_12039# a_13400_11494# vss s=7280,244 d=10520,298 l=120 w=140 x=13280 y=11494 nfet_05v0
x a_34340_53484# vss a_34684_53364# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=52939 nfet_05v0
x a_24652_17005# a_25636_17565# a_25880_17020# vss s=7280,244 d=10520,298 l=120 w=140 x=25760 y=17020 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=4400 y=18449 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vss a_50448_39124# vss s=12320,456 d=3360,188 l=120 w=140 x=50328 y=39124 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[17] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=12923 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_9.gated_control BUS[1] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=12922 nfet_03v3
x a_n308_28057# vdd a_160_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=60 y=28614 pfet_05v0
x a_40064_5971# a_40580_6513# a_40784_6513# vdd s=10400,304 d=17040,416 l=100 w=200 x=40684 y=6513 pfet_05v0
x a_2156_8716# vdd a_2624_8734# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=9273 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=46079 pfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=23205 y=908 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=7397 pfet_03v3
x a_38116_9276# vdd a_38460_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=9200 pfet_05v0
x Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=17486 pfet_05v0
x swmatrix_row_10_23.phi_2 a_39596_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=39704 y=31301 pfet_05v0
x a_9380_20328# swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=20249 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=43684 y=10734 nfet_05v0
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=47879 pfet_05v0
x a_39596_3190# vdd a_40064_3208# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=3747 pfet_05v0
x a_50940_14682# a_50840_14257# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=14257 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[13] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=23975 pfet_03v3
x a_22204_11919# a_22104_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=11494 nfet_05v0
x a_34684_17445# a_34584_17020# vss vss s=10520,298 d=8216,262 l=120 w=158 x=34724 y=17020 nfet_05v0
x a_9380_25854# swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=10356 y=25775 pfet_05v0
x Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=908 pfet_05v0
x a_50940_20208# a_50840_19783# vss vss s=10520,298 d=8216,262 l=120 w=158 x=50980 y=19783 nfet_05v0
x a_21860_20328# vdd a_22204_20208# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=20252 pfet_05v0
x a_6400_44653# a_6768_44650# a_6916_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=6816 y=44650 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_5.gated_control BUS[5] PIN[24] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=-6418 nfet_03v3
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_21712_442# vss s=12320,456 d=3360,188 l=120 w=140 x=21592 y=442 nfet_05v0
x a_21344_39127# a_21860_39669# a_22064_39669# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=39669 pfet_05v0
x a_1020_n1896# a_880_n1776# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=1020 y=-1851 pfet_05v0
x a_33824_445# a_34192_442# a_34340_987# vss s=3360,188 d=7280,244 l=120 w=140 x=34240 y=442 nfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=15120 y=57131 pfet_03v3
x a_50596_53484# swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=53405 pfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=46160 y=4634 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_8.gated_control BUS[2] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=736 y=18448 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=46079 pfet_03v3
x a_13156_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=14132 y=404 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=4 y=43890 nfet_05v0
x a_50596_59010# swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=51572 y=58931 pfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] vss a_44208_41887# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=41887 nfet_05v0
x a_49612_n2336# a_50448_n1776# a_50596_n1776# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=-1775 pfet_05v0
x Enable a_23325_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=47375 nfet_05v0
x Enable a_29565_41849# swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=41849 nfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-6327 y=-3686 pfet_05v0
x a_40580_9276# vdd a_40924_9156# vdd s=14352,380 d=24288,728 l=100 w=276 x=41128 y=9200 pfet_05v0
x a_14636_55687# a_15620_56247# a_15864_55702# vss s=7280,244 d=10520,298 l=120 w=140 x=15744 y=55702 nfet_05v0
x a_19396_25854# vss a_19740_25734# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=25309 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=43316 pfet_03v3
x a_2156_5953# vdd a_2624_5971# vdd s=19040,436 d=17600,576 l=100 w=200 x=2524 y=6510 pfet_05v0
x a_21344_58468# a_21712_58465# a_21860_59010# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=58465 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[14] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=21212 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_5.gated_control BUS[5] PIN[23] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=-3655 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=39920 y=4634 pfet_03v3
x a_40924_53364# a_40824_52939# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=52939 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_47398# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=47879 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_0.gated_control BUS[7] PIN[13] vss s=41600,904 d=97600,1844 l=56 w=800 x=32576 y=23974 nfet_03v3
x Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=48369 y=14723 pfet_05v0
x a_27116_58450# a_27952_59010# a_28100_59010# vdd s=4800,248 d=10400,304 l=100 w=200 x=28000 y=59010 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2091 y=48842 pfet_03v3
x a_n3100_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=-2123 y=23012 pfet_05v0
x a_n3100_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] vss vss s=23232,704 d=23232,704 l=120 w=264 x=-2123 y=-2358 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[5] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=46079 pfet_03v3
x a_45836_55687# vdd a_46304_55705# vdd s=19040,436 d=17600,576 l=100 w=200 x=46204 y=56244 pfet_05v0
x a_21344_36364# a_21860_36906# a_22064_36906# vdd s=10400,304 d=17040,416 l=100 w=200 x=21964 y=36906 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[19] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=7397 pfet_03v3
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=-1775 pfet_05v0
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_17.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=11960 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=43316 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=46047 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=46079 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-2411 y=29501 pfet_03v3
x swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=47879 pfet_05v0
x a_28100_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=29076 y=-1854 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=15686 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3920 y=48842 pfet_03v3
x a_n2756_22971# a_n2856_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=-2715 y=22546 nfet_05v0
x a_38460_20208# a_38320_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=38460 y=20252 pfet_05v0
x a_50940_53364# a_50800_53484# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=53408 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_1.gated_control BUS[9] PIN[14] vss s=41600,904 d=41600,904 l=56 w=800 x=44736 y=21211 nfet_03v3
x a_21860_12039# swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=11456 nfet_05v0
x a_22204_50601# a_22064_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=50645 pfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[5] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=46079 pfet_03v3
x Enable a_23325_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=23389 y=44612 nfet_05v0
x a_34340_45195# vss a_34684_45075# vss s=8216,262 d=13904,492 l=120 w=158 x=34948 y=44650 nfet_05v0
x Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=54609 y=3671 pfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_1.gated_control PIN[19] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=7396 nfet_03v3
x a_n308_47398# a_676_47958# a_920_47413# vss s=7280,244 d=10520,298 l=120 w=140 x=800 y=47413 nfet_05v0
x a_5932_44635# a_6768_45195# a_6916_45195# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=45195 pfet_05v0
x a_50080_n5081# a_50448_n5084# a_50596_n4539# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=-5083 nfet_05v0
x a_50940_58890# a_50800_59010# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=50940 y=58934 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=34064 pfet_05v0
x a_21860_17565# swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=16982 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=5208 nfet_05v0
x a_9724_9156# a_9584_9276# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=9724 y=9200 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[18] vdd s=41600,904 d=41600,904 l=56 w=800 x=34960 y=10160 pfet_03v3
x a_3140_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] vss vss s=23232,704 d=23232,704 l=120 w=264 x=4116 y=28034 nfet_05v0
x a_31876_45195# vdd a_32220_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=32424 y=45119 pfet_05v0
x a_39596_39109# vdd a_40064_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=39666 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_6.gated_control BUS[6] PIN[22] vss s=41600,904 d=97600,1844 l=56 w=800 x=26336 y=-892 nfet_03v3
x a_15964_39549# a_15864_39124# vss vss s=10520,298 d=8216,262 l=120 w=158 x=16004 y=39124 nfet_05v0
x a_n6548_30820# a_n5712_31380# a_n5564_31380# vdd s=4800,248 d=10400,304 l=100 w=200 x=-5663 y=31380 pfet_05v0
x a_52544_28075# a_53060_28617# a_53264_28617# vdd s=10400,304 d=17040,416 l=100 w=200 x=53164 y=28617 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=23975 pfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=-1931 y=57131 pfet_03v3
x a_21344_55705# a_21712_55702# a_21860_56247# vss s=3360,188 d=7280,244 l=120 w=140 x=21760 y=55702 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=39590 pfet_05v0
x a_33356_28057# vdd a_33824_28075# vdd s=19040,436 d=17600,576 l=100 w=200 x=33724 y=28614 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=40553 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control PIN[24] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=-6418 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[1] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=57131 pfet_03v3
x swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_14.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=20249 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_22.swmatrix_Tgate_4.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=11304 y=-1854 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=32264 pfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] vss a_44208_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=44088 y=5968 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[6] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=43316 pfet_03v3
x swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=21212 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_12.swmatrix_Tgate_6.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=30024 y=25775 pfet_05v0
x swmatrix_row_10_17.swmatrix_Tgate_4.gated_control BUS[3] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=10159 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[20] vdd s=41600,904 d=41600,904 l=56 w=800 x=41200 y=4634 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[15] vdd s=41600,904 d=41600,904 l=56 w=800 x=15920 y=18449 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[4] vdd s=104000,1860 d=41600,904 l=56 w=800 x=39600 y=48842 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_6.gated_control BUS[6] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=46078 nfet_03v3
x a_37600_41890# a_37968_41887# a_38116_42432# vss s=3360,188 d=7280,244 l=120 w=140 x=38016 y=41887 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2960 y=37790 pfet_03v3
x a_9380_39669# vss a_9724_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=9988 y=39124 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_4.gated_control BUS[3] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=15685 nfet_03v3
x swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[7] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=54480 y=40553 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=43316 pfet_03v3
x a_25636_28617# vss a_25980_28497# vss s=8216,262 d=13904,492 l=120 w=158 x=26244 y=28072 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=9680 y=12923 pfet_03v3
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=24964 y=48810 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=24740 y=11479 nfet_05v0
x swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=16965 y=42353 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=27760 y=35027 pfet_03v3
x Enable a_29565_33560# swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=29629 y=33560 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=28400 y=48842 pfet_03v3
x swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=53360 y=1871 pfet_03v3
x a_38116_53484# vdd a_38460_53364# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=53408 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=27920 y=-3654 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_1.gated_control PIN[20] BUS[9] vss s=41600,904 d=41600,904 l=56 w=800 x=44576 y=4633 nfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[6] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=43316 pfet_03v3
x swmatrix_row_10_23.phi_1 a_30892_33583# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=34064 pfet_05v0
x a_50080_n2318# a_50448_n2321# a_50596_n1776# vss s=3360,188 d=7280,244 l=120 w=140 x=50496 y=-2320 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=7397 pfet_03v3
x a_19396_17565# vss a_19740_17445# vss s=8216,262 d=13904,492 l=120 w=158 x=20004 y=17020 nfet_05v0
x a_5932_41872# a_6768_42432# a_6916_42432# vdd s=4800,248 d=10400,304 l=100 w=200 x=6816 y=42432 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=10725 y=31301 pfet_05v0
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vdd a_50448_31380# vdd s=17600,576 d=4800,248 l=100 w=200 x=50348 y=31380 pfet_05v0
x swmatrix_row_10_23.phi_1 a_5932_28057# vss vss s=13904,492 d=10520,298 l=120 w=158 x=6020 y=28057 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=16560 y=35027 pfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_3.gated_control PIN[23] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=-3655 nfet_03v3
x a_38116_59010# vdd a_38460_58890# vdd s=14352,380 d=24288,728 l=100 w=276 x=38664 y=58934 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[4] vdd s=41600,904 d=104000,1860 l=56 w=800 x=17200 y=48842 pfet_03v3
x a_40924_45075# a_40824_44650# vss vss s=10520,298 d=8216,262 l=120 w=158 x=40964 y=44650 nfet_05v0
x a_39596_36346# vdd a_40064_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=39964 y=36903 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vss a_37968_5968# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=5968 nfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=41872 nfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_39109# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=39590 pfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=21520 y=29501 pfet_03v3
x a_47164_25734# a_47024_25854# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=47164 y=25778 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[23] BUS[4] vdd s=41600,904 d=41600,904 l=56 w=800 x=16720 y=-3654 pfet_03v3
x a_n6080_445# a_n5564_987# a_n5360_987# vdd s=10400,304 d=17040,416 l=100 w=200 x=-5459 y=987 pfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_8.gated_control PIN[7] BUS[2] vss s=41600,904 d=41600,904 l=56 w=800 x=1216 y=40552 nfet_03v3
x a_25636_3750# vdd a_25980_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=26184 y=3674 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[16] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=15686 pfet_03v3
x swmatrix_row_10_23.phi_2 a_45836_n2336# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=45944 y=-1854 pfet_05v0
x swmatrix_row_10_14.D_in vss a_54525_22508# vss s=23232,704 d=8448,328 l=120 w=264 x=54405 y=22508 nfet_05v0
x a_49612_22531# a_50448_23091# a_50596_23091# vdd s=4800,248 d=10400,304 l=100 w=200 x=50496 y=23091 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_20.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=3167 nfet_05v0
x swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[11] vdd s=41600,904 d=41600,904 l=56 w=800 x=10320 y=29501 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=12484 y=-6449 pfet_05v0
x swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=34064 pfet_05v0
x a_38116_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=3167 nfet_05v0
x swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=7397 pfet_03v3
x swmatrix_row_10_14.swmatrix_Tgate_7.gated_control BUS[4] PIN[15] vss s=41600,904 d=41600,904 l=56 w=800 x=13536 y=18448 nfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[5] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=46079 pfet_03v3
x a_50080_30838# a_50596_31380# a_50800_31380# vdd s=10400,304 d=17040,416 l=100 w=200 x=50700 y=31380 pfet_05v0
x a_8396_19768# vss a_8864_19786# vss s=10520,298 d=12320,456 l=120 w=140 x=8744 y=19786 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=32264 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_18.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=8693 nfet_05v0
x swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=39590 pfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_17005# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=17486 pfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_6.gated_control BUS[6] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=43315 nfet_03v3
x a_38116_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=8693 nfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_4.gated_control BUS[3] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=7296 y=12922 nfet_03v3
x swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[6] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=27440 y=37790 pfet_03v3
x a_20876_55687# a_21712_56247# a_21860_56247# vdd s=4800,248 d=10400,304 l=100 w=200 x=21760 y=56247 pfet_05v0
x Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd vdd s=17108,433 d=28952,834 l=100 w=329 x=4689 y=-4617 pfet_05v0
x swmatrix_row_10_23.phi_1 a_37132_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=42353 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=21212 pfet_03v3
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_n4539# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=-4538 pfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_6.gated_control BUS[6] PIN[4] vss s=41600,904 d=41600,904 l=56 w=800 x=26016 y=48841 nfet_03v3
x swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=32264 pfet_03v3
x a_3140_42432# vdd a_3484_42312# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=42356 pfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=16880 y=1871 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[18] BUS[10] vdd s=41600,904 d=41600,904 l=56 w=800 x=53840 y=10160 pfet_03v3
x a_32220_28497# a_32120_28072# vss vss s=10520,298 d=8216,262 l=120 w=158 x=32260 y=28072 nfet_05v0
x a_38460_22971# a_38360_22546# vss vss s=10520,298 d=8216,262 l=120 w=158 x=38500 y=22546 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=16240 y=37790 pfet_03v3
x a_50596_n1776# vdd a_50940_n1896# vdd s=14352,380 d=24288,728 l=100 w=276 x=51144 y=-1851 pfet_05v0
x a_19396_3750# vdd a_19740_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=19944 y=3674 pfet_05v0
x a_3140_47958# vdd a_3484_47838# vdd s=14352,380 d=24288,728 l=100 w=276 x=3688 y=47882 pfet_05v0
x a_25636_36906# swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=36827 pfet_05v0
x swmatrix_row_10_23.phi_1 a_30892_30820# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=31000 y=31301 pfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[3] PIN[14] vdd s=41600,904 d=41600,904 l=56 w=800 x=10000 y=21212 pfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[3] vdd s=41600,904 d=41600,904 l=56 w=800 x=8560 y=4634 pfet_03v3
x swmatrix_row_10_17.swmatrix_Tgate_7.gated_control BUS[4] PIN[18] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=10159 nfet_03v3
x swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_2992_23091# vdd s=17600,576 d=4800,248 l=100 w=200 x=2892 y=23091 pfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_7.gated_control BUS[4] PIN[16] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=15685 nfet_03v3
x swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[22] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=2320 y=-891 pfet_03v3
x swmatrix_row_10_11.swmatrix_Tgate_5.gated_control BUS[5] PIN[12] vss s=41600,904 d=41600,904 l=56 w=800 x=19776 y=26737 nfet_03v3
x a_15964_20208# a_15824_20328# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=15964 y=20252 pfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[24] vdd s=41600,904 d=104000,1860 l=56 w=800 x=35920 y=-6417 pfet_03v3
x swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[4] PIN[17] vdd s=41600,904 d=41600,904 l=56 w=800 x=15600 y=12923 pfet_03v3
x swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_25309# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=25309 nfet_05v0
x a_n3616_52942# a_n3248_52939# a_n3100_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=52939 nfet_05v0
x swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=37444 y=-5843 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[15] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34800 y=18449 pfet_03v3
x swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd s=28952,834 d=17108,433 l=100 w=329 x=48165 y=31301 pfet_05v0
x swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=52179 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gated_control PIN[21] BUS[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5435 y=1870 nfet_03v3
x swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=21360 y=4634 pfet_03v3
x swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[6] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=43316 pfet_03v3
x swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_39669# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=39669 pfet_05v0
x swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] vdd a_25488_n1776# vdd s=17600,576 d=4800,248 l=100 w=200 x=25388 y=-1775 pfet_05v0
x swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_19.swmatrix_Tgate_6.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=30004 y=5930 nfet_05v0
x swmatrix_row_10_23.phi_1 a_18412_39109# vss vss s=13904,492 d=10520,298 l=120 w=158 x=18500 y=39109 nfet_05v0
x swmatrix_row_10_23.phi_1 a_24652_14242# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=24760 y=14723 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46640 y=35027 pfet_03v3
x a_21860_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] vss vss s=23232,704 d=23232,704 l=120 w=264 x=22836 y=404 nfet_05v0
x a_38116_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=39092 y=5930 nfet_05v0
x swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[4] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40080 y=48842 pfet_03v3
x a_21860_3750# vdd a_22204_3630# vdd s=14352,380 d=24288,728 l=100 w=276 x=22408 y=3674 pfet_05v0
x swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=46800 y=-3654 pfet_03v3
x swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_40432_28617# vdd s=17600,576 d=4800,248 l=100 w=200 x=40332 y=28617 pfet_05v0
x a_3484_11919# a_3384_11494# vss vss s=10520,298 d=8216,262 l=120 w=158 x=3524 y=11494 nfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=34000 y=-891 pfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_3190# vss vss s=13904,492 d=10520,298 l=120 w=158 x=37220 y=3190 nfet_05v0
x swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] vdd a_44208_59010# vdd s=17600,576 d=4800,248 l=100 w=200 x=44108 y=59010 pfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[9] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35440 y=35027 pfet_03v3
x a_45836_33583# a_46820_34143# a_47064_33598# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=33598 nfet_05v0
x a_n6548_58450# vss a_n6080_58468# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=58468 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gated_control PIN[8] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32096 y=37789 nfet_03v3
x a_34340_3750# swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=3167 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_5.gated_control BUS[5] PIN[13] vss s=41600,904 d=41600,904 l=56 w=800 x=19456 y=23974 nfet_03v3
x swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[7] PIN[23] vdd s=41600,904 d=41600,904 l=56 w=800 x=35600 y=-3654 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[19] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=7397 pfet_03v3
x swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[11] BUS[8] vdd s=41600,904 d=41600,904 l=56 w=800 x=40400 y=29501 pfet_03v3
x a_3140_50721# swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=4116 y=50642 pfet_05v0
x a_25120_n2318# a_25636_n1776# a_25840_n1776# vdd s=10400,304 d=17040,416 l=100 w=200 x=25740 y=-1775 pfet_05v0
x a_34340_9276# swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=8693 nfet_05v0
x a_39596_22531# a_40580_23091# a_40824_22546# vss s=7280,244 d=10520,298 l=120 w=140 x=40704 y=22546 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=-3851 y=1871 pfet_03v3
x swmatrix_row_10_23.phi_2 vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.I vdd s=32208,908 d=32208,908 l=100 w=366 x=-6720 y=60377 pfet_05v0
x a_22204_n4659# a_22064_n4539# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=22204 y=-4614 pfet_05v0
x swmatrix_row_10_16.swmatrix_Tgate_7.gated_control BUS[4] PIN[17] vss s=41600,904 d=41600,904 l=56 w=800 x=13216 y=12922 nfet_03v3
x a_18412_50161# a_19396_50721# a_19640_50176# vss s=7280,244 d=10520,298 l=120 w=140 x=19520 y=50176 nfet_05v0
x a_44356_987# vss a_44700_867# vss s=8216,262 d=13904,492 l=120 w=158 x=44964 y=442 nfet_05v0
x swmatrix_row_10_14.swmatrix_Tgate_0.gated_control PIN[15] BUS[7] vss s=41600,904 d=41600,904 l=56 w=800 x=32416 y=18448 nfet_03v3
x a_31876_50721# vss a_32220_50601# vss s=8216,262 d=13904,492 l=120 w=158 x=32484 y=50176 nfet_05v0
x a_n4084_39109# vdd a_n3616_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=39666 pfet_05v0
x swmatrix_row_10_0.swmatrix_Tgate_9.gated_control BUS[1] PIN[1] vss s=41600,904 d=41600,904 l=56 w=800 x=-5275 y=57130 nfet_03v3
x swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[1] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=47280 y=57131 pfet_03v3
x Enable a_4605_47375# swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=47375 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=32264 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_4.gated_control BUS[3] PIN[19] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=7396 nfet_03v3
x swmatrix_row_10_23.phi_1 a_n6548_8716# vss vss s=13904,492 d=10520,298 l=120 w=158 x=-6459 y=8716 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=41127 nfet_05v0
x a_31876_28617# swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=32852 y=28034 nfet_05v0
x a_n308_n5099# vss a_160_n5081# vss s=10520,298 d=12320,456 l=120 w=140 x=40 y=-5080 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[1] PIN[14] vdd s=104000,1860 d=41600,904 l=56 w=800 x=-4171 y=21212 pfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=4080 y=-6417 pfet_03v3
x swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-6327 y=46653 nfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=46320 y=37790 pfet_03v3
x swmatrix_row_10_8.swmatrix_Tgate_1.gated_control PIN[9] BUS[9] vss s=97600,1844 d=41600,904 l=56 w=800 x=44256 y=35026 nfet_03v3
x swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd a_46672_36906# vdd s=17600,576 d=4800,248 l=100 w=200 x=46572 y=36906 pfet_05v0
x swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] vss a_23325_3167# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=3167 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_41872# vss vss s=13904,492 d=10520,298 l=120 w=158 x=14724 y=41872 nfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[10] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=32264 pfet_03v3
x Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=-1668 y=61337 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=49924 y=54942 nfet_05v0
x a_25636_23091# swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=26612 y=23012 pfet_05v0
x a_25636_n1776# swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=26612 y=-2358 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_0.gated_control BUS[7] PIN[5] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=46078 nfet_03v3
x swmatrix_row_10_23.phi_2 a_n4084_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=-3975 y=42353 pfet_05v0
x swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[8] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=35120 y=37790 pfet_03v3
x swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] vss a_23325_8693# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=8693 nfet_05v0
x a_n2756_50601# a_n2896_50721# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=-2755 y=50645 pfet_05v0
x a_30892_39109# vdd a_31360_39127# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=39666 pfet_05v0
x a_19740_3630# a_19640_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=3205 nfet_05v0
x swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_21.swmatrix_Tgate_7.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=17544 y=908 pfet_05v0
x a_45836_30820# a_46820_31380# a_47064_30835# vss s=7280,244 d=10520,298 l=120 w=140 x=46944 y=30835 nfet_05v0
x a_n6548_55687# vss a_n6080_55705# vss s=10520,298 d=12320,456 l=120 w=140 x=-6199 y=55705 nfet_05v0
x a_25980_45075# a_25840_45195# vdd vdd s=17040,416 d=14352,380 l=100 w=276 x=25980 y=45119 pfet_05v0
x swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[8] PIN[22] vdd s=41600,904 d=41600,904 l=56 w=800 x=40880 y=-891 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_3.gated_control PIN[19] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=7396 nfet_03v3
x a_160_52942# a_528_52939# a_676_53484# vss s=3360,188 d=7280,244 l=120 w=140 x=576 y=52939 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[20] BUS[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3600 y=4634 pfet_03v3
x a_19740_9156# a_19640_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=19780 y=8731 nfet_05v0
x swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[2] vdd s=41600,904 d=41600,904 l=56 w=800 x=3120 y=54368 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] vss a_19248_11494# vss s=12320,456 d=3360,188 l=120 w=140 x=19128 y=11494 nfet_05v0
x a_46820_45195# vdd a_47164_45075# vdd s=14352,380 d=24288,728 l=100 w=276 x=47368 y=45119 pfet_05v0
x a_52544_33601# a_52912_33598# a_53060_34143# vss s=3360,188 d=7280,244 l=120 w=140 x=52960 y=33598 nfet_05v0
x a_46304_3208# a_46672_3205# a_46820_3750# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=3205 nfet_05v0
x swmatrix_row_10_11.swmatrix_Tgate_3.gated_control PIN[12] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38656 y=26737 nfet_03v3
x a_34340_6513# swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] vss vss s=23232,704 d=23232,704 l=120 w=264 x=35316 y=5930 nfet_05v0
x swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[2] PIN[5] vdd s=41600,904 d=41600,904 l=56 w=800 x=2480 y=46079 pfet_03v3
x a_27584_25312# a_27952_25309# a_28100_25854# vss s=3360,188 d=7280,244 l=120 w=140 x=28000 y=25309 nfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[13] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=29520 y=23975 pfet_03v3
x swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_17.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=11456 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss a_34192_17020# vss s=12320,456 d=3360,188 l=120 w=140 x=34072 y=17020 nfet_05v0
x a_43372_36346# vss a_43840_36364# vss s=10520,298 d=12320,456 l=120 w=140 x=43720 y=36364 nfet_05v0
x a_46304_8734# a_46672_8731# a_46820_9276# vss s=3360,188 d=7280,244 l=120 w=140 x=46720 y=8731 nfet_05v0
x swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[16] BUS[6] vdd s=41600,904 d=41600,904 l=56 w=800 x=28880 y=15686 pfet_03v3
x a_n3616_44653# a_n3248_44650# a_n3100_45195# vss s=3360,188 d=7280,244 l=120 w=140 x=-3199 y=44650 nfet_05v0
x swmatrix_row_10_23.phi_2 a_14636_41872# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=14744 y=42353 pfet_05v0
x swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vdd swmatrix_row_10_23.swmatrix_Tgate_2.gated_control vdd s=32208,908 d=32208,908 l=100 w=366 x=54984 y=-4617 pfet_05v0
x a_676_39669# vss a_1020_39549# vss s=8216,262 d=13904,492 l=120 w=158 x=1284 y=39124 nfet_05v0
x a_n4084_36346# vdd a_n3616_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=-3715 y=36903 pfet_05v0
x a_27116_5953# a_28100_6513# a_28344_5968# vss s=7280,244 d=10520,298 l=120 w=140 x=28224 y=5968 nfet_05v0
x swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss swmatrix_row_10_15.swmatrix_Tgate_0.gated_control vss s=23232,704 d=23232,704 l=120 w=264 x=36244 y=16982 nfet_05v0
x Enable a_4605_44612# swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I vss s=8448,328 d=23232,704 l=120 w=264 x=4669 y=44612 nfet_05v0
x swmatrix_row_10_19.swmatrix_Tgate_4.gated_control BUS[3] PIN[20] vss s=41600,904 d=41600,904 l=56 w=800 x=6976 y=4633 nfet_03v3
x swmatrix_row_10_23.phi_1 a_37132_427# vdd vdd s=24288,728 d=19040,436 l=100 w=276 x=37240 y=908 pfet_05v0
x swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vss vss s=23232,704 d=23232,704 l=120 w=264 x=6244 y=32838 nfet_05v0
x a_37132_22531# vdd a_37600_22549# vdd s=19040,436 d=17600,576 l=100 w=200 x=37500 y=23088 pfet_05v0
x a_22204_3630# a_22104_3205# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=3205 nfet_05v0
x swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[10] PIN[9] vdd s=41600,904 d=41600,904 l=56 w=800 x=54320 y=35027 pfet_03v3
x swmatrix_row_10_23.phi_2 a_39596_11479# vss vss s=13904,492 d=10520,298 l=120 w=158 x=39684 y=11479 nfet_05v0
x a_37132_14242# a_38116_14802# a_38360_14257# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=14257 nfet_05v0
x swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN PIN[14] BUS[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=34480 y=21212 pfet_03v3
x a_19396_n4539# swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vss vss s=23232,704 d=23232,704 l=120 w=264 x=20372 y=-5121 nfet_05v0
x a_676_987# swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=1652 y=908 pfet_05v0
x a_22204_9156# a_22104_8731# vss vss s=10520,298 d=8216,262 l=120 w=158 x=22244 y=8731 nfet_05v0
x swmatrix_row_10_5.swmatrix_Tgate_0.gated_control BUS[7] PIN[6] vss s=41600,904 d=41600,904 l=56 w=800 x=31936 y=43315 nfet_03v3
x swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] vss a_23325_5930# vss s=23232,704 d=8448,328 l=120 w=264 x=23205 y=5930 nfet_05v0
x swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[7] vdd s=41600,904 d=41600,904 l=56 w=800 x=22800 y=40553 pfet_03v3
x a_30892_36346# vdd a_31360_36364# vdd s=19040,436 d=17600,576 l=100 w=200 x=31260 y=36903 pfet_05v0
x swmatrix_row_10_12.swmatrix_Tgate_3.gated_control PIN[13] BUS[8] vss s=41600,904 d=41600,904 l=56 w=800 x=38336 y=23974 nfet_03v3
x swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[5] PIN[24] vdd s=41600,904 d=41600,904 l=56 w=800 x=21200 y=-6417 pfet_03v3
x a_37132_19768# a_38116_20328# a_38360_19783# vss s=7280,244 d=10520,298 l=120 w=140 x=38240 y=19783 nfet_05v0
x swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] vss a_37968_52939# vss s=12320,456 d=3360,188 l=120 w=140 x=37848 y=52939 nfet_05v0
x swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN BUS[9] PIN[21] vdd s=41600,904 d=41600,904 l=56 w=800 x=47440 y=1871 pfet_03v3
x swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd vdd s=32208,908 d=32208,908 l=100 w=366 x=31204 y=7365 pfet_05v0
C swmatrix_row_10_23.phi_1 PIN[18] 4.3
C swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C Enable BUS[7] 5.1
C swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[1] PIN[24] 10.6
C BUS[4] PIN[13] 10.6
C BUS[6] PIN[6] 10.6
C BUS[2] PIN[20] 10.6
C PIN[1] BUS[7] 10.6
C vdd PIN[21] 10.3
C swmatrix_row_10_20.D_in vdd 24.8
C vdd BUS[6] 15.0
C swmatrix_row_10_23.phi_1 PIN[19] 4.3
C swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[2] PIN[21] 10.6
C BUS[6] PIN[7] 10.6
C BUS[4] PIN[14] 10.6
C swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[22] 10.3
C swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[20] 4.3
C swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[4] PIN[15] 10.6
C BUS[6] PIN[8] 10.6
C BUS[2] PIN[22] 10.6
C swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[23] 10.3
C swmatrix_row_10_23.phi_1 PIN[21] 4.3
C swmatrix_row_10_23.phi_1 BUS[6] 3.0
C swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[2] PIN[23] 10.6
C BUS[6] PIN[9] 10.6
C BUS[8] PIN[2] 10.6
C BUS[4] PIN[16] 10.6
C swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd D_out 20.8
C swmatrix_row_10_23.phi_1 PIN[22] 4.3
C swmatrix_row_10_23.phi_2 BUS[6] 2.7
C swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[8] PIN[3] 10.6
C BUS[4] PIN[17] 10.6
C BUS[6] PIN[10] 10.6
C swmatrix_row_10_19.D_in vdd 24.8
C swmatrix_row_10_23.phi_1 PIN[23] 4.3
C BUS[6] PIN[11] 10.6
C BUS[8] PIN[4] 10.6
C BUS[4] PIN[18] 10.6
C swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_13.D_in vdd 24.8
C swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[4] PIN[19] 10.6
C BUS[8] PIN[5] 10.6
C BUS[6] PIN[12] 10.6
C swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C Enable BUS[9] 5.1
C swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[3] PIN[24] 10.6
C BUS[6] PIN[13] 10.6
C BUS[8] PIN[6] 10.6
C BUS[4] PIN[20] 10.6
C PIN[1] BUS[9] 10.6
C swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd BUS[8] 15.0
C swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_8.D_in Enable 3.9
C swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[6] PIN[14] 10.6
C BUS[4] PIN[21] 10.6
C BUS[8] PIN[7] 10.6
C swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_18.D_in vdd 24.8
C swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_14.D_in Enable 3.9
C BUS[6] PIN[15] 10.6
C BUS[8] PIN[8] 10.6
C BUS[4] PIN[22] 10.6
C swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 BUS[8] 3.0
C swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_10.D_in vdd 24.8
C BUS[6] PIN[16] 10.6
C BUS[10] PIN[2] 10.6
C BUS[8] PIN[9] 10.6
C BUS[4] PIN[23] 10.6
C swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_2 BUS[8] 2.7
C BUS[8] PIN[10] 10.6
C BUS[10] PIN[3] 10.6
C BUS[6] PIN[17] 10.6
C swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_4.D_in Enable 3.9
C BUS[6] PIN[18] 10.6
C BUS[10] PIN[4] 10.6
C BUS[8] PIN[11] 10.6
C swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[8] PIN[12] 10.6
C BUS[10] PIN[5] 10.6
C BUS[6] PIN[19] 10.6
C swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[5] PIN[24] 10.6
C swmatrix_row_10_6.D_in vdd 24.8
C BUS[6] PIN[20] 10.6
C BUS[10] PIN[6] 10.6
C BUS[8] PIN[13] 10.6
C vdd BUS[10] 15.0
C swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_22.D_in Enable 3.9
C swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[8] PIN[14] 10.6
C BUS[10] PIN[7] 10.6
C BUS[6] PIN[21] 10.6
C BUS[1] PIN[2] 10.6
C swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[6] PIN[22] 10.6
C BUS[10] PIN[8] 10.6
C BUS[8] PIN[15] 10.6
C BUS[1] PIN[3] 10.6
C swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 BUS[10] 3.0
C swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[8] PIN[16] 10.6
C BUS[10] PIN[9] 10.6
C BUS[6] PIN[23] 10.6
C swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[1] PIN[4] 10.6
C swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_2 BUS[10] 2.7
C vdd Enable 108.6
C swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[10] PIN[10] 10.6
C BUS[8] PIN[17] 10.6
C BUS[1] PIN[5] 10.6
C swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_2.D_in vdd 24.8
C vdd PIN[1] 10.3
C swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C Enable BUS[2] 5.1
C swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[8] PIN[18] 10.6
C BUS[10] PIN[11] 10.6
C BUS[1] PIN[6] 10.6
C PIN[1] BUS[2] 10.6
C vdd BUS[1] 15.1
C swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[10] PIN[12] 10.6
C BUS[8] PIN[19] 10.6
C swmatrix_row_10_23.phi_1 Enable 17.5
C BUS[1] PIN[7] 10.6
C swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[1] 4.3
C swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_15.D_in vdd 24.8
C BUS[7] PIN[24] 10.6
C BUS[10] PIN[13] 10.6
C BUS[8] PIN[20] 10.6
C BUS[1] PIN[8] 10.6
C swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_2 Enable 38.8
C swmatrix_row_10_23.phi_1 BUS[1] 3.0
C swmatrix_row_10_11.D_in Enable 3.9
C swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[8] PIN[21] 10.6
C BUS[10] PIN[14] 10.6
C BUS[1] PIN[9] 10.6
C BUS[3] PIN[2] 10.6
C swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_2 BUS[1] 2.6
C BUS[10] PIN[15] 10.6
C BUS[8] PIN[22] 10.6
C BUS[3] PIN[3] 10.6
C BUS[1] PIN[10] 10.6
C swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[8] PIN[23] 10.6
C BUS[10] PIN[16] 10.6
C BUS[3] PIN[4] 10.6
C BUS[1] PIN[11] 10.6
C swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_16.D_in Enable 3.9
C swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[10] PIN[17] 10.6
C BUS[1] PIN[12] 10.6
C BUS[3] PIN[5] 10.6
C swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C Enable BUS[4] 5.1
C swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[10] PIN[18] 10.6
C BUS[3] PIN[6] 10.6
C BUS[1] PIN[13] 10.6
C PIN[1] BUS[4] 10.6
C vdd BUS[3] 15.0
C swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.D_in vdd 24.8
C swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_7.D_in Enable 3.9
C BUS[10] PIN[19] 10.6
C BUS[1] PIN[14] 10.6
C BUS[3] PIN[7] 10.6
C swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[9] PIN[24] 10.6
C swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[10] PIN[20] 10.6
C BUS[3] PIN[8] 10.6
C BUS[1] PIN[15] 10.6
C swmatrix_row_10_23.phi_1 BUS[3] 3.0
C swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_21.D_in Enable 3.9
C BUS[10] PIN[21] 10.6
C swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_9.D_in vdd 24.8
C BUS[1] PIN[16] 10.6
C BUS[5] PIN[2] 10.6
C BUS[3] PIN[9] 10.6
C swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_2 BUS[3] 2.7
C swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[10] PIN[22] 10.6
C BUS[5] PIN[3] 10.6
C BUS[3] PIN[10] 10.6
C BUS[1] PIN[17] 10.6
C swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[10] PIN[23] 10.6
C BUS[1] PIN[18] 10.6
C BUS[5] PIN[4] 10.6
C BUS[3] PIN[11] 10.6
C swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_3.D_in Enable 3.9
C swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[5] PIN[5] 10.6
C BUS[3] PIN[12] 10.6
C BUS[1] PIN[19] 10.6
C swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_20.D_in Enable 3.9
C Enable BUS[6] 5.1
C BUS[1] PIN[20] 10.6
C BUS[5] PIN[6] 10.6
C BUS[3] PIN[13] 10.6
C swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C PIN[1] BUS[6] 10.6
C swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_5.D_in vdd 24.8
C vdd BUS[5] 15.0
C swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_12.D_in vdd 24.8
C BUS[5] PIN[7] 10.6
C BUS[3] PIN[14] 10.6
C BUS[1] PIN[21] 10.6
C swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[3] PIN[15] 10.6
C BUS[1] PIN[22] 10.6
C BUS[5] PIN[8] 10.6
C swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 BUS[5] 3.0
C swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[1] PIN[23] 10.6
C BUS[5] PIN[9] 10.6
C BUS[3] PIN[16] 10.6
C BUS[7] PIN[2] 10.6
C swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_19.D_in Enable 3.9
C swmatrix_row_10_17.D_in vdd 24.8
C swmatrix_row_10_23.phi_2 BUS[5] 2.7
C swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[3] PIN[17] 10.6
C BUS[7] PIN[3] 10.6
C BUS[5] PIN[10] 10.6
C swmatrix_row_10_13.D_in Enable 3.9
C swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_1.D_in vdd 24.8
C BUS[7] PIN[4] 10.6
C BUS[5] PIN[11] 10.6
C BUS[3] PIN[18] 10.6
C swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[3] PIN[19] 10.6
C BUS[7] PIN[5] 10.6
C BUS[5] PIN[12] 10.6
C swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[24] 9.8
C swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C Enable BUS[8] 5.1
C swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[2] PIN[24] 10.6
C swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[7] PIN[6] 10.6
C BUS[5] PIN[13] 10.6
C BUS[3] PIN[20] 10.6
C PIN[1] BUS[8] 10.6
C swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd BUS[7] 15.0
C swmatrix_row_10_18.D_in Enable 3.9
C swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[5] PIN[14] 10.6
C BUS[3] PIN[21] 10.6
C BUS[7] PIN[7] 10.6
C swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_10.D_in Enable 3.9
C BUS[7] PIN[8] 10.6
C BUS[5] PIN[15] 10.6
C BUS[3] PIN[22] 10.6
C swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 BUS[7] 3.0
C swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[5] PIN[16] 10.6
C BUS[9] PIN[2] 10.6
C BUS[3] PIN[23] 10.6
C BUS[7] PIN[9] 10.6
C swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_2 BUS[7] 2.7
C swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[7] PIN[10] 10.6
C BUS[9] PIN[3] 10.6
C BUS[5] PIN[17] 10.6
C swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[5] PIN[18] 10.6
C BUS[9] PIN[4] 10.6
C BUS[7] PIN[11] 10.6
C swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[7] PIN[12] 10.6
C BUS[9] PIN[5] 10.6
C BUS[5] PIN[19] 10.6
C swmatrix_row_10_6.D_in Enable 3.9
C swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C Enable BUS[10] 5.1
C swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[4] PIN[24] 10.6
C BUS[5] PIN[20] 10.6
C BUS[9] PIN[6] 10.6
C BUS[7] PIN[13] 10.6
C PIN[1] BUS[10] 10.6
C swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd BUS[9] 15.0
C BUS[7] PIN[14] 10.6
C BUS[9] PIN[7] 10.6
C BUS[5] PIN[21] 10.6
C swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_8.D_in vdd 24.8
C swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[5] PIN[22] 10.6
C BUS[9] PIN[8] 10.6
C BUS[7] PIN[15] 10.6
C swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 BUS[9] 3.0
C swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_14.D_in vdd 24.8
C swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[7] PIN[16] 10.6
C BUS[9] PIN[9] 10.6
C BUS[5] PIN[23] 10.6
C swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_2.D_in Enable 3.9
C swmatrix_row_10_23.phi_2 BUS[9] 2.7
C BUS[7] PIN[17] 10.6
C BUS[9] PIN[10] 10.6
C swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C Enable BUS[1] 5.4
C swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[7] PIN[18] 10.6
C BUS[9] PIN[11] 10.6
C PIN[1] BUS[1] 10.6
C swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_4.D_in vdd 24.8
C swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[7] PIN[19] 10.6
C BUS[9] PIN[12] 10.6
C swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_15.D_in Enable 3.9
C swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[6] PIN[24] 10.6
C BUS[9] PIN[13] 10.6
C BUS[7] PIN[20] 10.6
C vdd PIN[2] 10.3
C swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[7] PIN[21] 10.6
C BUS[9] PIN[14] 10.6
C BUS[2] PIN[2] 10.6
C swmatrix_row_10_22.D_in vdd 24.8
C vdd PIN[3] 10.3
C swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[9] PIN[15] 10.6
C BUS[7] PIN[22] 10.6
C BUS[2] PIN[3] 10.6
C vdd PIN[4] 10.3
C swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[2] 4.3
C swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[7] PIN[23] 10.6
C BUS[9] PIN[16] 10.6
C BUS[2] PIN[4] 10.6
C swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[5] 10.3
C swmatrix_row_10_23.phi_1 PIN[3] 4.3
C swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[9] PIN[17] 10.6
C BUS[2] PIN[5] 10.6
C vdd PIN[6] 10.3
C swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[4] 4.3
C swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C Enable BUS[3] 5.1
C swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.D_in Enable 3.9
C BUS[9] PIN[18] 10.6
C swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[2] PIN[6] 10.6
C PIN[1] BUS[3] 10.6
C vdd PIN[7] 10.3
C vdd BUS[2] 15.0
C swmatrix_row_10_23.phi_1 PIN[5] 4.3
C swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[9] PIN[19] 10.6
C swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[2] PIN[7] 10.6
C vdd PIN[8] 10.3
C swmatrix_row_10_23.phi_1 PIN[6] 4.3
C swmatrix_row_10_23.phi_1 vdd 286.2
C swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[8] PIN[24] 10.6
C BUS[9] PIN[20] 10.6
C swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[2] PIN[8] 10.6
C swmatrix_row_10_9.D_in Enable 3.9
C vdd PIN[9] 10.3
C swmatrix_row_10_23.phi_1 PIN[7] 4.3
C swmatrix_row_10_23.phi_1 BUS[2] 3.0
C swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[9] PIN[21] 10.6
C swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[4] PIN[2] 10.6
C BUS[2] PIN[9] 10.6
C swmatrix_row_10_23.phi_2 vdd 120.7
C swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[10] 10.3
C swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_11.D_in vdd 24.8
C swmatrix_row_10_23.phi_1 PIN[8] 4.3
C swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_2 BUS[2] 2.7
C BUS[9] PIN[22] 10.6
C BUS[2] PIN[10] 10.6
C BUS[4] PIN[3] 10.6
C swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[11] 10.3
C swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[9] 4.3
C swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[9] PIN[23] 10.6
C BUS[4] PIN[4] 10.6
C BUS[2] PIN[11] 10.6
C swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 swmatrix_row_10_23.phi_2 608.1
C vdd PIN[12] 10.3
C swmatrix_row_10_23.phi_1 PIN[10] 4.3
C swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[2] PIN[12] 10.6
C BUS[4] PIN[5] 10.6
C swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[13] 10.3
C swmatrix_row_10_16.D_in vdd 24.8
C swmatrix_row_10_23.phi_1 PIN[11] 4.3
C swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_5.D_in Enable 3.9
C Enable BUS[5] 5.1
C swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_12.D_in Enable 3.9
C swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[4] PIN[6] 10.6
C BUS[2] PIN[13] 10.6
C PIN[1] BUS[5] 10.6
C swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[14] 10.3
C vdd BUS[4] 15.0
C swmatrix_row_10_23.phi_1 PIN[12] 4.3
C swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[2] PIN[14] 10.6
C BUS[4] PIN[7] 10.6
C vdd PIN[15] 10.3
C swmatrix_row_10_23.phi_1 PIN[13] 4.3
C swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_7.D_in vdd 24.8
C swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[10] PIN[24] 10.6
C swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[4] PIN[8] 10.6
C BUS[2] PIN[15] 10.6
C vdd PIN[16] 10.3
C swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[14] 4.3
C swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 BUS[4] 3.0
C swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_17.D_in Enable 3.9
C BUS[6] PIN[2] 10.6
C BUS[2] PIN[16] 10.6
C BUS[4] PIN[9] 10.6
C swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[17] 10.3
C swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[15] 4.3
C swmatrix_row_10_21.D_in vdd 24.8
C swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_2 BUS[4] 2.7
C swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_1.D_in Enable 3.9
C BUS[2] PIN[17] 10.6
C BUS[6] PIN[3] 10.6
C BUS[4] PIN[10] 10.6
C vdd PIN[18] 10.3
C swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[16] 4.3
C swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C BUS[6] PIN[4] 10.6
C BUS[2] PIN[18] 10.6
C BUS[4] PIN[11] 10.6
C swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[19] 10.3
C swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_23.phi_1 PIN[17] 4.3
C swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C swmatrix_row_10_3.D_in vdd 24.8
C BUS[2] PIN[19] 10.6
C BUS[6] PIN[5] 10.6
C BUS[4] PIN[12] 10.6
C swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN vdd 5.0
C vdd PIN[20] 10.3
C PIN[24]0 19.7
R PIN[24] 8634
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_9.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_8.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_7.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_6.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_5.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_4.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_3.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_2.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_1.T1
= PIN[24] swmatrix_row_10_23.swmatrix_Tgate_0.T1
= PIN[24] swmatrix_row_10_23.pin
C D_out0 12.1
R D_out 176
= D_out swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= D_out swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= D_out swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= D_out swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[10]
= D_out swmatrix_row_10_23.d_out
C PIN[23]0 14.5
R PIN[23] 8634
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_9.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_8.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_7.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_6.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_5.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_4.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_3.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_2.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_1.T1
= PIN[23] swmatrix_row_10_22.swmatrix_Tgate_0.T1
= PIN[23] swmatrix_row_10_22.pin
C PIN[22]0 14.5
R PIN[22] 8634
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_9.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_8.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_7.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_6.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_5.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_4.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_3.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_2.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_1.T1
= PIN[22] swmatrix_row_10_21.swmatrix_Tgate_0.T1
= PIN[22] swmatrix_row_10_21.pin
C PIN[21]0 14.5
R PIN[21] 8634
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_9.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_8.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_7.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_6.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_5.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_4.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_3.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_2.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_1.T1
= PIN[21] swmatrix_row_10_20.swmatrix_Tgate_0.T1
= PIN[21] swmatrix_row_10_20.pin
C PIN[20]0 14.5
R PIN[20] 8634
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_9.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_8.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_7.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_6.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_5.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_4.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_3.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_2.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_1.T1
= PIN[20] swmatrix_row_10_19.swmatrix_Tgate_0.T1
= PIN[20] swmatrix_row_10_19.pin
C PIN[19]0 14.5
R PIN[19] 8634
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_9.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_8.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_7.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_6.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_5.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_4.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_3.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_2.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_1.T1
= PIN[19] swmatrix_row_10_18.swmatrix_Tgate_0.T1
= PIN[19] swmatrix_row_10_18.pin
C PIN[18]0 14.5
R PIN[18] 8634
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_9.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_8.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_7.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_6.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_5.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_4.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_3.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_2.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_1.T1
= PIN[18] swmatrix_row_10_17.swmatrix_Tgate_0.T1
= PIN[18] swmatrix_row_10_17.pin
C PIN[17]0 14.5
R PIN[17] 8634
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_9.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_8.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_7.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_6.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_5.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_4.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_3.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_2.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_1.T1
= PIN[17] swmatrix_row_10_16.swmatrix_Tgate_0.T1
= PIN[17] swmatrix_row_10_16.pin
C PIN[16]0 14.5
R PIN[16] 8634
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_9.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_8.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_7.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_6.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_5.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_4.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_3.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_2.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_1.T1
= PIN[16] swmatrix_row_10_15.swmatrix_Tgate_0.T1
= PIN[16] swmatrix_row_10_15.pin
C PIN[15]0 14.5
R PIN[15] 8634
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_9.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_8.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_7.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_6.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_5.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_4.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_3.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_2.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_1.T1
= PIN[15] swmatrix_row_10_14.swmatrix_Tgate_0.T1
= PIN[15] swmatrix_row_10_14.pin
C PIN[14]0 14.5
R PIN[14] 8634
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_9.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_8.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_7.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_6.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_5.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_4.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_3.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_2.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_1.T1
= PIN[14] swmatrix_row_10_13.swmatrix_Tgate_0.T1
= PIN[14] swmatrix_row_10_13.pin
C PIN[13]0 14.5
R PIN[13] 8634
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_9.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_8.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_7.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_6.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_5.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_4.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_3.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_2.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_1.T1
= PIN[13] swmatrix_row_10_12.swmatrix_Tgate_0.T1
= PIN[13] swmatrix_row_10_12.pin
C PIN[12]0 14.5
R PIN[12] 8634
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_9.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_8.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_7.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_6.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_5.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_4.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_3.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_2.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_1.T1
= PIN[12] swmatrix_row_10_11.swmatrix_Tgate_0.T1
= PIN[12] swmatrix_row_10_11.pin
C PIN[11]0 14.5
R PIN[11] 8634
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_9.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_8.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_7.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_6.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_5.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_4.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_3.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_2.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_1.T1
= PIN[11] swmatrix_row_10_10.swmatrix_Tgate_0.T1
= PIN[11] swmatrix_row_10_10.pin
C PIN[10]0 14.5
R PIN[10] 8634
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_9.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_8.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_7.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_6.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_5.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_4.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_3.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_2.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_1.T1
= PIN[10] swmatrix_row_10_9.swmatrix_Tgate_0.T1
= PIN[10] swmatrix_row_10_9.pin
C PIN[9]0 14.5
R PIN[9] 8634
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_9.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_8.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_7.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_6.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_5.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_4.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_3.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_2.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_1.T1
= PIN[9] swmatrix_row_10_8.swmatrix_Tgate_0.T1
= PIN[9] swmatrix_row_10_8.pin
C PIN[8]0 14.5
R PIN[8] 8634
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_9.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_8.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_7.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_6.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_5.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_4.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_3.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_2.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_1.T1
= PIN[8] swmatrix_row_10_7.swmatrix_Tgate_0.T1
= PIN[8] swmatrix_row_10_7.pin
C PIN[7]0 14.5
R PIN[7] 8634
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_9.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_8.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_7.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_6.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_5.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_4.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_3.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_2.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_1.T1
= PIN[7] swmatrix_row_10_6.swmatrix_Tgate_0.T1
= PIN[7] swmatrix_row_10_6.pin
C PIN[6]0 14.5
R PIN[6] 8634
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_9.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_8.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_7.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_6.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_5.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_4.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_3.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_2.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_1.T1
= PIN[6] swmatrix_row_10_5.swmatrix_Tgate_0.T1
= PIN[6] swmatrix_row_10_5.pin
C PIN[5]0 14.5
R PIN[5] 8634
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_9.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_8.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_7.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_6.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_5.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_4.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_3.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_2.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_1.T1
= PIN[5] swmatrix_row_10_4.swmatrix_Tgate_0.T1
= PIN[5] swmatrix_row_10_4.pin
C PIN[4]0 14.5
R PIN[4] 8634
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_9.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_8.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_7.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_6.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_5.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_4.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_3.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_2.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_1.T1
= PIN[4] swmatrix_row_10_3.swmatrix_Tgate_0.T1
= PIN[4] swmatrix_row_10_3.pin
C PIN[3]0 14.5
R PIN[3] 8634
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_9.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_8.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_7.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_6.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_5.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_4.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_3.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_2.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_1.T1
= PIN[3] swmatrix_row_10_2.swmatrix_Tgate_0.T1
= PIN[3] swmatrix_row_10_2.pin
C PIN[2]0 14.5
R PIN[2] 8634
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_9.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_8.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_7.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_6.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_5.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_4.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_3.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_2.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_1.T1
= PIN[2] swmatrix_row_10_1.swmatrix_Tgate_0.T1
= PIN[2] swmatrix_row_10_1.pin
C BUS[10]0 64.5
R BUS[10] 19687
= BUS[10] swmatrix_row_10_0.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_0.BUS[10]
= BUS[10] swmatrix_row_10_1.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_1.BUS[10]
= BUS[10] swmatrix_row_10_2.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_2.BUS[10]
= BUS[10] swmatrix_row_10_3.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_3.BUS[10]
= BUS[10] swmatrix_row_10_4.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_4.BUS[10]
= BUS[10] swmatrix_row_10_5.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_5.BUS[10]
= BUS[10] swmatrix_row_10_6.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_6.BUS[10]
= BUS[10] swmatrix_row_10_7.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_7.BUS[10]
= BUS[10] swmatrix_row_10_8.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_8.BUS[10]
= BUS[10] swmatrix_row_10_9.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_9.BUS[10]
= BUS[10] swmatrix_row_10_10.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_10.BUS[10]
= BUS[10] swmatrix_row_10_11.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_11.BUS[10]
= BUS[10] swmatrix_row_10_12.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_12.BUS[10]
= BUS[10] swmatrix_row_10_13.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_13.BUS[10]
= BUS[10] swmatrix_row_10_14.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_14.BUS[10]
= BUS[10] swmatrix_row_10_15.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_15.BUS[10]
= BUS[10] swmatrix_row_10_16.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_16.BUS[10]
= BUS[10] swmatrix_row_10_17.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_17.BUS[10]
= BUS[10] swmatrix_row_10_18.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_18.BUS[10]
= BUS[10] swmatrix_row_10_19.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_19.BUS[10]
= BUS[10] swmatrix_row_10_20.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_20.BUS[10]
= BUS[10] swmatrix_row_10_21.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_21.BUS[10]
= BUS[10] swmatrix_row_10_22.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_22.BUS[10]
= BUS[10] swmatrix_row_10_23.swmatrix_Tgate_2.T2
= BUS[10] swmatrix_row_10_23.BUS[10]
C BUS[9]0 64.5
R BUS[9] 19687
= BUS[9] swmatrix_row_10_0.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_0.BUS[9]
= BUS[9] swmatrix_row_10_1.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_1.BUS[9]
= BUS[9] swmatrix_row_10_2.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_2.BUS[9]
= BUS[9] swmatrix_row_10_3.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_3.BUS[9]
= BUS[9] swmatrix_row_10_4.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_4.BUS[9]
= BUS[9] swmatrix_row_10_5.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_5.BUS[9]
= BUS[9] swmatrix_row_10_6.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_6.BUS[9]
= BUS[9] swmatrix_row_10_7.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_7.BUS[9]
= BUS[9] swmatrix_row_10_8.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_8.BUS[9]
= BUS[9] swmatrix_row_10_9.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_9.BUS[9]
= BUS[9] swmatrix_row_10_10.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_10.BUS[9]
= BUS[9] swmatrix_row_10_11.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_11.BUS[9]
= BUS[9] swmatrix_row_10_12.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_12.BUS[9]
= BUS[9] swmatrix_row_10_13.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_13.BUS[9]
= BUS[9] swmatrix_row_10_14.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_14.BUS[9]
= BUS[9] swmatrix_row_10_15.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_15.BUS[9]
= BUS[9] swmatrix_row_10_16.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_16.BUS[9]
= BUS[9] swmatrix_row_10_17.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_17.BUS[9]
= BUS[9] swmatrix_row_10_18.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_18.BUS[9]
= BUS[9] swmatrix_row_10_19.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_19.BUS[9]
= BUS[9] swmatrix_row_10_20.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_20.BUS[9]
= BUS[9] swmatrix_row_10_21.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_21.BUS[9]
= BUS[9] swmatrix_row_10_22.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_22.BUS[9]
= BUS[9] swmatrix_row_10_23.swmatrix_Tgate_1.T2
= BUS[9] swmatrix_row_10_23.BUS[9]
C BUS[8]0 64.5
R BUS[8] 19687
= BUS[8] swmatrix_row_10_0.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_0.BUS[8]
= BUS[8] swmatrix_row_10_1.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_1.BUS[8]
= BUS[8] swmatrix_row_10_2.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_2.BUS[8]
= BUS[8] swmatrix_row_10_3.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_3.BUS[8]
= BUS[8] swmatrix_row_10_4.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_4.BUS[8]
= BUS[8] swmatrix_row_10_5.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_5.BUS[8]
= BUS[8] swmatrix_row_10_6.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_6.BUS[8]
= BUS[8] swmatrix_row_10_7.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_7.BUS[8]
= BUS[8] swmatrix_row_10_8.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_8.BUS[8]
= BUS[8] swmatrix_row_10_9.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_9.BUS[8]
= BUS[8] swmatrix_row_10_10.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_10.BUS[8]
= BUS[8] swmatrix_row_10_11.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_11.BUS[8]
= BUS[8] swmatrix_row_10_12.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_12.BUS[8]
= BUS[8] swmatrix_row_10_13.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_13.BUS[8]
= BUS[8] swmatrix_row_10_14.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_14.BUS[8]
= BUS[8] swmatrix_row_10_15.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_15.BUS[8]
= BUS[8] swmatrix_row_10_16.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_16.BUS[8]
= BUS[8] swmatrix_row_10_17.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_17.BUS[8]
= BUS[8] swmatrix_row_10_18.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_18.BUS[8]
= BUS[8] swmatrix_row_10_19.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_19.BUS[8]
= BUS[8] swmatrix_row_10_20.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_20.BUS[8]
= BUS[8] swmatrix_row_10_21.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_21.BUS[8]
= BUS[8] swmatrix_row_10_22.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_22.BUS[8]
= BUS[8] swmatrix_row_10_23.swmatrix_Tgate_3.T2
= BUS[8] swmatrix_row_10_23.BUS[8]
C BUS[7]0 64.5
R BUS[7] 19687
= BUS[7] swmatrix_row_10_0.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_0.BUS[7]
= BUS[7] swmatrix_row_10_1.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_1.BUS[7]
= BUS[7] swmatrix_row_10_2.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_2.BUS[7]
= BUS[7] swmatrix_row_10_3.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_3.BUS[7]
= BUS[7] swmatrix_row_10_4.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_4.BUS[7]
= BUS[7] swmatrix_row_10_5.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_5.BUS[7]
= BUS[7] swmatrix_row_10_6.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_6.BUS[7]
= BUS[7] swmatrix_row_10_7.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_7.BUS[7]
= BUS[7] swmatrix_row_10_8.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_8.BUS[7]
= BUS[7] swmatrix_row_10_9.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_9.BUS[7]
= BUS[7] swmatrix_row_10_10.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_10.BUS[7]
= BUS[7] swmatrix_row_10_11.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_11.BUS[7]
= BUS[7] swmatrix_row_10_12.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_12.BUS[7]
= BUS[7] swmatrix_row_10_13.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_13.BUS[7]
= BUS[7] swmatrix_row_10_14.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_14.BUS[7]
= BUS[7] swmatrix_row_10_15.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_15.BUS[7]
= BUS[7] swmatrix_row_10_16.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_16.BUS[7]
= BUS[7] swmatrix_row_10_17.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_17.BUS[7]
= BUS[7] swmatrix_row_10_18.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_18.BUS[7]
= BUS[7] swmatrix_row_10_19.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_19.BUS[7]
= BUS[7] swmatrix_row_10_20.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_20.BUS[7]
= BUS[7] swmatrix_row_10_21.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_21.BUS[7]
= BUS[7] swmatrix_row_10_22.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_22.BUS[7]
= BUS[7] swmatrix_row_10_23.swmatrix_Tgate_0.T2
= BUS[7] swmatrix_row_10_23.BUS[7]
C BUS[6]0 64.5
R BUS[6] 19687
= BUS[6] swmatrix_row_10_0.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_0.BUS[6]
= BUS[6] swmatrix_row_10_1.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_1.BUS[6]
= BUS[6] swmatrix_row_10_2.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_2.BUS[6]
= BUS[6] swmatrix_row_10_3.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_3.BUS[6]
= BUS[6] swmatrix_row_10_4.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_4.BUS[6]
= BUS[6] swmatrix_row_10_5.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_5.BUS[6]
= BUS[6] swmatrix_row_10_6.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_6.BUS[6]
= BUS[6] swmatrix_row_10_7.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_7.BUS[6]
= BUS[6] swmatrix_row_10_8.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_8.BUS[6]
= BUS[6] swmatrix_row_10_9.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_9.BUS[6]
= BUS[6] swmatrix_row_10_10.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_10.BUS[6]
= BUS[6] swmatrix_row_10_11.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_11.BUS[6]
= BUS[6] swmatrix_row_10_12.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_12.BUS[6]
= BUS[6] swmatrix_row_10_13.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_13.BUS[6]
= BUS[6] swmatrix_row_10_14.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_14.BUS[6]
= BUS[6] swmatrix_row_10_15.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_15.BUS[6]
= BUS[6] swmatrix_row_10_16.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_16.BUS[6]
= BUS[6] swmatrix_row_10_17.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_17.BUS[6]
= BUS[6] swmatrix_row_10_18.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_18.BUS[6]
= BUS[6] swmatrix_row_10_19.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_19.BUS[6]
= BUS[6] swmatrix_row_10_20.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_20.BUS[6]
= BUS[6] swmatrix_row_10_21.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_21.BUS[6]
= BUS[6] swmatrix_row_10_22.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_22.BUS[6]
= BUS[6] swmatrix_row_10_23.swmatrix_Tgate_6.T2
= BUS[6] swmatrix_row_10_23.BUS[6]
C BUS[5]0 64.5
R BUS[5] 19687
= BUS[5] swmatrix_row_10_0.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_0.BUS[5]
= BUS[5] swmatrix_row_10_1.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_1.BUS[5]
= BUS[5] swmatrix_row_10_2.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_2.BUS[5]
= BUS[5] swmatrix_row_10_3.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_3.BUS[5]
= BUS[5] swmatrix_row_10_4.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_4.BUS[5]
= BUS[5] swmatrix_row_10_5.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_5.BUS[5]
= BUS[5] swmatrix_row_10_6.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_6.BUS[5]
= BUS[5] swmatrix_row_10_7.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_7.BUS[5]
= BUS[5] swmatrix_row_10_8.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_8.BUS[5]
= BUS[5] swmatrix_row_10_9.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_9.BUS[5]
= BUS[5] swmatrix_row_10_10.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_10.BUS[5]
= BUS[5] swmatrix_row_10_11.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_11.BUS[5]
= BUS[5] swmatrix_row_10_12.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_12.BUS[5]
= BUS[5] swmatrix_row_10_13.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_13.BUS[5]
= BUS[5] swmatrix_row_10_14.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_14.BUS[5]
= BUS[5] swmatrix_row_10_15.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_15.BUS[5]
= BUS[5] swmatrix_row_10_16.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_16.BUS[5]
= BUS[5] swmatrix_row_10_17.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_17.BUS[5]
= BUS[5] swmatrix_row_10_18.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_18.BUS[5]
= BUS[5] swmatrix_row_10_19.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_19.BUS[5]
= BUS[5] swmatrix_row_10_20.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_20.BUS[5]
= BUS[5] swmatrix_row_10_21.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_21.BUS[5]
= BUS[5] swmatrix_row_10_22.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_22.BUS[5]
= BUS[5] swmatrix_row_10_23.swmatrix_Tgate_5.T2
= BUS[5] swmatrix_row_10_23.BUS[5]
C BUS[4]0 64.5
R BUS[4] 19687
= BUS[4] swmatrix_row_10_0.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_0.BUS[4]
= BUS[4] swmatrix_row_10_1.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_1.BUS[4]
= BUS[4] swmatrix_row_10_2.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_2.BUS[4]
= BUS[4] swmatrix_row_10_3.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_3.BUS[4]
= BUS[4] swmatrix_row_10_4.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_4.BUS[4]
= BUS[4] swmatrix_row_10_5.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_5.BUS[4]
= BUS[4] swmatrix_row_10_6.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_6.BUS[4]
= BUS[4] swmatrix_row_10_7.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_7.BUS[4]
= BUS[4] swmatrix_row_10_8.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_8.BUS[4]
= BUS[4] swmatrix_row_10_9.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_9.BUS[4]
= BUS[4] swmatrix_row_10_10.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_10.BUS[4]
= BUS[4] swmatrix_row_10_11.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_11.BUS[4]
= BUS[4] swmatrix_row_10_12.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_12.BUS[4]
= BUS[4] swmatrix_row_10_13.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_13.BUS[4]
= BUS[4] swmatrix_row_10_14.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_14.BUS[4]
= BUS[4] swmatrix_row_10_15.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_15.BUS[4]
= BUS[4] swmatrix_row_10_16.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_16.BUS[4]
= BUS[4] swmatrix_row_10_17.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_17.BUS[4]
= BUS[4] swmatrix_row_10_18.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_18.BUS[4]
= BUS[4] swmatrix_row_10_19.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_19.BUS[4]
= BUS[4] swmatrix_row_10_20.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_20.BUS[4]
= BUS[4] swmatrix_row_10_21.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_21.BUS[4]
= BUS[4] swmatrix_row_10_22.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_22.BUS[4]
= BUS[4] swmatrix_row_10_23.swmatrix_Tgate_7.T2
= BUS[4] swmatrix_row_10_23.BUS[4]
C BUS[3]0 64.5
R BUS[3] 19687
= BUS[3] swmatrix_row_10_0.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_0.BUS[3]
= BUS[3] swmatrix_row_10_1.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_1.BUS[3]
= BUS[3] swmatrix_row_10_2.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_2.BUS[3]
= BUS[3] swmatrix_row_10_3.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_3.BUS[3]
= BUS[3] swmatrix_row_10_4.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_4.BUS[3]
= BUS[3] swmatrix_row_10_5.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_5.BUS[3]
= BUS[3] swmatrix_row_10_6.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_6.BUS[3]
= BUS[3] swmatrix_row_10_7.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_7.BUS[3]
= BUS[3] swmatrix_row_10_8.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_8.BUS[3]
= BUS[3] swmatrix_row_10_9.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_9.BUS[3]
= BUS[3] swmatrix_row_10_10.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_10.BUS[3]
= BUS[3] swmatrix_row_10_11.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_11.BUS[3]
= BUS[3] swmatrix_row_10_12.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_12.BUS[3]
= BUS[3] swmatrix_row_10_13.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_13.BUS[3]
= BUS[3] swmatrix_row_10_14.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_14.BUS[3]
= BUS[3] swmatrix_row_10_15.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_15.BUS[3]
= BUS[3] swmatrix_row_10_16.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_16.BUS[3]
= BUS[3] swmatrix_row_10_17.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_17.BUS[3]
= BUS[3] swmatrix_row_10_18.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_18.BUS[3]
= BUS[3] swmatrix_row_10_19.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_19.BUS[3]
= BUS[3] swmatrix_row_10_20.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_20.BUS[3]
= BUS[3] swmatrix_row_10_21.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_21.BUS[3]
= BUS[3] swmatrix_row_10_22.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_22.BUS[3]
= BUS[3] swmatrix_row_10_23.swmatrix_Tgate_4.T2
= BUS[3] swmatrix_row_10_23.BUS[3]
C BUS[2]0 64.5
R BUS[2] 19687
= BUS[2] swmatrix_row_10_0.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_0.BUS[2]
= BUS[2] swmatrix_row_10_1.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_1.BUS[2]
= BUS[2] swmatrix_row_10_2.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_2.BUS[2]
= BUS[2] swmatrix_row_10_3.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_3.BUS[2]
= BUS[2] swmatrix_row_10_4.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_4.BUS[2]
= BUS[2] swmatrix_row_10_5.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_5.BUS[2]
= BUS[2] swmatrix_row_10_6.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_6.BUS[2]
= BUS[2] swmatrix_row_10_7.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_7.BUS[2]
= BUS[2] swmatrix_row_10_8.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_8.BUS[2]
= BUS[2] swmatrix_row_10_9.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_9.BUS[2]
= BUS[2] swmatrix_row_10_10.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_10.BUS[2]
= BUS[2] swmatrix_row_10_11.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_11.BUS[2]
= BUS[2] swmatrix_row_10_12.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_12.BUS[2]
= BUS[2] swmatrix_row_10_13.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_13.BUS[2]
= BUS[2] swmatrix_row_10_14.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_14.BUS[2]
= BUS[2] swmatrix_row_10_15.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_15.BUS[2]
= BUS[2] swmatrix_row_10_16.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_16.BUS[2]
= BUS[2] swmatrix_row_10_17.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_17.BUS[2]
= BUS[2] swmatrix_row_10_18.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_18.BUS[2]
= BUS[2] swmatrix_row_10_19.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_19.BUS[2]
= BUS[2] swmatrix_row_10_20.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_20.BUS[2]
= BUS[2] swmatrix_row_10_21.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_21.BUS[2]
= BUS[2] swmatrix_row_10_22.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_22.BUS[2]
= BUS[2] swmatrix_row_10_23.swmatrix_Tgate_8.T2
= BUS[2] swmatrix_row_10_23.BUS[2]
C BUS[1]0 64.4
R BUS[1] 19687
= BUS[1] swmatrix_row_10_0.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_0.BUS[1]
= BUS[1] swmatrix_row_10_1.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_1.BUS[1]
= BUS[1] swmatrix_row_10_2.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_2.BUS[1]
= BUS[1] swmatrix_row_10_3.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_3.BUS[1]
= BUS[1] swmatrix_row_10_4.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_4.BUS[1]
= BUS[1] swmatrix_row_10_5.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_5.BUS[1]
= BUS[1] swmatrix_row_10_6.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_6.BUS[1]
= BUS[1] swmatrix_row_10_7.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_7.BUS[1]
= BUS[1] swmatrix_row_10_8.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_8.BUS[1]
= BUS[1] swmatrix_row_10_9.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_9.BUS[1]
= BUS[1] swmatrix_row_10_10.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_10.BUS[1]
= BUS[1] swmatrix_row_10_11.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_11.BUS[1]
= BUS[1] swmatrix_row_10_12.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_12.BUS[1]
= BUS[1] swmatrix_row_10_13.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_13.BUS[1]
= BUS[1] swmatrix_row_10_14.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_14.BUS[1]
= BUS[1] swmatrix_row_10_15.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_15.BUS[1]
= BUS[1] swmatrix_row_10_16.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_16.BUS[1]
= BUS[1] swmatrix_row_10_17.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_17.BUS[1]
= BUS[1] swmatrix_row_10_18.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_18.BUS[1]
= BUS[1] swmatrix_row_10_19.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_19.BUS[1]
= BUS[1] swmatrix_row_10_20.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_20.BUS[1]
= BUS[1] swmatrix_row_10_21.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_21.BUS[1]
= BUS[1] swmatrix_row_10_22.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_22.BUS[1]
= BUS[1] swmatrix_row_10_23.swmatrix_Tgate_9.T2
= BUS[1] swmatrix_row_10_23.BUS[1]
C PIN[1]0 14.5
R PIN[1] 8634
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_9.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_8.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_7.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_6.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_5.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_4.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_3.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_2.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_1.T1
= PIN[1] swmatrix_row_10_0.swmatrix_Tgate_0.T1
= PIN[1] swmatrix_row_10_0.pin
R clk 63
= clk En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.A2
= clk En_clk_din_0.clk
R d_in 64
= d_in En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.A2
= d_in En_clk_din_0.d_in
C Enable0 452.9
R Enable 21319
= Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.I
= Enable En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.I
= Enable En_clk_din_0.Enable
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_0.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_0.enable
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_1.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_1.enable
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_2.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_2.enable
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_3.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_3.enable
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_4.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_4.enable
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_5.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_5.enable
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_6.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_6.enable
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_7.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_7.enable
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_8.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_8.enable
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_9.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_9.enable
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_10.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_10.enable
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_11.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_11.enable
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_12.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_12.enable
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_13.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_13.enable
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_14.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_14.enable
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_15.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_15.enable
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_16.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_16.enable
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_17.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_17.enable
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_18.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_18.enable
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_19.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_19.enable
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_20.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_20.enable
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_21.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_21.enable
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_22.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_22.enable
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A1
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.EN
= Enable swmatrix_row_10_23.ShiftReg_row_10_2_0.EN
= Enable swmatrix_row_10_23.enable
C vdd0 6485.2
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_17.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_17.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_1.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_1.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_3.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_15.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_15.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_10.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_10.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_7.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_7.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_2.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_2.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.VNW
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_2.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_1.VDD
= vdd NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_0.VDD
= vdd NO_ClkGen_0.vdd
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.VNW
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.VNW
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__filltie$2_1.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__filltie$2_0.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.VNW
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.VDD
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.VNW
= vdd En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.VDD
= vdd En_clk_din_0.vdd
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_0.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_0.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_0.vdd
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_1.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_1.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_1.vdd
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_2.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_2.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_2.vdd
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_3.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_3.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_3.vdd
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_4.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_4.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_4.vdd
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_5.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_5.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_5.vdd
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_6.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_6.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_6.vdd
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_7.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_7.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_7.vdd
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_8.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_8.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_8.vdd
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_9.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_9.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_9.vdd
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_10.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_10.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_10.vdd
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_11.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_11.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_11.vdd
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_12.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_12.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_12.vdd
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_13.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_13.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_13.vdd
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_14.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_14.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_14.vdd
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_15.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_15.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_15.vdd
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_16.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_16.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_16.vdd
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_17.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_17.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_17.vdd
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_18.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_18.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_18.vdd
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_19.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_19.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_19.vdd
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_20.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_20.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_20.vdd
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_21.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_21.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_21.vdd
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_22.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_22.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_22.vdd
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VDD
= vdd swmatrix_row_10_23.ShiftReg_row_10_2_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_9.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_8.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_7.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_6.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_5.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_4.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_3.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_2.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_1.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW
= vdd swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD
= vdd swmatrix_row_10_23.swmatrix_Tgate_0.VDD
= vdd swmatrix_row_10_23.vdd
R swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_n5122# 26
R a_52912_n5084# 18
C swmatrix_row_10_23.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_23.swmatrix_Tgate_2.gated_control swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R a_50448_n5084# 18
R a_53264_n4539# 19
R a_52912_n4539# 29
R a_53404_n4659# 105
R a_52544_n5081# 100
R a_53060_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_n5122# 26
R a_46672_n5084# 18
R a_50800_n4539# 19
R a_50448_n4539# 29
R a_50940_n4659# 105
R a_50080_n5081# 100
R a_52076_n5099# 256
R a_50596_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_23.swmatrix_Tgate_1.gated_control swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_n5084# 18
R a_47024_n4539# 19
R a_46672_n4539# 29
R a_47164_n4659# 105
R a_46304_n5081# 100
R a_46820_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_n5122# 26
R a_40432_n5084# 18
R a_44560_n4539# 19
R a_44208_n4539# 29
R a_44700_n4659# 105
R a_43840_n5081# 100
R a_45836_n5099# 256
R a_44356_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_23.swmatrix_Tgate_3.gated_control swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_n5084# 18
R a_40784_n4539# 19
R a_40432_n4539# 29
R a_40924_n4659# 105
R a_40064_n5081# 100
R a_40580_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_n5122# 26
R a_34192_n5084# 18
R a_38320_n4539# 19
R a_37968_n4539# 29
R a_38460_n4659# 105
R a_37600_n5081# 100
R a_39596_n5099# 256
R a_38116_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_23.swmatrix_Tgate_0.gated_control swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_n5084# 18
R a_34544_n4539# 19
R a_34192_n4539# 29
R a_34684_n4659# 105
R a_33824_n5081# 100
R a_34340_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_n5122# 26
R a_27952_n5084# 18
R a_32080_n4539# 19
R a_31728_n4539# 29
R a_32220_n4659# 105
R a_31360_n5081# 100
R a_33356_n5099# 256
R a_31876_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_23.swmatrix_Tgate_6.gated_control swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_n5084# 18
R a_28304_n4539# 19
R a_27952_n4539# 29
R a_28444_n4659# 105
R a_27584_n5081# 100
R a_28100_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_n5122# 26
R a_21712_n5084# 18
R a_25840_n4539# 19
R a_25488_n4539# 29
R a_25980_n4659# 105
R a_25120_n5081# 100
R a_27116_n5099# 256
R a_25636_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_23.swmatrix_Tgate_5.gated_control swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_n5084# 18
R a_22064_n4539# 19
R a_21712_n4539# 29
R a_22204_n4659# 105
R a_21344_n5081# 100
R a_21860_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_n5122# 26
R a_15472_n5084# 18
R a_19600_n4539# 19
R a_19248_n4539# 29
R a_19740_n4659# 105
R a_18880_n5081# 100
R a_20876_n5099# 256
R a_19396_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_23.swmatrix_Tgate_7.gated_control swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_n5084# 18
R a_15824_n4539# 19
R a_15472_n4539# 29
R a_15964_n4659# 105
R a_15104_n5081# 100
R a_15620_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_n5122# 26
R a_9232_n5084# 18
R a_13360_n4539# 19
R a_13008_n4539# 29
R a_13500_n4659# 105
R a_12640_n5081# 100
R a_14636_n5099# 256
R a_13156_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_23.swmatrix_Tgate_4.gated_control swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_n5084# 18
R a_9584_n4539# 19
R a_9232_n4539# 29
R a_9724_n4659# 105
R a_8864_n5081# 100
R a_9380_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_n5122# 26
R a_2992_n5084# 18
R a_7120_n4539# 19
R a_6768_n4539# 29
R a_7260_n4659# 105
R a_6400_n5081# 100
R a_8396_n5099# 256
R a_6916_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_23.swmatrix_Tgate_8.gated_control swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_n5084# 18
R a_3344_n4539# 19
R a_2992_n4539# 29
R a_3484_n4659# 105
R a_2624_n5081# 100
R a_3140_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_n5122# 26
R a_n3248_n5084# 18
R a_880_n4539# 19
R a_528_n4539# 29
R a_1020_n4659# 105
R a_160_n5081# 100
R a_2156_n5099# 256
R a_676_n4539# 190
C swmatrix_row_10_23.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_23.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_23.swmatrix_Tgate_9.gated_control swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_n5099# 256
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_n5084# 18
R a_n2896_n4539# 19
R a_n3248_n4539# 29
R a_n2756_n4659# 105
R a_n3616_n5081# 100
R a_n3100_n4539# 190
R swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_n4539# 19
R a_n5712_n4539# 29
R a_n5220_n4659# 105
R a_n6080_n5081# 100
R a_n4084_n5099# 256
R a_n5564_n4539# 190
R a_n6548_n5099# 256
R swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_n2359# 26
R a_52912_n2321# 18
C swmatrix_row_10_22.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_22.swmatrix_Tgate_2.gated_control swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_23.D_in0 4.1
R swmatrix_row_10_23.D_in 254
= swmatrix_row_10_23.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_23.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_23.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_23.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_23.D_in swmatrix_row_10_22.d_out
= swmatrix_row_10_23.D_in swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_23.D_in swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_23.D_in swmatrix_row_10_23.ShiftReg_row_10_2_0.D_in
R a_50448_n2321# 18
R a_53264_n1776# 19
R a_52912_n1776# 29
R a_53404_n1896# 105
R a_52544_n2318# 100
R a_53060_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_n2359# 26
R a_46672_n2321# 18
R a_50800_n1776# 19
R a_50448_n1776# 29
R a_50940_n1896# 105
R a_50080_n2318# 100
R a_52076_n2336# 256
R a_50596_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_22.swmatrix_Tgate_1.gated_control swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_n2321# 18
R a_47024_n1776# 19
R a_46672_n1776# 29
R a_47164_n1896# 105
R a_46304_n2318# 100
R a_46820_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_n2359# 26
R a_40432_n2321# 18
R a_44560_n1776# 19
R a_44208_n1776# 29
R a_44700_n1896# 105
R a_43840_n2318# 100
R a_45836_n2336# 256
R a_44356_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_22.swmatrix_Tgate_3.gated_control swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_n2321# 18
R a_40784_n1776# 19
R a_40432_n1776# 29
R a_40924_n1896# 105
R a_40064_n2318# 100
R a_40580_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_n2359# 26
R a_34192_n2321# 18
R a_38320_n1776# 19
R a_37968_n1776# 29
R a_38460_n1896# 105
R a_37600_n2318# 100
R a_39596_n2336# 256
R a_38116_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_22.swmatrix_Tgate_0.gated_control swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_n2321# 18
R a_34544_n1776# 19
R a_34192_n1776# 29
R a_34684_n1896# 105
R a_33824_n2318# 100
R a_34340_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_n2359# 26
R a_27952_n2321# 18
R a_32080_n1776# 19
R a_31728_n1776# 29
R a_32220_n1896# 105
R a_31360_n2318# 100
R a_33356_n2336# 256
R a_31876_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_22.swmatrix_Tgate_6.gated_control swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_n2321# 18
R a_28304_n1776# 19
R a_27952_n1776# 29
R a_28444_n1896# 105
R a_27584_n2318# 100
R a_28100_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_n2359# 26
R a_21712_n2321# 18
R a_25840_n1776# 19
R a_25488_n1776# 29
R a_25980_n1896# 105
R a_25120_n2318# 100
R a_27116_n2336# 256
R a_25636_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_22.swmatrix_Tgate_5.gated_control swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_n2321# 18
R a_22064_n1776# 19
R a_21712_n1776# 29
R a_22204_n1896# 105
R a_21344_n2318# 100
R a_21860_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_n2359# 26
R a_15472_n2321# 18
R a_19600_n1776# 19
R a_19248_n1776# 29
R a_19740_n1896# 105
R a_18880_n2318# 100
R a_20876_n2336# 256
R a_19396_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_22.swmatrix_Tgate_7.gated_control swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_n2321# 18
R a_15824_n1776# 19
R a_15472_n1776# 29
R a_15964_n1896# 105
R a_15104_n2318# 100
R a_15620_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_n2359# 26
R a_9232_n2321# 18
R a_13360_n1776# 19
R a_13008_n1776# 29
R a_13500_n1896# 105
R a_12640_n2318# 100
R a_14636_n2336# 256
R a_13156_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_22.swmatrix_Tgate_4.gated_control swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_n2321# 18
R a_9584_n1776# 19
R a_9232_n1776# 29
R a_9724_n1896# 105
R a_8864_n2318# 100
R a_9380_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_n2359# 26
R a_2992_n2321# 18
R a_7120_n1776# 19
R a_6768_n1776# 29
R a_7260_n1896# 105
R a_6400_n2318# 100
R a_8396_n2336# 256
R a_6916_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_22.swmatrix_Tgate_8.gated_control swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_n2321# 18
R a_3344_n1776# 19
R a_2992_n1776# 29
R a_3484_n1896# 105
R a_2624_n2318# 100
R a_3140_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_n2359# 26
R a_n3248_n2321# 18
R a_880_n1776# 19
R a_528_n1776# 29
R a_1020_n1896# 105
R a_160_n2318# 100
R a_2156_n2336# 256
R a_676_n1776# 190
C swmatrix_row_10_22.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_22.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_22.swmatrix_Tgate_9.gated_control swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_n2336# 256
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_n2321# 18
R a_n2896_n1776# 19
R a_n3248_n1776# 29
R a_n2756_n1896# 105
R a_n3616_n2318# 100
R a_n3100_n1776# 190
R swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_n1776# 19
R a_n5712_n1776# 29
R a_n5220_n1896# 105
R a_n6080_n2318# 100
R a_n4084_n2336# 256
R a_n5564_n1776# 190
R a_n6548_n2336# 256
R swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_404# 26
R a_52912_442# 18
C swmatrix_row_10_21.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_21.swmatrix_Tgate_2.gated_control swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_22.D_in0 4.1
R swmatrix_row_10_22.D_in 254
= swmatrix_row_10_22.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_22.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_22.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_22.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_22.D_in swmatrix_row_10_21.d_out
= swmatrix_row_10_22.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_22.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_22.D_in swmatrix_row_10_22.ShiftReg_row_10_2_0.D_in
R a_50448_442# 18
R a_53264_987# 19
R a_52912_987# 29
R a_53404_867# 105
R a_52544_445# 100
R a_53060_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_404# 26
R a_46672_442# 18
R a_50800_987# 19
R a_50448_987# 29
R a_50940_867# 105
R a_50080_445# 100
R a_52076_427# 256
R a_50596_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_21.swmatrix_Tgate_1.gated_control swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_442# 18
R a_47024_987# 19
R a_46672_987# 29
R a_47164_867# 105
R a_46304_445# 100
R a_46820_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_404# 26
R a_40432_442# 18
R a_44560_987# 19
R a_44208_987# 29
R a_44700_867# 105
R a_43840_445# 100
R a_45836_427# 256
R a_44356_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_21.swmatrix_Tgate_3.gated_control swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_442# 18
R a_40784_987# 19
R a_40432_987# 29
R a_40924_867# 105
R a_40064_445# 100
R a_40580_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_404# 26
R a_34192_442# 18
R a_38320_987# 19
R a_37968_987# 29
R a_38460_867# 105
R a_37600_445# 100
R a_39596_427# 256
R a_38116_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_21.swmatrix_Tgate_0.gated_control swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_442# 18
R a_34544_987# 19
R a_34192_987# 29
R a_34684_867# 105
R a_33824_445# 100
R a_34340_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_404# 26
R a_27952_442# 18
R a_32080_987# 19
R a_31728_987# 29
R a_32220_867# 105
R a_31360_445# 100
R a_33356_427# 256
R a_31876_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_21.swmatrix_Tgate_6.gated_control swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_442# 18
R a_28304_987# 19
R a_27952_987# 29
R a_28444_867# 105
R a_27584_445# 100
R a_28100_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_404# 26
R a_21712_442# 18
R a_25840_987# 19
R a_25488_987# 29
R a_25980_867# 105
R a_25120_445# 100
R a_27116_427# 256
R a_25636_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_21.swmatrix_Tgate_5.gated_control swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_442# 18
R a_22064_987# 19
R a_21712_987# 29
R a_22204_867# 105
R a_21344_445# 100
R a_21860_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_404# 26
R a_15472_442# 18
R a_19600_987# 19
R a_19248_987# 29
R a_19740_867# 105
R a_18880_445# 100
R a_20876_427# 256
R a_19396_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_21.swmatrix_Tgate_7.gated_control swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_442# 18
R a_15824_987# 19
R a_15472_987# 29
R a_15964_867# 105
R a_15104_445# 100
R a_15620_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_404# 26
R a_9232_442# 18
R a_13360_987# 19
R a_13008_987# 29
R a_13500_867# 105
R a_12640_445# 100
R a_14636_427# 256
R a_13156_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_21.swmatrix_Tgate_4.gated_control swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_442# 18
R a_9584_987# 19
R a_9232_987# 29
R a_9724_867# 105
R a_8864_445# 100
R a_9380_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_404# 26
R a_2992_442# 18
R a_7120_987# 19
R a_6768_987# 29
R a_7260_867# 105
R a_6400_445# 100
R a_8396_427# 256
R a_6916_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_21.swmatrix_Tgate_8.gated_control swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_442# 18
R a_3344_987# 19
R a_2992_987# 29
R a_3484_867# 105
R a_2624_445# 100
R a_3140_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_404# 26
R a_n3248_442# 18
R a_880_987# 19
R a_528_987# 29
R a_1020_867# 105
R a_160_445# 100
R a_2156_427# 256
R a_676_987# 190
C swmatrix_row_10_21.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_21.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_21.swmatrix_Tgate_9.gated_control swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_427# 256
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_442# 18
R a_n2896_987# 19
R a_n3248_987# 29
R a_n2756_867# 105
R a_n3616_445# 100
R a_n3100_987# 190
R swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_987# 19
R a_n5712_987# 29
R a_n5220_867# 105
R a_n6080_445# 100
R a_n4084_427# 256
R a_n5564_987# 190
R a_n6548_427# 256
R swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_3167# 26
R a_52912_3205# 18
C swmatrix_row_10_20.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_20.swmatrix_Tgate_2.gated_control swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_21.D_in0 4.1
R swmatrix_row_10_21.D_in 254
= swmatrix_row_10_21.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_21.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_21.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_21.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_21.D_in swmatrix_row_10_20.d_out
= swmatrix_row_10_21.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_21.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_21.D_in swmatrix_row_10_21.ShiftReg_row_10_2_0.D_in
R a_50448_3205# 18
R a_53264_3750# 19
R a_52912_3750# 29
R a_53404_3630# 105
R a_52544_3208# 100
R a_53060_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_3167# 26
R a_46672_3205# 18
R a_50800_3750# 19
R a_50448_3750# 29
R a_50940_3630# 105
R a_50080_3208# 100
R a_52076_3190# 256
R a_50596_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_20.swmatrix_Tgate_1.gated_control swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_3205# 18
R a_47024_3750# 19
R a_46672_3750# 29
R a_47164_3630# 105
R a_46304_3208# 100
R a_46820_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_3167# 26
R a_40432_3205# 18
R a_44560_3750# 19
R a_44208_3750# 29
R a_44700_3630# 105
R a_43840_3208# 100
R a_45836_3190# 256
R a_44356_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_20.swmatrix_Tgate_3.gated_control swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_3205# 18
R a_40784_3750# 19
R a_40432_3750# 29
R a_40924_3630# 105
R a_40064_3208# 100
R a_40580_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_3167# 26
R a_34192_3205# 18
R a_38320_3750# 19
R a_37968_3750# 29
R a_38460_3630# 105
R a_37600_3208# 100
R a_39596_3190# 256
R a_38116_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_20.swmatrix_Tgate_0.gated_control swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_3205# 18
R a_34544_3750# 19
R a_34192_3750# 29
R a_34684_3630# 105
R a_33824_3208# 100
R a_34340_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_3167# 26
R a_27952_3205# 18
R a_32080_3750# 19
R a_31728_3750# 29
R a_32220_3630# 105
R a_31360_3208# 100
R a_33356_3190# 256
R a_31876_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_20.swmatrix_Tgate_6.gated_control swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_3205# 18
R a_28304_3750# 19
R a_27952_3750# 29
R a_28444_3630# 105
R a_27584_3208# 100
R a_28100_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_3167# 26
R a_21712_3205# 18
R a_25840_3750# 19
R a_25488_3750# 29
R a_25980_3630# 105
R a_25120_3208# 100
R a_27116_3190# 256
R a_25636_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_20.swmatrix_Tgate_5.gated_control swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_3205# 18
R a_22064_3750# 19
R a_21712_3750# 29
R a_22204_3630# 105
R a_21344_3208# 100
R a_21860_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_3167# 26
R a_15472_3205# 18
R a_19600_3750# 19
R a_19248_3750# 29
R a_19740_3630# 105
R a_18880_3208# 100
R a_20876_3190# 256
R a_19396_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_20.swmatrix_Tgate_7.gated_control swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_3205# 18
R a_15824_3750# 19
R a_15472_3750# 29
R a_15964_3630# 105
R a_15104_3208# 100
R a_15620_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_3167# 26
R a_9232_3205# 18
R a_13360_3750# 19
R a_13008_3750# 29
R a_13500_3630# 105
R a_12640_3208# 100
R a_14636_3190# 256
R a_13156_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_20.swmatrix_Tgate_4.gated_control swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_3205# 18
R a_9584_3750# 19
R a_9232_3750# 29
R a_9724_3630# 105
R a_8864_3208# 100
R a_9380_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_3167# 26
R a_2992_3205# 18
R a_7120_3750# 19
R a_6768_3750# 29
R a_7260_3630# 105
R a_6400_3208# 100
R a_8396_3190# 256
R a_6916_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_20.swmatrix_Tgate_8.gated_control swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_3205# 18
R a_3344_3750# 19
R a_2992_3750# 29
R a_3484_3630# 105
R a_2624_3208# 100
R a_3140_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_3167# 26
R a_n3248_3205# 18
R a_880_3750# 19
R a_528_3750# 29
R a_1020_3630# 105
R a_160_3208# 100
R a_2156_3190# 256
R a_676_3750# 190
C swmatrix_row_10_20.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_20.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_20.swmatrix_Tgate_9.gated_control swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_3190# 256
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_3205# 18
R a_n2896_3750# 19
R a_n3248_3750# 29
R a_n2756_3630# 105
R a_n3616_3208# 100
R a_n3100_3750# 190
R swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_3750# 19
R a_n5712_3750# 29
R a_n5220_3630# 105
R a_n6080_3208# 100
R a_n4084_3190# 256
R a_n5564_3750# 190
R a_n6548_3190# 256
R swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_5930# 26
R a_52912_5968# 18
C swmatrix_row_10_19.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_19.swmatrix_Tgate_2.gated_control swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_20.D_in0 4.1
R swmatrix_row_10_20.D_in 254
= swmatrix_row_10_20.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_20.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_20.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_20.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_20.D_in swmatrix_row_10_19.d_out
= swmatrix_row_10_20.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_20.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_20.D_in swmatrix_row_10_20.ShiftReg_row_10_2_0.D_in
R a_50448_5968# 18
R a_53264_6513# 19
R a_52912_6513# 29
R a_53404_6393# 105
R a_52544_5971# 100
R a_53060_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_5930# 26
R a_46672_5968# 18
R a_50800_6513# 19
R a_50448_6513# 29
R a_50940_6393# 105
R a_50080_5971# 100
R a_52076_5953# 256
R a_50596_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_19.swmatrix_Tgate_1.gated_control swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_5968# 18
R a_47024_6513# 19
R a_46672_6513# 29
R a_47164_6393# 105
R a_46304_5971# 100
R a_46820_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_5930# 26
R a_40432_5968# 18
R a_44560_6513# 19
R a_44208_6513# 29
R a_44700_6393# 105
R a_43840_5971# 100
R a_45836_5953# 256
R a_44356_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_19.swmatrix_Tgate_3.gated_control swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_5968# 18
R a_40784_6513# 19
R a_40432_6513# 29
R a_40924_6393# 105
R a_40064_5971# 100
R a_40580_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_5930# 26
R a_34192_5968# 18
R a_38320_6513# 19
R a_37968_6513# 29
R a_38460_6393# 105
R a_37600_5971# 100
R a_39596_5953# 256
R a_38116_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_19.swmatrix_Tgate_0.gated_control swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_5968# 18
R a_34544_6513# 19
R a_34192_6513# 29
R a_34684_6393# 105
R a_33824_5971# 100
R a_34340_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_5930# 26
R a_27952_5968# 18
R a_32080_6513# 19
R a_31728_6513# 29
R a_32220_6393# 105
R a_31360_5971# 100
R a_33356_5953# 256
R a_31876_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_19.swmatrix_Tgate_6.gated_control swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_5968# 18
R a_28304_6513# 19
R a_27952_6513# 29
R a_28444_6393# 105
R a_27584_5971# 100
R a_28100_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_5930# 26
R a_21712_5968# 18
R a_25840_6513# 19
R a_25488_6513# 29
R a_25980_6393# 105
R a_25120_5971# 100
R a_27116_5953# 256
R a_25636_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_19.swmatrix_Tgate_5.gated_control swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_5968# 18
R a_22064_6513# 19
R a_21712_6513# 29
R a_22204_6393# 105
R a_21344_5971# 100
R a_21860_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_5930# 26
R a_15472_5968# 18
R a_19600_6513# 19
R a_19248_6513# 29
R a_19740_6393# 105
R a_18880_5971# 100
R a_20876_5953# 256
R a_19396_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_19.swmatrix_Tgate_7.gated_control swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_5968# 18
R a_15824_6513# 19
R a_15472_6513# 29
R a_15964_6393# 105
R a_15104_5971# 100
R a_15620_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_5930# 26
R a_9232_5968# 18
R a_13360_6513# 19
R a_13008_6513# 29
R a_13500_6393# 105
R a_12640_5971# 100
R a_14636_5953# 256
R a_13156_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_19.swmatrix_Tgate_4.gated_control swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_5968# 18
R a_9584_6513# 19
R a_9232_6513# 29
R a_9724_6393# 105
R a_8864_5971# 100
R a_9380_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_5930# 26
R a_2992_5968# 18
R a_7120_6513# 19
R a_6768_6513# 29
R a_7260_6393# 105
R a_6400_5971# 100
R a_8396_5953# 256
R a_6916_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_19.swmatrix_Tgate_8.gated_control swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_5968# 18
R a_3344_6513# 19
R a_2992_6513# 29
R a_3484_6393# 105
R a_2624_5971# 100
R a_3140_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_5930# 26
R a_n3248_5968# 18
R a_880_6513# 19
R a_528_6513# 29
R a_1020_6393# 105
R a_160_5971# 100
R a_2156_5953# 256
R a_676_6513# 190
C swmatrix_row_10_19.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_19.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_19.swmatrix_Tgate_9.gated_control swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_5953# 256
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_5968# 18
R a_n2896_6513# 19
R a_n3248_6513# 29
R a_n2756_6393# 105
R a_n3616_5971# 100
R a_n3100_6513# 190
R swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_6513# 19
R a_n5712_6513# 29
R a_n5220_6393# 105
R a_n6080_5971# 100
R a_n4084_5953# 256
R a_n5564_6513# 190
R a_n6548_5953# 256
R swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_8693# 26
R a_52912_8731# 18
C swmatrix_row_10_18.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_18.swmatrix_Tgate_2.gated_control swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_19.D_in0 4.1
R swmatrix_row_10_19.D_in 254
= swmatrix_row_10_19.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_19.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_19.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_19.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_19.D_in swmatrix_row_10_18.d_out
= swmatrix_row_10_19.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_19.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_19.D_in swmatrix_row_10_19.ShiftReg_row_10_2_0.D_in
R a_50448_8731# 18
R a_53264_9276# 19
R a_52912_9276# 29
R a_53404_9156# 105
R a_52544_8734# 100
R a_53060_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_8693# 26
R a_46672_8731# 18
R a_50800_9276# 19
R a_50448_9276# 29
R a_50940_9156# 105
R a_50080_8734# 100
R a_52076_8716# 256
R a_50596_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_18.swmatrix_Tgate_1.gated_control swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_8731# 18
R a_47024_9276# 19
R a_46672_9276# 29
R a_47164_9156# 105
R a_46304_8734# 100
R a_46820_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_8693# 26
R a_40432_8731# 18
R a_44560_9276# 19
R a_44208_9276# 29
R a_44700_9156# 105
R a_43840_8734# 100
R a_45836_8716# 256
R a_44356_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_18.swmatrix_Tgate_3.gated_control swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_8731# 18
R a_40784_9276# 19
R a_40432_9276# 29
R a_40924_9156# 105
R a_40064_8734# 100
R a_40580_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_8693# 26
R a_34192_8731# 18
R a_38320_9276# 19
R a_37968_9276# 29
R a_38460_9156# 105
R a_37600_8734# 100
R a_39596_8716# 256
R a_38116_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_18.swmatrix_Tgate_0.gated_control swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_8731# 18
R a_34544_9276# 19
R a_34192_9276# 29
R a_34684_9156# 105
R a_33824_8734# 100
R a_34340_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_8693# 26
R a_27952_8731# 18
R a_32080_9276# 19
R a_31728_9276# 29
R a_32220_9156# 105
R a_31360_8734# 100
R a_33356_8716# 256
R a_31876_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_18.swmatrix_Tgate_6.gated_control swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_8731# 18
R a_28304_9276# 19
R a_27952_9276# 29
R a_28444_9156# 105
R a_27584_8734# 100
R a_28100_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_8693# 26
R a_21712_8731# 18
R a_25840_9276# 19
R a_25488_9276# 29
R a_25980_9156# 105
R a_25120_8734# 100
R a_27116_8716# 256
R a_25636_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_18.swmatrix_Tgate_5.gated_control swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_8731# 18
R a_22064_9276# 19
R a_21712_9276# 29
R a_22204_9156# 105
R a_21344_8734# 100
R a_21860_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_8693# 26
R a_15472_8731# 18
R a_19600_9276# 19
R a_19248_9276# 29
R a_19740_9156# 105
R a_18880_8734# 100
R a_20876_8716# 256
R a_19396_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_18.swmatrix_Tgate_7.gated_control swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_8731# 18
R a_15824_9276# 19
R a_15472_9276# 29
R a_15964_9156# 105
R a_15104_8734# 100
R a_15620_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_8693# 26
R a_9232_8731# 18
R a_13360_9276# 19
R a_13008_9276# 29
R a_13500_9156# 105
R a_12640_8734# 100
R a_14636_8716# 256
R a_13156_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_18.swmatrix_Tgate_4.gated_control swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_8731# 18
R a_9584_9276# 19
R a_9232_9276# 29
R a_9724_9156# 105
R a_8864_8734# 100
R a_9380_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_8693# 26
R a_2992_8731# 18
R a_7120_9276# 19
R a_6768_9276# 29
R a_7260_9156# 105
R a_6400_8734# 100
R a_8396_8716# 256
R a_6916_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_18.swmatrix_Tgate_8.gated_control swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_8731# 18
R a_3344_9276# 19
R a_2992_9276# 29
R a_3484_9156# 105
R a_2624_8734# 100
R a_3140_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_8693# 26
R a_n3248_8731# 18
R a_880_9276# 19
R a_528_9276# 29
R a_1020_9156# 105
R a_160_8734# 100
R a_2156_8716# 256
R a_676_9276# 190
C swmatrix_row_10_18.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_18.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_18.swmatrix_Tgate_9.gated_control swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_8716# 256
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_8731# 18
R a_n2896_9276# 19
R a_n3248_9276# 29
R a_n2756_9156# 105
R a_n3616_8734# 100
R a_n3100_9276# 190
R swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_9276# 19
R a_n5712_9276# 29
R a_n5220_9156# 105
R a_n6080_8734# 100
R a_n4084_8716# 256
R a_n5564_9276# 190
R a_n6548_8716# 256
R swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_11456# 26
R a_52912_11494# 18
C swmatrix_row_10_17.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_17.swmatrix_Tgate_2.gated_control swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_18.D_in0 4.1
R swmatrix_row_10_18.D_in 254
= swmatrix_row_10_18.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_18.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_18.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_18.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_18.D_in swmatrix_row_10_17.d_out
= swmatrix_row_10_18.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_18.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_18.D_in swmatrix_row_10_18.ShiftReg_row_10_2_0.D_in
R a_50448_11494# 18
R a_53264_12039# 19
R a_52912_12039# 29
R a_53404_11919# 105
R a_52544_11497# 100
R a_53060_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_11456# 26
R a_46672_11494# 18
R a_50800_12039# 19
R a_50448_12039# 29
R a_50940_11919# 105
R a_50080_11497# 100
R a_52076_11479# 256
R a_50596_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_17.swmatrix_Tgate_1.gated_control swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_11494# 18
R a_47024_12039# 19
R a_46672_12039# 29
R a_47164_11919# 105
R a_46304_11497# 100
R a_46820_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_11456# 26
R a_40432_11494# 18
R a_44560_12039# 19
R a_44208_12039# 29
R a_44700_11919# 105
R a_43840_11497# 100
R a_45836_11479# 256
R a_44356_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_17.swmatrix_Tgate_3.gated_control swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_11494# 18
R a_40784_12039# 19
R a_40432_12039# 29
R a_40924_11919# 105
R a_40064_11497# 100
R a_40580_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_11456# 26
R a_34192_11494# 18
R a_38320_12039# 19
R a_37968_12039# 29
R a_38460_11919# 105
R a_37600_11497# 100
R a_39596_11479# 256
R a_38116_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_17.swmatrix_Tgate_0.gated_control swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_11494# 18
R a_34544_12039# 19
R a_34192_12039# 29
R a_34684_11919# 105
R a_33824_11497# 100
R a_34340_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_11456# 26
R a_27952_11494# 18
R a_32080_12039# 19
R a_31728_12039# 29
R a_32220_11919# 105
R a_31360_11497# 100
R a_33356_11479# 256
R a_31876_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_17.swmatrix_Tgate_6.gated_control swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_11494# 18
R a_28304_12039# 19
R a_27952_12039# 29
R a_28444_11919# 105
R a_27584_11497# 100
R a_28100_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_11456# 26
R a_21712_11494# 18
R a_25840_12039# 19
R a_25488_12039# 29
R a_25980_11919# 105
R a_25120_11497# 100
R a_27116_11479# 256
R a_25636_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_17.swmatrix_Tgate_5.gated_control swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_11494# 18
R a_22064_12039# 19
R a_21712_12039# 29
R a_22204_11919# 105
R a_21344_11497# 100
R a_21860_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_11456# 26
R a_15472_11494# 18
R a_19600_12039# 19
R a_19248_12039# 29
R a_19740_11919# 105
R a_18880_11497# 100
R a_20876_11479# 256
R a_19396_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_17.swmatrix_Tgate_7.gated_control swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_11494# 18
R a_15824_12039# 19
R a_15472_12039# 29
R a_15964_11919# 105
R a_15104_11497# 100
R a_15620_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_11456# 26
R a_9232_11494# 18
R a_13360_12039# 19
R a_13008_12039# 29
R a_13500_11919# 105
R a_12640_11497# 100
R a_14636_11479# 256
R a_13156_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_17.swmatrix_Tgate_4.gated_control swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_11494# 18
R a_9584_12039# 19
R a_9232_12039# 29
R a_9724_11919# 105
R a_8864_11497# 100
R a_9380_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_11456# 26
R a_2992_11494# 18
R a_7120_12039# 19
R a_6768_12039# 29
R a_7260_11919# 105
R a_6400_11497# 100
R a_8396_11479# 256
R a_6916_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_17.swmatrix_Tgate_8.gated_control swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_11494# 18
R a_3344_12039# 19
R a_2992_12039# 29
R a_3484_11919# 105
R a_2624_11497# 100
R a_3140_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_11456# 26
R a_n3248_11494# 18
R a_880_12039# 19
R a_528_12039# 29
R a_1020_11919# 105
R a_160_11497# 100
R a_2156_11479# 256
R a_676_12039# 190
C swmatrix_row_10_17.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_17.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_17.swmatrix_Tgate_9.gated_control swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_11479# 256
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_11494# 18
R a_n2896_12039# 19
R a_n3248_12039# 29
R a_n2756_11919# 105
R a_n3616_11497# 100
R a_n3100_12039# 190
R swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_12039# 19
R a_n5712_12039# 29
R a_n5220_11919# 105
R a_n6080_11497# 100
R a_n4084_11479# 256
R a_n5564_12039# 190
R a_n6548_11479# 256
R swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_14219# 26
R a_52912_14257# 18
C swmatrix_row_10_16.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_16.swmatrix_Tgate_2.gated_control swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_17.D_in0 4.1
R swmatrix_row_10_17.D_in 254
= swmatrix_row_10_17.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_17.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_17.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_17.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_17.D_in swmatrix_row_10_16.d_out
= swmatrix_row_10_17.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_17.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_17.D_in swmatrix_row_10_17.ShiftReg_row_10_2_0.D_in
R a_50448_14257# 18
R a_53264_14802# 19
R a_52912_14802# 29
R a_53404_14682# 105
R a_52544_14260# 100
R a_53060_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_14219# 26
R a_46672_14257# 18
R a_50800_14802# 19
R a_50448_14802# 29
R a_50940_14682# 105
R a_50080_14260# 100
R a_52076_14242# 256
R a_50596_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_16.swmatrix_Tgate_1.gated_control swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_14257# 18
R a_47024_14802# 19
R a_46672_14802# 29
R a_47164_14682# 105
R a_46304_14260# 100
R a_46820_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_14219# 26
R a_40432_14257# 18
R a_44560_14802# 19
R a_44208_14802# 29
R a_44700_14682# 105
R a_43840_14260# 100
R a_45836_14242# 256
R a_44356_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_16.swmatrix_Tgate_3.gated_control swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_14257# 18
R a_40784_14802# 19
R a_40432_14802# 29
R a_40924_14682# 105
R a_40064_14260# 100
R a_40580_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_14219# 26
R a_34192_14257# 18
R a_38320_14802# 19
R a_37968_14802# 29
R a_38460_14682# 105
R a_37600_14260# 100
R a_39596_14242# 256
R a_38116_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_16.swmatrix_Tgate_0.gated_control swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_14257# 18
R a_34544_14802# 19
R a_34192_14802# 29
R a_34684_14682# 105
R a_33824_14260# 100
R a_34340_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_14219# 26
R a_27952_14257# 18
R a_32080_14802# 19
R a_31728_14802# 29
R a_32220_14682# 105
R a_31360_14260# 100
R a_33356_14242# 256
R a_31876_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_16.swmatrix_Tgate_6.gated_control swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_14257# 18
R a_28304_14802# 19
R a_27952_14802# 29
R a_28444_14682# 105
R a_27584_14260# 100
R a_28100_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_14219# 26
R a_21712_14257# 18
R a_25840_14802# 19
R a_25488_14802# 29
R a_25980_14682# 105
R a_25120_14260# 100
R a_27116_14242# 256
R a_25636_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_16.swmatrix_Tgate_5.gated_control swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_14257# 18
R a_22064_14802# 19
R a_21712_14802# 29
R a_22204_14682# 105
R a_21344_14260# 100
R a_21860_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_14219# 26
R a_15472_14257# 18
R a_19600_14802# 19
R a_19248_14802# 29
R a_19740_14682# 105
R a_18880_14260# 100
R a_20876_14242# 256
R a_19396_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_16.swmatrix_Tgate_7.gated_control swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_14257# 18
R a_15824_14802# 19
R a_15472_14802# 29
R a_15964_14682# 105
R a_15104_14260# 100
R a_15620_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_14219# 26
R a_9232_14257# 18
R a_13360_14802# 19
R a_13008_14802# 29
R a_13500_14682# 105
R a_12640_14260# 100
R a_14636_14242# 256
R a_13156_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_16.swmatrix_Tgate_4.gated_control swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_14257# 18
R a_9584_14802# 19
R a_9232_14802# 29
R a_9724_14682# 105
R a_8864_14260# 100
R a_9380_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_14219# 26
R a_2992_14257# 18
R a_7120_14802# 19
R a_6768_14802# 29
R a_7260_14682# 105
R a_6400_14260# 100
R a_8396_14242# 256
R a_6916_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_16.swmatrix_Tgate_8.gated_control swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_14257# 18
R a_3344_14802# 19
R a_2992_14802# 29
R a_3484_14682# 105
R a_2624_14260# 100
R a_3140_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_14219# 26
R a_n3248_14257# 18
R a_880_14802# 19
R a_528_14802# 29
R a_1020_14682# 105
R a_160_14260# 100
R a_2156_14242# 256
R a_676_14802# 190
C swmatrix_row_10_16.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_16.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_16.swmatrix_Tgate_9.gated_control swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_14242# 256
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_14257# 18
R a_n2896_14802# 19
R a_n3248_14802# 29
R a_n2756_14682# 105
R a_n3616_14260# 100
R a_n3100_14802# 190
R swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_14802# 19
R a_n5712_14802# 29
R a_n5220_14682# 105
R a_n6080_14260# 100
R a_n4084_14242# 256
R a_n5564_14802# 190
R a_n6548_14242# 256
R swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_16982# 26
R a_52912_17020# 18
C swmatrix_row_10_15.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_15.swmatrix_Tgate_2.gated_control swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_16.D_in0 4.1
R swmatrix_row_10_16.D_in 254
= swmatrix_row_10_16.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_16.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_16.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_16.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_16.D_in swmatrix_row_10_15.d_out
= swmatrix_row_10_16.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_16.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_16.D_in swmatrix_row_10_16.ShiftReg_row_10_2_0.D_in
R a_50448_17020# 18
R a_53264_17565# 19
R a_52912_17565# 29
R a_53404_17445# 105
R a_52544_17023# 100
R a_53060_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_16982# 26
R a_46672_17020# 18
R a_50800_17565# 19
R a_50448_17565# 29
R a_50940_17445# 105
R a_50080_17023# 100
R a_52076_17005# 256
R a_50596_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_15.swmatrix_Tgate_1.gated_control swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_17020# 18
R a_47024_17565# 19
R a_46672_17565# 29
R a_47164_17445# 105
R a_46304_17023# 100
R a_46820_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_16982# 26
R a_40432_17020# 18
R a_44560_17565# 19
R a_44208_17565# 29
R a_44700_17445# 105
R a_43840_17023# 100
R a_45836_17005# 256
R a_44356_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_15.swmatrix_Tgate_3.gated_control swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_17020# 18
R a_40784_17565# 19
R a_40432_17565# 29
R a_40924_17445# 105
R a_40064_17023# 100
R a_40580_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_16982# 26
R a_34192_17020# 18
R a_38320_17565# 19
R a_37968_17565# 29
R a_38460_17445# 105
R a_37600_17023# 100
R a_39596_17005# 256
R a_38116_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_15.swmatrix_Tgate_0.gated_control swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_17020# 18
R a_34544_17565# 19
R a_34192_17565# 29
R a_34684_17445# 105
R a_33824_17023# 100
R a_34340_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_16982# 26
R a_27952_17020# 18
R a_32080_17565# 19
R a_31728_17565# 29
R a_32220_17445# 105
R a_31360_17023# 100
R a_33356_17005# 256
R a_31876_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_15.swmatrix_Tgate_6.gated_control swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_17020# 18
R a_28304_17565# 19
R a_27952_17565# 29
R a_28444_17445# 105
R a_27584_17023# 100
R a_28100_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_16982# 26
R a_21712_17020# 18
R a_25840_17565# 19
R a_25488_17565# 29
R a_25980_17445# 105
R a_25120_17023# 100
R a_27116_17005# 256
R a_25636_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_15.swmatrix_Tgate_5.gated_control swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_17020# 18
R a_22064_17565# 19
R a_21712_17565# 29
R a_22204_17445# 105
R a_21344_17023# 100
R a_21860_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_16982# 26
R a_15472_17020# 18
R a_19600_17565# 19
R a_19248_17565# 29
R a_19740_17445# 105
R a_18880_17023# 100
R a_20876_17005# 256
R a_19396_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_15.swmatrix_Tgate_7.gated_control swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_17020# 18
R a_15824_17565# 19
R a_15472_17565# 29
R a_15964_17445# 105
R a_15104_17023# 100
R a_15620_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_16982# 26
R a_9232_17020# 18
R a_13360_17565# 19
R a_13008_17565# 29
R a_13500_17445# 105
R a_12640_17023# 100
R a_14636_17005# 256
R a_13156_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_15.swmatrix_Tgate_4.gated_control swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_17020# 18
R a_9584_17565# 19
R a_9232_17565# 29
R a_9724_17445# 105
R a_8864_17023# 100
R a_9380_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_16982# 26
R a_2992_17020# 18
R a_7120_17565# 19
R a_6768_17565# 29
R a_7260_17445# 105
R a_6400_17023# 100
R a_8396_17005# 256
R a_6916_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_15.swmatrix_Tgate_8.gated_control swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_17020# 18
R a_3344_17565# 19
R a_2992_17565# 29
R a_3484_17445# 105
R a_2624_17023# 100
R a_3140_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_16982# 26
R a_n3248_17020# 18
R a_880_17565# 19
R a_528_17565# 29
R a_1020_17445# 105
R a_160_17023# 100
R a_2156_17005# 256
R a_676_17565# 190
C swmatrix_row_10_15.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_15.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_15.swmatrix_Tgate_9.gated_control swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_17005# 256
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_17020# 18
R a_n2896_17565# 19
R a_n3248_17565# 29
R a_n2756_17445# 105
R a_n3616_17023# 100
R a_n3100_17565# 190
R swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_17565# 19
R a_n5712_17565# 29
R a_n5220_17445# 105
R a_n6080_17023# 100
R a_n4084_17005# 256
R a_n5564_17565# 190
R a_n6548_17005# 256
R swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_19745# 26
R a_52912_19783# 18
C swmatrix_row_10_14.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_14.swmatrix_Tgate_2.gated_control swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_15.D_in0 4.1
R swmatrix_row_10_15.D_in 254
= swmatrix_row_10_15.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_15.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_15.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_15.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_15.D_in swmatrix_row_10_14.d_out
= swmatrix_row_10_15.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_15.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_15.D_in swmatrix_row_10_15.ShiftReg_row_10_2_0.D_in
R a_50448_19783# 18
R a_53264_20328# 19
R a_52912_20328# 29
R a_53404_20208# 105
R a_52544_19786# 100
R a_53060_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_19745# 26
R a_46672_19783# 18
R a_50800_20328# 19
R a_50448_20328# 29
R a_50940_20208# 105
R a_50080_19786# 100
R a_52076_19768# 256
R a_50596_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_14.swmatrix_Tgate_1.gated_control swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_19783# 18
R a_47024_20328# 19
R a_46672_20328# 29
R a_47164_20208# 105
R a_46304_19786# 100
R a_46820_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_19745# 26
R a_40432_19783# 18
R a_44560_20328# 19
R a_44208_20328# 29
R a_44700_20208# 105
R a_43840_19786# 100
R a_45836_19768# 256
R a_44356_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_14.swmatrix_Tgate_3.gated_control swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_19783# 18
R a_40784_20328# 19
R a_40432_20328# 29
R a_40924_20208# 105
R a_40064_19786# 100
R a_40580_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_19745# 26
R a_34192_19783# 18
R a_38320_20328# 19
R a_37968_20328# 29
R a_38460_20208# 105
R a_37600_19786# 100
R a_39596_19768# 256
R a_38116_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_14.swmatrix_Tgate_0.gated_control swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_19783# 18
R a_34544_20328# 19
R a_34192_20328# 29
R a_34684_20208# 105
R a_33824_19786# 100
R a_34340_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_19745# 26
R a_27952_19783# 18
R a_32080_20328# 19
R a_31728_20328# 29
R a_32220_20208# 105
R a_31360_19786# 100
R a_33356_19768# 256
R a_31876_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_14.swmatrix_Tgate_6.gated_control swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_19783# 18
R a_28304_20328# 19
R a_27952_20328# 29
R a_28444_20208# 105
R a_27584_19786# 100
R a_28100_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_19745# 26
R a_21712_19783# 18
R a_25840_20328# 19
R a_25488_20328# 29
R a_25980_20208# 105
R a_25120_19786# 100
R a_27116_19768# 256
R a_25636_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_14.swmatrix_Tgate_5.gated_control swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_19783# 18
R a_22064_20328# 19
R a_21712_20328# 29
R a_22204_20208# 105
R a_21344_19786# 100
R a_21860_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_19745# 26
R a_15472_19783# 18
R a_19600_20328# 19
R a_19248_20328# 29
R a_19740_20208# 105
R a_18880_19786# 100
R a_20876_19768# 256
R a_19396_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_14.swmatrix_Tgate_7.gated_control swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_19783# 18
R a_15824_20328# 19
R a_15472_20328# 29
R a_15964_20208# 105
R a_15104_19786# 100
R a_15620_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_19745# 26
R a_9232_19783# 18
R a_13360_20328# 19
R a_13008_20328# 29
R a_13500_20208# 105
R a_12640_19786# 100
R a_14636_19768# 256
R a_13156_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_14.swmatrix_Tgate_4.gated_control swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_19783# 18
R a_9584_20328# 19
R a_9232_20328# 29
R a_9724_20208# 105
R a_8864_19786# 100
R a_9380_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_19745# 26
R a_2992_19783# 18
R a_7120_20328# 19
R a_6768_20328# 29
R a_7260_20208# 105
R a_6400_19786# 100
R a_8396_19768# 256
R a_6916_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_14.swmatrix_Tgate_8.gated_control swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_19783# 18
R a_3344_20328# 19
R a_2992_20328# 29
R a_3484_20208# 105
R a_2624_19786# 100
R a_3140_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_19745# 26
R a_n3248_19783# 18
R a_880_20328# 19
R a_528_20328# 29
R a_1020_20208# 105
R a_160_19786# 100
R a_2156_19768# 256
R a_676_20328# 190
C swmatrix_row_10_14.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_14.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_14.swmatrix_Tgate_9.gated_control swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_19768# 256
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_19783# 18
R a_n2896_20328# 19
R a_n3248_20328# 29
R a_n2756_20208# 105
R a_n3616_19786# 100
R a_n3100_20328# 190
R swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_20328# 19
R a_n5712_20328# 29
R a_n5220_20208# 105
R a_n6080_19786# 100
R a_n4084_19768# 256
R a_n5564_20328# 190
R a_n6548_19768# 256
R swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_22508# 26
R a_52912_22546# 18
C swmatrix_row_10_13.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_13.swmatrix_Tgate_2.gated_control swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_14.D_in0 4.1
R swmatrix_row_10_14.D_in 254
= swmatrix_row_10_14.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_14.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_14.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_14.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_14.D_in swmatrix_row_10_13.d_out
= swmatrix_row_10_14.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_14.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_14.D_in swmatrix_row_10_14.ShiftReg_row_10_2_0.D_in
R a_50448_22546# 18
R a_53264_23091# 19
R a_52912_23091# 29
R a_53404_22971# 105
R a_52544_22549# 100
R a_53060_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_22508# 26
R a_46672_22546# 18
R a_50800_23091# 19
R a_50448_23091# 29
R a_50940_22971# 105
R a_50080_22549# 100
R a_52076_22531# 256
R a_50596_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_13.swmatrix_Tgate_1.gated_control swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_22546# 18
R a_47024_23091# 19
R a_46672_23091# 29
R a_47164_22971# 105
R a_46304_22549# 100
R a_46820_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_22508# 26
R a_40432_22546# 18
R a_44560_23091# 19
R a_44208_23091# 29
R a_44700_22971# 105
R a_43840_22549# 100
R a_45836_22531# 256
R a_44356_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_13.swmatrix_Tgate_3.gated_control swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_22546# 18
R a_40784_23091# 19
R a_40432_23091# 29
R a_40924_22971# 105
R a_40064_22549# 100
R a_40580_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_22508# 26
R a_34192_22546# 18
R a_38320_23091# 19
R a_37968_23091# 29
R a_38460_22971# 105
R a_37600_22549# 100
R a_39596_22531# 256
R a_38116_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_13.swmatrix_Tgate_0.gated_control swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_22546# 18
R a_34544_23091# 19
R a_34192_23091# 29
R a_34684_22971# 105
R a_33824_22549# 100
R a_34340_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_22508# 26
R a_27952_22546# 18
R a_32080_23091# 19
R a_31728_23091# 29
R a_32220_22971# 105
R a_31360_22549# 100
R a_33356_22531# 256
R a_31876_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_13.swmatrix_Tgate_6.gated_control swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_22546# 18
R a_28304_23091# 19
R a_27952_23091# 29
R a_28444_22971# 105
R a_27584_22549# 100
R a_28100_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_22508# 26
R a_21712_22546# 18
R a_25840_23091# 19
R a_25488_23091# 29
R a_25980_22971# 105
R a_25120_22549# 100
R a_27116_22531# 256
R a_25636_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_13.swmatrix_Tgate_5.gated_control swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_22546# 18
R a_22064_23091# 19
R a_21712_23091# 29
R a_22204_22971# 105
R a_21344_22549# 100
R a_21860_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_22508# 26
R a_15472_22546# 18
R a_19600_23091# 19
R a_19248_23091# 29
R a_19740_22971# 105
R a_18880_22549# 100
R a_20876_22531# 256
R a_19396_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_13.swmatrix_Tgate_7.gated_control swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_22546# 18
R a_15824_23091# 19
R a_15472_23091# 29
R a_15964_22971# 105
R a_15104_22549# 100
R a_15620_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_22508# 26
R a_9232_22546# 18
R a_13360_23091# 19
R a_13008_23091# 29
R a_13500_22971# 105
R a_12640_22549# 100
R a_14636_22531# 256
R a_13156_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_13.swmatrix_Tgate_4.gated_control swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_22546# 18
R a_9584_23091# 19
R a_9232_23091# 29
R a_9724_22971# 105
R a_8864_22549# 100
R a_9380_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_22508# 26
R a_2992_22546# 18
R a_7120_23091# 19
R a_6768_23091# 29
R a_7260_22971# 105
R a_6400_22549# 100
R a_8396_22531# 256
R a_6916_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_13.swmatrix_Tgate_8.gated_control swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_22546# 18
R a_3344_23091# 19
R a_2992_23091# 29
R a_3484_22971# 105
R a_2624_22549# 100
R a_3140_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_22508# 26
R a_n3248_22546# 18
R a_880_23091# 19
R a_528_23091# 29
R a_1020_22971# 105
R a_160_22549# 100
R a_2156_22531# 256
R a_676_23091# 190
C swmatrix_row_10_13.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_13.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_13.swmatrix_Tgate_9.gated_control swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_22531# 256
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_22546# 18
R a_n2896_23091# 19
R a_n3248_23091# 29
R a_n2756_22971# 105
R a_n3616_22549# 100
R a_n3100_23091# 190
R swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_23091# 19
R a_n5712_23091# 29
R a_n5220_22971# 105
R a_n6080_22549# 100
R a_n4084_22531# 256
R a_n5564_23091# 190
R a_n6548_22531# 256
R swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_25271# 26
R a_52912_25309# 18
C swmatrix_row_10_12.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_12.swmatrix_Tgate_2.gated_control swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_13.D_in0 4.1
R swmatrix_row_10_13.D_in 254
= swmatrix_row_10_13.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_13.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_13.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_13.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_13.D_in swmatrix_row_10_12.d_out
= swmatrix_row_10_13.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_13.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_13.D_in swmatrix_row_10_13.ShiftReg_row_10_2_0.D_in
R a_50448_25309# 18
R a_53264_25854# 19
R a_52912_25854# 29
R a_53404_25734# 105
R a_52544_25312# 100
R a_53060_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_25271# 26
R a_46672_25309# 18
R a_50800_25854# 19
R a_50448_25854# 29
R a_50940_25734# 105
R a_50080_25312# 100
R a_52076_25294# 256
R a_50596_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_12.swmatrix_Tgate_1.gated_control swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_25309# 18
R a_47024_25854# 19
R a_46672_25854# 29
R a_47164_25734# 105
R a_46304_25312# 100
R a_46820_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_25271# 26
R a_40432_25309# 18
R a_44560_25854# 19
R a_44208_25854# 29
R a_44700_25734# 105
R a_43840_25312# 100
R a_45836_25294# 256
R a_44356_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_12.swmatrix_Tgate_3.gated_control swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_25309# 18
R a_40784_25854# 19
R a_40432_25854# 29
R a_40924_25734# 105
R a_40064_25312# 100
R a_40580_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_25271# 26
R a_34192_25309# 18
R a_38320_25854# 19
R a_37968_25854# 29
R a_38460_25734# 105
R a_37600_25312# 100
R a_39596_25294# 256
R a_38116_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_12.swmatrix_Tgate_0.gated_control swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_25309# 18
R a_34544_25854# 19
R a_34192_25854# 29
R a_34684_25734# 105
R a_33824_25312# 100
R a_34340_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_25271# 26
R a_27952_25309# 18
R a_32080_25854# 19
R a_31728_25854# 29
R a_32220_25734# 105
R a_31360_25312# 100
R a_33356_25294# 256
R a_31876_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_12.swmatrix_Tgate_6.gated_control swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_25309# 18
R a_28304_25854# 19
R a_27952_25854# 29
R a_28444_25734# 105
R a_27584_25312# 100
R a_28100_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_25271# 26
R a_21712_25309# 18
R a_25840_25854# 19
R a_25488_25854# 29
R a_25980_25734# 105
R a_25120_25312# 100
R a_27116_25294# 256
R a_25636_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_12.swmatrix_Tgate_5.gated_control swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_25309# 18
R a_22064_25854# 19
R a_21712_25854# 29
R a_22204_25734# 105
R a_21344_25312# 100
R a_21860_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_25271# 26
R a_15472_25309# 18
R a_19600_25854# 19
R a_19248_25854# 29
R a_19740_25734# 105
R a_18880_25312# 100
R a_20876_25294# 256
R a_19396_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_12.swmatrix_Tgate_7.gated_control swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_25309# 18
R a_15824_25854# 19
R a_15472_25854# 29
R a_15964_25734# 105
R a_15104_25312# 100
R a_15620_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_25271# 26
R a_9232_25309# 18
R a_13360_25854# 19
R a_13008_25854# 29
R a_13500_25734# 105
R a_12640_25312# 100
R a_14636_25294# 256
R a_13156_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_12.swmatrix_Tgate_4.gated_control swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_25309# 18
R a_9584_25854# 19
R a_9232_25854# 29
R a_9724_25734# 105
R a_8864_25312# 100
R a_9380_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_25271# 26
R a_2992_25309# 18
R a_7120_25854# 19
R a_6768_25854# 29
R a_7260_25734# 105
R a_6400_25312# 100
R a_8396_25294# 256
R a_6916_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_12.swmatrix_Tgate_8.gated_control swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_25309# 18
R a_3344_25854# 19
R a_2992_25854# 29
R a_3484_25734# 105
R a_2624_25312# 100
R a_3140_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_25271# 26
R a_n3248_25309# 18
R a_880_25854# 19
R a_528_25854# 29
R a_1020_25734# 105
R a_160_25312# 100
R a_2156_25294# 256
R a_676_25854# 190
C swmatrix_row_10_12.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_12.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_12.swmatrix_Tgate_9.gated_control swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_25294# 256
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_25309# 18
R a_n2896_25854# 19
R a_n3248_25854# 29
R a_n2756_25734# 105
R a_n3616_25312# 100
R a_n3100_25854# 190
R swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_25854# 19
R a_n5712_25854# 29
R a_n5220_25734# 105
R a_n6080_25312# 100
R a_n4084_25294# 256
R a_n5564_25854# 190
R a_n6548_25294# 256
R swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_28034# 26
R a_52912_28072# 18
C swmatrix_row_10_11.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_11.swmatrix_Tgate_2.gated_control swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_12.D_in0 4.1
R swmatrix_row_10_12.D_in 254
= swmatrix_row_10_12.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_12.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_12.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_12.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_12.D_in swmatrix_row_10_11.d_out
= swmatrix_row_10_12.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_12.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_12.D_in swmatrix_row_10_12.ShiftReg_row_10_2_0.D_in
R a_50448_28072# 18
R a_53264_28617# 19
R a_52912_28617# 29
R a_53404_28497# 105
R a_52544_28075# 100
R a_53060_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_28034# 26
R a_46672_28072# 18
R a_50800_28617# 19
R a_50448_28617# 29
R a_50940_28497# 105
R a_50080_28075# 100
R a_52076_28057# 256
R a_50596_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_11.swmatrix_Tgate_1.gated_control swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_28072# 18
R a_47024_28617# 19
R a_46672_28617# 29
R a_47164_28497# 105
R a_46304_28075# 100
R a_46820_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_28034# 26
R a_40432_28072# 18
R a_44560_28617# 19
R a_44208_28617# 29
R a_44700_28497# 105
R a_43840_28075# 100
R a_45836_28057# 256
R a_44356_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_11.swmatrix_Tgate_3.gated_control swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_28072# 18
R a_40784_28617# 19
R a_40432_28617# 29
R a_40924_28497# 105
R a_40064_28075# 100
R a_40580_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_28034# 26
R a_34192_28072# 18
R a_38320_28617# 19
R a_37968_28617# 29
R a_38460_28497# 105
R a_37600_28075# 100
R a_39596_28057# 256
R a_38116_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_11.swmatrix_Tgate_0.gated_control swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_28072# 18
R a_34544_28617# 19
R a_34192_28617# 29
R a_34684_28497# 105
R a_33824_28075# 100
R a_34340_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_28034# 26
R a_27952_28072# 18
R a_32080_28617# 19
R a_31728_28617# 29
R a_32220_28497# 105
R a_31360_28075# 100
R a_33356_28057# 256
R a_31876_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_11.swmatrix_Tgate_6.gated_control swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_28072# 18
R a_28304_28617# 19
R a_27952_28617# 29
R a_28444_28497# 105
R a_27584_28075# 100
R a_28100_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_28034# 26
R a_21712_28072# 18
R a_25840_28617# 19
R a_25488_28617# 29
R a_25980_28497# 105
R a_25120_28075# 100
R a_27116_28057# 256
R a_25636_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_11.swmatrix_Tgate_5.gated_control swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_28072# 18
R a_22064_28617# 19
R a_21712_28617# 29
R a_22204_28497# 105
R a_21344_28075# 100
R a_21860_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_28034# 26
R a_15472_28072# 18
R a_19600_28617# 19
R a_19248_28617# 29
R a_19740_28497# 105
R a_18880_28075# 100
R a_20876_28057# 256
R a_19396_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_11.swmatrix_Tgate_7.gated_control swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_28072# 18
R a_15824_28617# 19
R a_15472_28617# 29
R a_15964_28497# 105
R a_15104_28075# 100
R a_15620_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_28034# 26
R a_9232_28072# 18
R a_13360_28617# 19
R a_13008_28617# 29
R a_13500_28497# 105
R a_12640_28075# 100
R a_14636_28057# 256
R a_13156_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_11.swmatrix_Tgate_4.gated_control swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_28072# 18
R a_9584_28617# 19
R a_9232_28617# 29
R a_9724_28497# 105
R a_8864_28075# 100
R a_9380_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_28034# 26
R a_2992_28072# 18
R a_7120_28617# 19
R a_6768_28617# 29
R a_7260_28497# 105
R a_6400_28075# 100
R a_8396_28057# 256
R a_6916_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_11.swmatrix_Tgate_8.gated_control swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_28072# 18
R a_3344_28617# 19
R a_2992_28617# 29
R a_3484_28497# 105
R a_2624_28075# 100
R a_3140_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_28034# 26
R a_n3248_28072# 18
R a_880_28617# 19
R a_528_28617# 29
R a_1020_28497# 105
R a_160_28075# 100
R a_2156_28057# 256
R a_676_28617# 190
C swmatrix_row_10_11.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_11.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_11.swmatrix_Tgate_9.gated_control swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_28057# 256
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_28072# 18
R a_n2896_28617# 19
R a_n3248_28617# 29
R a_n2756_28497# 105
R a_n3616_28075# 100
R a_n3100_28617# 190
R swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_28617# 19
R a_n5712_28617# 29
R a_n5220_28497# 105
R a_n6080_28075# 100
R a_n4084_28057# 256
R a_n5564_28617# 190
R a_n6548_28057# 256
R swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_30797# 26
R a_52912_30835# 18
C swmatrix_row_10_10.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_10.swmatrix_Tgate_2.gated_control swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_11.D_in0 4.1
R swmatrix_row_10_11.D_in 254
= swmatrix_row_10_11.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_11.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_11.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_11.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_11.D_in swmatrix_row_10_10.d_out
= swmatrix_row_10_11.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_11.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_11.D_in swmatrix_row_10_11.ShiftReg_row_10_2_0.D_in
R a_50448_30835# 18
R a_53264_31380# 19
R a_52912_31380# 29
R a_53404_31260# 105
R a_52544_30838# 100
R a_53060_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_30797# 26
R a_46672_30835# 18
R a_50800_31380# 19
R a_50448_31380# 29
R a_50940_31260# 105
R a_50080_30838# 100
R a_52076_30820# 256
R a_50596_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_10.swmatrix_Tgate_1.gated_control swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_30835# 18
R a_47024_31380# 19
R a_46672_31380# 29
R a_47164_31260# 105
R a_46304_30838# 100
R a_46820_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_30797# 26
R a_40432_30835# 18
R a_44560_31380# 19
R a_44208_31380# 29
R a_44700_31260# 105
R a_43840_30838# 100
R a_45836_30820# 256
R a_44356_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_10.swmatrix_Tgate_3.gated_control swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_30835# 18
R a_40784_31380# 19
R a_40432_31380# 29
R a_40924_31260# 105
R a_40064_30838# 100
R a_40580_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_30797# 26
R a_34192_30835# 18
R a_38320_31380# 19
R a_37968_31380# 29
R a_38460_31260# 105
R a_37600_30838# 100
R a_39596_30820# 256
R a_38116_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_10.swmatrix_Tgate_0.gated_control swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_30835# 18
R a_34544_31380# 19
R a_34192_31380# 29
R a_34684_31260# 105
R a_33824_30838# 100
R a_34340_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_30797# 26
R a_27952_30835# 18
R a_32080_31380# 19
R a_31728_31380# 29
R a_32220_31260# 105
R a_31360_30838# 100
R a_33356_30820# 256
R a_31876_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_10.swmatrix_Tgate_6.gated_control swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_30835# 18
R a_28304_31380# 19
R a_27952_31380# 29
R a_28444_31260# 105
R a_27584_30838# 100
R a_28100_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_30797# 26
R a_21712_30835# 18
R a_25840_31380# 19
R a_25488_31380# 29
R a_25980_31260# 105
R a_25120_30838# 100
R a_27116_30820# 256
R a_25636_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_10.swmatrix_Tgate_5.gated_control swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_30835# 18
R a_22064_31380# 19
R a_21712_31380# 29
R a_22204_31260# 105
R a_21344_30838# 100
R a_21860_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_30797# 26
R a_15472_30835# 18
R a_19600_31380# 19
R a_19248_31380# 29
R a_19740_31260# 105
R a_18880_30838# 100
R a_20876_30820# 256
R a_19396_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_10.swmatrix_Tgate_7.gated_control swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_30835# 18
R a_15824_31380# 19
R a_15472_31380# 29
R a_15964_31260# 105
R a_15104_30838# 100
R a_15620_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_30797# 26
R a_9232_30835# 18
R a_13360_31380# 19
R a_13008_31380# 29
R a_13500_31260# 105
R a_12640_30838# 100
R a_14636_30820# 256
R a_13156_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_10.swmatrix_Tgate_4.gated_control swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_30835# 18
R a_9584_31380# 19
R a_9232_31380# 29
R a_9724_31260# 105
R a_8864_30838# 100
R a_9380_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_30797# 26
R a_2992_30835# 18
R a_7120_31380# 19
R a_6768_31380# 29
R a_7260_31260# 105
R a_6400_30838# 100
R a_8396_30820# 256
R a_6916_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_10.swmatrix_Tgate_8.gated_control swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_30835# 18
R a_3344_31380# 19
R a_2992_31380# 29
R a_3484_31260# 105
R a_2624_30838# 100
R a_3140_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_30797# 26
R a_n3248_30835# 18
R a_880_31380# 19
R a_528_31380# 29
R a_1020_31260# 105
R a_160_30838# 100
R a_2156_30820# 256
R a_676_31380# 190
C swmatrix_row_10_10.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_10.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_10.swmatrix_Tgate_9.gated_control swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_30820# 256
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_30835# 18
R a_n2896_31380# 19
R a_n3248_31380# 29
R a_n2756_31260# 105
R a_n3616_30838# 100
R a_n3100_31380# 190
R swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_31380# 19
R a_n5712_31380# 29
R a_n5220_31260# 105
R a_n6080_30838# 100
R a_n4084_30820# 256
R a_n5564_31380# 190
R a_n6548_30820# 256
R swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_33560# 26
R a_52912_33598# 18
C swmatrix_row_10_9.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_9.swmatrix_Tgate_2.gated_control swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_10.D_in0 4.1
R swmatrix_row_10_10.D_in 254
= swmatrix_row_10_10.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_10.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_10.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_10.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_10.D_in swmatrix_row_10_9.d_out
= swmatrix_row_10_10.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_10.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_10.D_in swmatrix_row_10_10.ShiftReg_row_10_2_0.D_in
R a_50448_33598# 18
R a_53264_34143# 19
R a_52912_34143# 29
R a_53404_34023# 105
R a_52544_33601# 100
R a_53060_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_33560# 26
R a_46672_33598# 18
R a_50800_34143# 19
R a_50448_34143# 29
R a_50940_34023# 105
R a_50080_33601# 100
R a_52076_33583# 256
R a_50596_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_9.swmatrix_Tgate_1.gated_control swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_33598# 18
R a_47024_34143# 19
R a_46672_34143# 29
R a_47164_34023# 105
R a_46304_33601# 100
R a_46820_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_33560# 26
R a_40432_33598# 18
R a_44560_34143# 19
R a_44208_34143# 29
R a_44700_34023# 105
R a_43840_33601# 100
R a_45836_33583# 256
R a_44356_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_9.swmatrix_Tgate_3.gated_control swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_33598# 18
R a_40784_34143# 19
R a_40432_34143# 29
R a_40924_34023# 105
R a_40064_33601# 100
R a_40580_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_33560# 26
R a_34192_33598# 18
R a_38320_34143# 19
R a_37968_34143# 29
R a_38460_34023# 105
R a_37600_33601# 100
R a_39596_33583# 256
R a_38116_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_9.swmatrix_Tgate_0.gated_control swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_33598# 18
R a_34544_34143# 19
R a_34192_34143# 29
R a_34684_34023# 105
R a_33824_33601# 100
R a_34340_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_33560# 26
R a_27952_33598# 18
R a_32080_34143# 19
R a_31728_34143# 29
R a_32220_34023# 105
R a_31360_33601# 100
R a_33356_33583# 256
R a_31876_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_9.swmatrix_Tgate_6.gated_control swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_33598# 18
R a_28304_34143# 19
R a_27952_34143# 29
R a_28444_34023# 105
R a_27584_33601# 100
R a_28100_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_33560# 26
R a_21712_33598# 18
R a_25840_34143# 19
R a_25488_34143# 29
R a_25980_34023# 105
R a_25120_33601# 100
R a_27116_33583# 256
R a_25636_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_9.swmatrix_Tgate_5.gated_control swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_33598# 18
R a_22064_34143# 19
R a_21712_34143# 29
R a_22204_34023# 105
R a_21344_33601# 100
R a_21860_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_33560# 26
R a_15472_33598# 18
R a_19600_34143# 19
R a_19248_34143# 29
R a_19740_34023# 105
R a_18880_33601# 100
R a_20876_33583# 256
R a_19396_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_9.swmatrix_Tgate_7.gated_control swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_33598# 18
R a_15824_34143# 19
R a_15472_34143# 29
R a_15964_34023# 105
R a_15104_33601# 100
R a_15620_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_33560# 26
R a_9232_33598# 18
R a_13360_34143# 19
R a_13008_34143# 29
R a_13500_34023# 105
R a_12640_33601# 100
R a_14636_33583# 256
R a_13156_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_9.swmatrix_Tgate_4.gated_control swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_33598# 18
R a_9584_34143# 19
R a_9232_34143# 29
R a_9724_34023# 105
R a_8864_33601# 100
R a_9380_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_33560# 26
R a_2992_33598# 18
R a_7120_34143# 19
R a_6768_34143# 29
R a_7260_34023# 105
R a_6400_33601# 100
R a_8396_33583# 256
R a_6916_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_9.swmatrix_Tgate_8.gated_control swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_33598# 18
R a_3344_34143# 19
R a_2992_34143# 29
R a_3484_34023# 105
R a_2624_33601# 100
R a_3140_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_33560# 26
R a_n3248_33598# 18
R a_880_34143# 19
R a_528_34143# 29
R a_1020_34023# 105
R a_160_33601# 100
R a_2156_33583# 256
R a_676_34143# 190
C swmatrix_row_10_9.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_9.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_9.swmatrix_Tgate_9.gated_control swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_33583# 256
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_33598# 18
R a_n2896_34143# 19
R a_n3248_34143# 29
R a_n2756_34023# 105
R a_n3616_33601# 100
R a_n3100_34143# 190
R swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_34143# 19
R a_n5712_34143# 29
R a_n5220_34023# 105
R a_n6080_33601# 100
R a_n4084_33583# 256
R a_n5564_34143# 190
R a_n6548_33583# 256
R swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_36323# 26
R a_52912_36361# 18
C swmatrix_row_10_8.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_8.swmatrix_Tgate_2.gated_control swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_9.D_in0 4.1
R swmatrix_row_10_9.D_in 254
= swmatrix_row_10_9.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_9.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_9.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_9.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_9.D_in swmatrix_row_10_8.d_out
= swmatrix_row_10_9.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_9.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_9.D_in swmatrix_row_10_9.ShiftReg_row_10_2_0.D_in
R a_50448_36361# 18
R a_53264_36906# 19
R a_52912_36906# 29
R a_53404_36786# 105
R a_52544_36364# 100
R a_53060_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_36323# 26
R a_46672_36361# 18
R a_50800_36906# 19
R a_50448_36906# 29
R a_50940_36786# 105
R a_50080_36364# 100
R a_52076_36346# 256
R a_50596_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_8.swmatrix_Tgate_1.gated_control swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_36361# 18
R a_47024_36906# 19
R a_46672_36906# 29
R a_47164_36786# 105
R a_46304_36364# 100
R a_46820_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_36323# 26
R a_40432_36361# 18
R a_44560_36906# 19
R a_44208_36906# 29
R a_44700_36786# 105
R a_43840_36364# 100
R a_45836_36346# 256
R a_44356_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_8.swmatrix_Tgate_3.gated_control swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_36361# 18
R a_40784_36906# 19
R a_40432_36906# 29
R a_40924_36786# 105
R a_40064_36364# 100
R a_40580_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_36323# 26
R a_34192_36361# 18
R a_38320_36906# 19
R a_37968_36906# 29
R a_38460_36786# 105
R a_37600_36364# 100
R a_39596_36346# 256
R a_38116_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_8.swmatrix_Tgate_0.gated_control swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_36361# 18
R a_34544_36906# 19
R a_34192_36906# 29
R a_34684_36786# 105
R a_33824_36364# 100
R a_34340_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_36323# 26
R a_27952_36361# 18
R a_32080_36906# 19
R a_31728_36906# 29
R a_32220_36786# 105
R a_31360_36364# 100
R a_33356_36346# 256
R a_31876_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_8.swmatrix_Tgate_6.gated_control swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_36361# 18
R a_28304_36906# 19
R a_27952_36906# 29
R a_28444_36786# 105
R a_27584_36364# 100
R a_28100_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_36323# 26
R a_21712_36361# 18
R a_25840_36906# 19
R a_25488_36906# 29
R a_25980_36786# 105
R a_25120_36364# 100
R a_27116_36346# 256
R a_25636_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_8.swmatrix_Tgate_5.gated_control swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_36361# 18
R a_22064_36906# 19
R a_21712_36906# 29
R a_22204_36786# 105
R a_21344_36364# 100
R a_21860_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_36323# 26
R a_15472_36361# 18
R a_19600_36906# 19
R a_19248_36906# 29
R a_19740_36786# 105
R a_18880_36364# 100
R a_20876_36346# 256
R a_19396_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_8.swmatrix_Tgate_7.gated_control swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_36361# 18
R a_15824_36906# 19
R a_15472_36906# 29
R a_15964_36786# 105
R a_15104_36364# 100
R a_15620_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_36323# 26
R a_9232_36361# 18
R a_13360_36906# 19
R a_13008_36906# 29
R a_13500_36786# 105
R a_12640_36364# 100
R a_14636_36346# 256
R a_13156_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_8.swmatrix_Tgate_4.gated_control swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_36361# 18
R a_9584_36906# 19
R a_9232_36906# 29
R a_9724_36786# 105
R a_8864_36364# 100
R a_9380_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_36323# 26
R a_2992_36361# 18
R a_7120_36906# 19
R a_6768_36906# 29
R a_7260_36786# 105
R a_6400_36364# 100
R a_8396_36346# 256
R a_6916_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_8.swmatrix_Tgate_8.gated_control swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_36361# 18
R a_3344_36906# 19
R a_2992_36906# 29
R a_3484_36786# 105
R a_2624_36364# 100
R a_3140_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_36323# 26
R a_n3248_36361# 18
R a_880_36906# 19
R a_528_36906# 29
R a_1020_36786# 105
R a_160_36364# 100
R a_2156_36346# 256
R a_676_36906# 190
C swmatrix_row_10_8.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_8.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_8.swmatrix_Tgate_9.gated_control swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_36346# 256
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_36361# 18
R a_n2896_36906# 19
R a_n3248_36906# 29
R a_n2756_36786# 105
R a_n3616_36364# 100
R a_n3100_36906# 190
R swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_36906# 19
R a_n5712_36906# 29
R a_n5220_36786# 105
R a_n6080_36364# 100
R a_n4084_36346# 256
R a_n5564_36906# 190
R a_n6548_36346# 256
R swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_39086# 26
R a_52912_39124# 18
C swmatrix_row_10_7.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_7.swmatrix_Tgate_2.gated_control swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_8.D_in0 4.1
R swmatrix_row_10_8.D_in 254
= swmatrix_row_10_8.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_8.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_8.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_8.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_8.D_in swmatrix_row_10_7.d_out
= swmatrix_row_10_8.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_8.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_8.D_in swmatrix_row_10_8.ShiftReg_row_10_2_0.D_in
R a_50448_39124# 18
R a_53264_39669# 19
R a_52912_39669# 29
R a_53404_39549# 105
R a_52544_39127# 100
R a_53060_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_39086# 26
R a_46672_39124# 18
R a_50800_39669# 19
R a_50448_39669# 29
R a_50940_39549# 105
R a_50080_39127# 100
R a_52076_39109# 256
R a_50596_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_7.swmatrix_Tgate_1.gated_control swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_39124# 18
R a_47024_39669# 19
R a_46672_39669# 29
R a_47164_39549# 105
R a_46304_39127# 100
R a_46820_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_39086# 26
R a_40432_39124# 18
R a_44560_39669# 19
R a_44208_39669# 29
R a_44700_39549# 105
R a_43840_39127# 100
R a_45836_39109# 256
R a_44356_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_7.swmatrix_Tgate_3.gated_control swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_39124# 18
R a_40784_39669# 19
R a_40432_39669# 29
R a_40924_39549# 105
R a_40064_39127# 100
R a_40580_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_39086# 26
R a_34192_39124# 18
R a_38320_39669# 19
R a_37968_39669# 29
R a_38460_39549# 105
R a_37600_39127# 100
R a_39596_39109# 256
R a_38116_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_7.swmatrix_Tgate_0.gated_control swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_39124# 18
R a_34544_39669# 19
R a_34192_39669# 29
R a_34684_39549# 105
R a_33824_39127# 100
R a_34340_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_39086# 26
R a_27952_39124# 18
R a_32080_39669# 19
R a_31728_39669# 29
R a_32220_39549# 105
R a_31360_39127# 100
R a_33356_39109# 256
R a_31876_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_7.swmatrix_Tgate_6.gated_control swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_39124# 18
R a_28304_39669# 19
R a_27952_39669# 29
R a_28444_39549# 105
R a_27584_39127# 100
R a_28100_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_39086# 26
R a_21712_39124# 18
R a_25840_39669# 19
R a_25488_39669# 29
R a_25980_39549# 105
R a_25120_39127# 100
R a_27116_39109# 256
R a_25636_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_7.swmatrix_Tgate_5.gated_control swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_39124# 18
R a_22064_39669# 19
R a_21712_39669# 29
R a_22204_39549# 105
R a_21344_39127# 100
R a_21860_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_39086# 26
R a_15472_39124# 18
R a_19600_39669# 19
R a_19248_39669# 29
R a_19740_39549# 105
R a_18880_39127# 100
R a_20876_39109# 256
R a_19396_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_7.swmatrix_Tgate_7.gated_control swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_39124# 18
R a_15824_39669# 19
R a_15472_39669# 29
R a_15964_39549# 105
R a_15104_39127# 100
R a_15620_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_39086# 26
R a_9232_39124# 18
R a_13360_39669# 19
R a_13008_39669# 29
R a_13500_39549# 105
R a_12640_39127# 100
R a_14636_39109# 256
R a_13156_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_7.swmatrix_Tgate_4.gated_control swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_39124# 18
R a_9584_39669# 19
R a_9232_39669# 29
R a_9724_39549# 105
R a_8864_39127# 100
R a_9380_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_39086# 26
R a_2992_39124# 18
R a_7120_39669# 19
R a_6768_39669# 29
R a_7260_39549# 105
R a_6400_39127# 100
R a_8396_39109# 256
R a_6916_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_7.swmatrix_Tgate_8.gated_control swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_39124# 18
R a_3344_39669# 19
R a_2992_39669# 29
R a_3484_39549# 105
R a_2624_39127# 100
R a_3140_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_39086# 26
R a_n3248_39124# 18
R a_880_39669# 19
R a_528_39669# 29
R a_1020_39549# 105
R a_160_39127# 100
R a_2156_39109# 256
R a_676_39669# 190
C swmatrix_row_10_7.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_7.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_7.swmatrix_Tgate_9.gated_control swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_39109# 256
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_39124# 18
R a_n2896_39669# 19
R a_n3248_39669# 29
R a_n2756_39549# 105
R a_n3616_39127# 100
R a_n3100_39669# 190
R swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_39669# 19
R a_n5712_39669# 29
R a_n5220_39549# 105
R a_n6080_39127# 100
R a_n4084_39109# 256
R a_n5564_39669# 190
R a_n6548_39109# 256
R swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_41849# 26
R a_52912_41887# 18
C swmatrix_row_10_6.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_6.swmatrix_Tgate_2.gated_control swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_7.D_in0 4.1
R swmatrix_row_10_7.D_in 254
= swmatrix_row_10_7.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_7.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_7.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_7.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_7.D_in swmatrix_row_10_6.d_out
= swmatrix_row_10_7.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_7.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_7.D_in swmatrix_row_10_7.ShiftReg_row_10_2_0.D_in
R a_50448_41887# 18
R a_53264_42432# 19
R a_52912_42432# 29
R a_53404_42312# 105
R a_52544_41890# 100
R a_53060_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_41849# 26
R a_46672_41887# 18
R a_50800_42432# 19
R a_50448_42432# 29
R a_50940_42312# 105
R a_50080_41890# 100
R a_52076_41872# 256
R a_50596_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_6.swmatrix_Tgate_1.gated_control swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_41887# 18
R a_47024_42432# 19
R a_46672_42432# 29
R a_47164_42312# 105
R a_46304_41890# 100
R a_46820_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_41849# 26
R a_40432_41887# 18
R a_44560_42432# 19
R a_44208_42432# 29
R a_44700_42312# 105
R a_43840_41890# 100
R a_45836_41872# 256
R a_44356_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_6.swmatrix_Tgate_3.gated_control swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_41887# 18
R a_40784_42432# 19
R a_40432_42432# 29
R a_40924_42312# 105
R a_40064_41890# 100
R a_40580_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_41849# 26
R a_34192_41887# 18
R a_38320_42432# 19
R a_37968_42432# 29
R a_38460_42312# 105
R a_37600_41890# 100
R a_39596_41872# 256
R a_38116_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_6.swmatrix_Tgate_0.gated_control swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_41887# 18
R a_34544_42432# 19
R a_34192_42432# 29
R a_34684_42312# 105
R a_33824_41890# 100
R a_34340_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_41849# 26
R a_27952_41887# 18
R a_32080_42432# 19
R a_31728_42432# 29
R a_32220_42312# 105
R a_31360_41890# 100
R a_33356_41872# 256
R a_31876_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_6.swmatrix_Tgate_6.gated_control swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_41887# 18
R a_28304_42432# 19
R a_27952_42432# 29
R a_28444_42312# 105
R a_27584_41890# 100
R a_28100_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_41849# 26
R a_21712_41887# 18
R a_25840_42432# 19
R a_25488_42432# 29
R a_25980_42312# 105
R a_25120_41890# 100
R a_27116_41872# 256
R a_25636_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_6.swmatrix_Tgate_5.gated_control swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_41887# 18
R a_22064_42432# 19
R a_21712_42432# 29
R a_22204_42312# 105
R a_21344_41890# 100
R a_21860_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_41849# 26
R a_15472_41887# 18
R a_19600_42432# 19
R a_19248_42432# 29
R a_19740_42312# 105
R a_18880_41890# 100
R a_20876_41872# 256
R a_19396_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_6.swmatrix_Tgate_7.gated_control swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_41887# 18
R a_15824_42432# 19
R a_15472_42432# 29
R a_15964_42312# 105
R a_15104_41890# 100
R a_15620_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_41849# 26
R a_9232_41887# 18
R a_13360_42432# 19
R a_13008_42432# 29
R a_13500_42312# 105
R a_12640_41890# 100
R a_14636_41872# 256
R a_13156_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_6.swmatrix_Tgate_4.gated_control swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_41887# 18
R a_9584_42432# 19
R a_9232_42432# 29
R a_9724_42312# 105
R a_8864_41890# 100
R a_9380_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_41849# 26
R a_2992_41887# 18
R a_7120_42432# 19
R a_6768_42432# 29
R a_7260_42312# 105
R a_6400_41890# 100
R a_8396_41872# 256
R a_6916_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_6.swmatrix_Tgate_8.gated_control swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_41887# 18
R a_3344_42432# 19
R a_2992_42432# 29
R a_3484_42312# 105
R a_2624_41890# 100
R a_3140_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_41849# 26
R a_n3248_41887# 18
R a_880_42432# 19
R a_528_42432# 29
R a_1020_42312# 105
R a_160_41890# 100
R a_2156_41872# 256
R a_676_42432# 190
C swmatrix_row_10_6.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_6.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_6.swmatrix_Tgate_9.gated_control swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_41872# 256
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_41887# 18
R a_n2896_42432# 19
R a_n3248_42432# 29
R a_n2756_42312# 105
R a_n3616_41890# 100
R a_n3100_42432# 190
R swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_42432# 19
R a_n5712_42432# 29
R a_n5220_42312# 105
R a_n6080_41890# 100
R a_n4084_41872# 256
R a_n5564_42432# 190
R a_n6548_41872# 256
R swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_44612# 26
R a_52912_44650# 18
C swmatrix_row_10_5.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_5.swmatrix_Tgate_2.gated_control swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_6.D_in0 4.1
R swmatrix_row_10_6.D_in 254
= swmatrix_row_10_6.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_6.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_6.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_6.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_6.D_in swmatrix_row_10_5.d_out
= swmatrix_row_10_6.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_6.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_6.D_in swmatrix_row_10_6.ShiftReg_row_10_2_0.D_in
R a_50448_44650# 18
R a_53264_45195# 19
R a_52912_45195# 29
R a_53404_45075# 105
R a_52544_44653# 100
R a_53060_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_44612# 26
R a_46672_44650# 18
R a_50800_45195# 19
R a_50448_45195# 29
R a_50940_45075# 105
R a_50080_44653# 100
R a_52076_44635# 256
R a_50596_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_5.swmatrix_Tgate_1.gated_control swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_44650# 18
R a_47024_45195# 19
R a_46672_45195# 29
R a_47164_45075# 105
R a_46304_44653# 100
R a_46820_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_44612# 26
R a_40432_44650# 18
R a_44560_45195# 19
R a_44208_45195# 29
R a_44700_45075# 105
R a_43840_44653# 100
R a_45836_44635# 256
R a_44356_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_5.swmatrix_Tgate_3.gated_control swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_44650# 18
R a_40784_45195# 19
R a_40432_45195# 29
R a_40924_45075# 105
R a_40064_44653# 100
R a_40580_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_44612# 26
R a_34192_44650# 18
R a_38320_45195# 19
R a_37968_45195# 29
R a_38460_45075# 105
R a_37600_44653# 100
R a_39596_44635# 256
R a_38116_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_5.swmatrix_Tgate_0.gated_control swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_44650# 18
R a_34544_45195# 19
R a_34192_45195# 29
R a_34684_45075# 105
R a_33824_44653# 100
R a_34340_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_44612# 26
R a_27952_44650# 18
R a_32080_45195# 19
R a_31728_45195# 29
R a_32220_45075# 105
R a_31360_44653# 100
R a_33356_44635# 256
R a_31876_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_5.swmatrix_Tgate_6.gated_control swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_44650# 18
R a_28304_45195# 19
R a_27952_45195# 29
R a_28444_45075# 105
R a_27584_44653# 100
R a_28100_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_44612# 26
R a_21712_44650# 18
R a_25840_45195# 19
R a_25488_45195# 29
R a_25980_45075# 105
R a_25120_44653# 100
R a_27116_44635# 256
R a_25636_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_5.swmatrix_Tgate_5.gated_control swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_44650# 18
R a_22064_45195# 19
R a_21712_45195# 29
R a_22204_45075# 105
R a_21344_44653# 100
R a_21860_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_44612# 26
R a_15472_44650# 18
R a_19600_45195# 19
R a_19248_45195# 29
R a_19740_45075# 105
R a_18880_44653# 100
R a_20876_44635# 256
R a_19396_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_5.swmatrix_Tgate_7.gated_control swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_44650# 18
R a_15824_45195# 19
R a_15472_45195# 29
R a_15964_45075# 105
R a_15104_44653# 100
R a_15620_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_44612# 26
R a_9232_44650# 18
R a_13360_45195# 19
R a_13008_45195# 29
R a_13500_45075# 105
R a_12640_44653# 100
R a_14636_44635# 256
R a_13156_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_5.swmatrix_Tgate_4.gated_control swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_44650# 18
R a_9584_45195# 19
R a_9232_45195# 29
R a_9724_45075# 105
R a_8864_44653# 100
R a_9380_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_44612# 26
R a_2992_44650# 18
R a_7120_45195# 19
R a_6768_45195# 29
R a_7260_45075# 105
R a_6400_44653# 100
R a_8396_44635# 256
R a_6916_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_5.swmatrix_Tgate_8.gated_control swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_44650# 18
R a_3344_45195# 19
R a_2992_45195# 29
R a_3484_45075# 105
R a_2624_44653# 100
R a_3140_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_44612# 26
R a_n3248_44650# 18
R a_880_45195# 19
R a_528_45195# 29
R a_1020_45075# 105
R a_160_44653# 100
R a_2156_44635# 256
R a_676_45195# 190
C swmatrix_row_10_5.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_5.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_5.swmatrix_Tgate_9.gated_control swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_44635# 256
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_44650# 18
R a_n2896_45195# 19
R a_n3248_45195# 29
R a_n2756_45075# 105
R a_n3616_44653# 100
R a_n3100_45195# 190
R swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_45195# 19
R a_n5712_45195# 29
R a_n5220_45075# 105
R a_n6080_44653# 100
R a_n4084_44635# 256
R a_n5564_45195# 190
R a_n6548_44635# 256
R swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_47375# 26
R a_52912_47413# 18
C swmatrix_row_10_4.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_4.swmatrix_Tgate_2.gated_control swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_5.D_in0 4.1
R swmatrix_row_10_5.D_in 254
= swmatrix_row_10_5.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_5.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_5.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_5.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_5.D_in swmatrix_row_10_4.d_out
= swmatrix_row_10_5.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_5.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_5.D_in swmatrix_row_10_5.ShiftReg_row_10_2_0.D_in
R a_50448_47413# 18
R a_53264_47958# 19
R a_52912_47958# 29
R a_53404_47838# 105
R a_52544_47416# 100
R a_53060_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_47375# 26
R a_46672_47413# 18
R a_50800_47958# 19
R a_50448_47958# 29
R a_50940_47838# 105
R a_50080_47416# 100
R a_52076_47398# 256
R a_50596_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_4.swmatrix_Tgate_1.gated_control swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_47413# 18
R a_47024_47958# 19
R a_46672_47958# 29
R a_47164_47838# 105
R a_46304_47416# 100
R a_46820_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_47375# 26
R a_40432_47413# 18
R a_44560_47958# 19
R a_44208_47958# 29
R a_44700_47838# 105
R a_43840_47416# 100
R a_45836_47398# 256
R a_44356_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_4.swmatrix_Tgate_3.gated_control swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_47413# 18
R a_40784_47958# 19
R a_40432_47958# 29
R a_40924_47838# 105
R a_40064_47416# 100
R a_40580_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_47375# 26
R a_34192_47413# 18
R a_38320_47958# 19
R a_37968_47958# 29
R a_38460_47838# 105
R a_37600_47416# 100
R a_39596_47398# 256
R a_38116_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_4.swmatrix_Tgate_0.gated_control swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_47413# 18
R a_34544_47958# 19
R a_34192_47958# 29
R a_34684_47838# 105
R a_33824_47416# 100
R a_34340_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_47375# 26
R a_27952_47413# 18
R a_32080_47958# 19
R a_31728_47958# 29
R a_32220_47838# 105
R a_31360_47416# 100
R a_33356_47398# 256
R a_31876_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_4.swmatrix_Tgate_6.gated_control swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_47413# 18
R a_28304_47958# 19
R a_27952_47958# 29
R a_28444_47838# 105
R a_27584_47416# 100
R a_28100_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_47375# 26
R a_21712_47413# 18
R a_25840_47958# 19
R a_25488_47958# 29
R a_25980_47838# 105
R a_25120_47416# 100
R a_27116_47398# 256
R a_25636_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_4.swmatrix_Tgate_5.gated_control swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_47413# 18
R a_22064_47958# 19
R a_21712_47958# 29
R a_22204_47838# 105
R a_21344_47416# 100
R a_21860_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_47375# 26
R a_15472_47413# 18
R a_19600_47958# 19
R a_19248_47958# 29
R a_19740_47838# 105
R a_18880_47416# 100
R a_20876_47398# 256
R a_19396_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_4.swmatrix_Tgate_7.gated_control swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_47413# 18
R a_15824_47958# 19
R a_15472_47958# 29
R a_15964_47838# 105
R a_15104_47416# 100
R a_15620_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_47375# 26
R a_9232_47413# 18
R a_13360_47958# 19
R a_13008_47958# 29
R a_13500_47838# 105
R a_12640_47416# 100
R a_14636_47398# 256
R a_13156_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_4.swmatrix_Tgate_4.gated_control swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_47413# 18
R a_9584_47958# 19
R a_9232_47958# 29
R a_9724_47838# 105
R a_8864_47416# 100
R a_9380_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_47375# 26
R a_2992_47413# 18
R a_7120_47958# 19
R a_6768_47958# 29
R a_7260_47838# 105
R a_6400_47416# 100
R a_8396_47398# 256
R a_6916_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_4.swmatrix_Tgate_8.gated_control swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_47413# 18
R a_3344_47958# 19
R a_2992_47958# 29
R a_3484_47838# 105
R a_2624_47416# 100
R a_3140_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_47375# 26
R a_n3248_47413# 18
R a_880_47958# 19
R a_528_47958# 29
R a_1020_47838# 105
R a_160_47416# 100
R a_2156_47398# 256
R a_676_47958# 190
C swmatrix_row_10_4.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_4.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_4.swmatrix_Tgate_9.gated_control swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_47398# 256
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_47413# 18
R a_n2896_47958# 19
R a_n3248_47958# 29
R a_n2756_47838# 105
R a_n3616_47416# 100
R a_n3100_47958# 190
R swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_47958# 19
R a_n5712_47958# 29
R a_n5220_47838# 105
R a_n6080_47416# 100
R a_n4084_47398# 256
R a_n5564_47958# 190
R a_n6548_47398# 256
R swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_50138# 26
R a_52912_50176# 18
C swmatrix_row_10_3.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_3.swmatrix_Tgate_2.gated_control swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_4.D_in0 4.1
R swmatrix_row_10_4.D_in 254
= swmatrix_row_10_4.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_4.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_4.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_4.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_4.D_in swmatrix_row_10_3.d_out
= swmatrix_row_10_4.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_4.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_4.D_in swmatrix_row_10_4.ShiftReg_row_10_2_0.D_in
R a_50448_50176# 18
R a_53264_50721# 19
R a_52912_50721# 29
R a_53404_50601# 105
R a_52544_50179# 100
R a_53060_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_50138# 26
R a_46672_50176# 18
R a_50800_50721# 19
R a_50448_50721# 29
R a_50940_50601# 105
R a_50080_50179# 100
R a_52076_50161# 256
R a_50596_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_3.swmatrix_Tgate_1.gated_control swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_50176# 18
R a_47024_50721# 19
R a_46672_50721# 29
R a_47164_50601# 105
R a_46304_50179# 100
R a_46820_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_50138# 26
R a_40432_50176# 18
R a_44560_50721# 19
R a_44208_50721# 29
R a_44700_50601# 105
R a_43840_50179# 100
R a_45836_50161# 256
R a_44356_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_3.swmatrix_Tgate_3.gated_control swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_50176# 18
R a_40784_50721# 19
R a_40432_50721# 29
R a_40924_50601# 105
R a_40064_50179# 100
R a_40580_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_50138# 26
R a_34192_50176# 18
R a_38320_50721# 19
R a_37968_50721# 29
R a_38460_50601# 105
R a_37600_50179# 100
R a_39596_50161# 256
R a_38116_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_3.swmatrix_Tgate_0.gated_control swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_50176# 18
R a_34544_50721# 19
R a_34192_50721# 29
R a_34684_50601# 105
R a_33824_50179# 100
R a_34340_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_50138# 26
R a_27952_50176# 18
R a_32080_50721# 19
R a_31728_50721# 29
R a_32220_50601# 105
R a_31360_50179# 100
R a_33356_50161# 256
R a_31876_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_3.swmatrix_Tgate_6.gated_control swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_50176# 18
R a_28304_50721# 19
R a_27952_50721# 29
R a_28444_50601# 105
R a_27584_50179# 100
R a_28100_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_50138# 26
R a_21712_50176# 18
R a_25840_50721# 19
R a_25488_50721# 29
R a_25980_50601# 105
R a_25120_50179# 100
R a_27116_50161# 256
R a_25636_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_3.swmatrix_Tgate_5.gated_control swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_50176# 18
R a_22064_50721# 19
R a_21712_50721# 29
R a_22204_50601# 105
R a_21344_50179# 100
R a_21860_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_50138# 26
R a_15472_50176# 18
R a_19600_50721# 19
R a_19248_50721# 29
R a_19740_50601# 105
R a_18880_50179# 100
R a_20876_50161# 256
R a_19396_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_3.swmatrix_Tgate_7.gated_control swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_50176# 18
R a_15824_50721# 19
R a_15472_50721# 29
R a_15964_50601# 105
R a_15104_50179# 100
R a_15620_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_50138# 26
R a_9232_50176# 18
R a_13360_50721# 19
R a_13008_50721# 29
R a_13500_50601# 105
R a_12640_50179# 100
R a_14636_50161# 256
R a_13156_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_3.swmatrix_Tgate_4.gated_control swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_50176# 18
R a_9584_50721# 19
R a_9232_50721# 29
R a_9724_50601# 105
R a_8864_50179# 100
R a_9380_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_50138# 26
R a_2992_50176# 18
R a_7120_50721# 19
R a_6768_50721# 29
R a_7260_50601# 105
R a_6400_50179# 100
R a_8396_50161# 256
R a_6916_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_3.swmatrix_Tgate_8.gated_control swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_50176# 18
R a_3344_50721# 19
R a_2992_50721# 29
R a_3484_50601# 105
R a_2624_50179# 100
R a_3140_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_50138# 26
R a_n3248_50176# 18
R a_880_50721# 19
R a_528_50721# 29
R a_1020_50601# 105
R a_160_50179# 100
R a_2156_50161# 256
R a_676_50721# 190
C swmatrix_row_10_3.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_3.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_3.swmatrix_Tgate_9.gated_control swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_50161# 256
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_50176# 18
R a_n2896_50721# 19
R a_n3248_50721# 29
R a_n2756_50601# 105
R a_n3616_50179# 100
R a_n3100_50721# 190
R swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_50721# 19
R a_n5712_50721# 29
R a_n5220_50601# 105
R a_n6080_50179# 100
R a_n4084_50161# 256
R a_n5564_50721# 190
R a_n6548_50161# 256
R swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_52901# 26
R a_52912_52939# 18
C swmatrix_row_10_2.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_2.swmatrix_Tgate_2.gated_control swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_3.D_in0 4.1
R swmatrix_row_10_3.D_in 254
= swmatrix_row_10_3.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_3.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_3.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_3.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_3.D_in swmatrix_row_10_2.d_out
= swmatrix_row_10_3.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_3.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_3.D_in swmatrix_row_10_3.ShiftReg_row_10_2_0.D_in
R a_50448_52939# 18
R a_53264_53484# 19
R a_52912_53484# 29
R a_53404_53364# 105
R a_52544_52942# 100
R a_53060_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_52901# 26
R a_46672_52939# 18
R a_50800_53484# 19
R a_50448_53484# 29
R a_50940_53364# 105
R a_50080_52942# 100
R a_52076_52924# 256
R a_50596_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_2.swmatrix_Tgate_1.gated_control swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_52939# 18
R a_47024_53484# 19
R a_46672_53484# 29
R a_47164_53364# 105
R a_46304_52942# 100
R a_46820_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_52901# 26
R a_40432_52939# 18
R a_44560_53484# 19
R a_44208_53484# 29
R a_44700_53364# 105
R a_43840_52942# 100
R a_45836_52924# 256
R a_44356_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_2.swmatrix_Tgate_3.gated_control swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_52939# 18
R a_40784_53484# 19
R a_40432_53484# 29
R a_40924_53364# 105
R a_40064_52942# 100
R a_40580_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_52901# 26
R a_34192_52939# 18
R a_38320_53484# 19
R a_37968_53484# 29
R a_38460_53364# 105
R a_37600_52942# 100
R a_39596_52924# 256
R a_38116_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_2.swmatrix_Tgate_0.gated_control swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_52939# 18
R a_34544_53484# 19
R a_34192_53484# 29
R a_34684_53364# 105
R a_33824_52942# 100
R a_34340_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_52901# 26
R a_27952_52939# 18
R a_32080_53484# 19
R a_31728_53484# 29
R a_32220_53364# 105
R a_31360_52942# 100
R a_33356_52924# 256
R a_31876_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_2.swmatrix_Tgate_6.gated_control swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_52939# 18
R a_28304_53484# 19
R a_27952_53484# 29
R a_28444_53364# 105
R a_27584_52942# 100
R a_28100_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_52901# 26
R a_21712_52939# 18
R a_25840_53484# 19
R a_25488_53484# 29
R a_25980_53364# 105
R a_25120_52942# 100
R a_27116_52924# 256
R a_25636_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_2.swmatrix_Tgate_5.gated_control swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_52939# 18
R a_22064_53484# 19
R a_21712_53484# 29
R a_22204_53364# 105
R a_21344_52942# 100
R a_21860_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_52901# 26
R a_15472_52939# 18
R a_19600_53484# 19
R a_19248_53484# 29
R a_19740_53364# 105
R a_18880_52942# 100
R a_20876_52924# 256
R a_19396_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_2.swmatrix_Tgate_7.gated_control swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_52939# 18
R a_15824_53484# 19
R a_15472_53484# 29
R a_15964_53364# 105
R a_15104_52942# 100
R a_15620_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_52901# 26
R a_9232_52939# 18
R a_13360_53484# 19
R a_13008_53484# 29
R a_13500_53364# 105
R a_12640_52942# 100
R a_14636_52924# 256
R a_13156_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_2.swmatrix_Tgate_4.gated_control swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_52939# 18
R a_9584_53484# 19
R a_9232_53484# 29
R a_9724_53364# 105
R a_8864_52942# 100
R a_9380_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_52901# 26
R a_2992_52939# 18
R a_7120_53484# 19
R a_6768_53484# 29
R a_7260_53364# 105
R a_6400_52942# 100
R a_8396_52924# 256
R a_6916_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_2.swmatrix_Tgate_8.gated_control swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_52939# 18
R a_3344_53484# 19
R a_2992_53484# 29
R a_3484_53364# 105
R a_2624_52942# 100
R a_3140_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_52901# 26
R a_n3248_52939# 18
R a_880_53484# 19
R a_528_53484# 29
R a_1020_53364# 105
R a_160_52942# 100
R a_2156_52924# 256
R a_676_53484# 190
C swmatrix_row_10_2.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_2.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_2.swmatrix_Tgate_9.gated_control swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_52924# 256
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_52939# 18
R a_n2896_53484# 19
R a_n3248_53484# 29
R a_n2756_53364# 105
R a_n3616_52942# 100
R a_n3100_53484# 190
R swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_53484# 19
R a_n5712_53484# 29
R a_n5220_53364# 105
R a_n6080_52942# 100
R a_n4084_52924# 256
R a_n5564_53484# 190
R a_n6548_52924# 256
R swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_55664# 26
R a_52912_55702# 18
C swmatrix_row_10_1.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_1.swmatrix_Tgate_2.gated_control swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_2.D_in0 4.1
R swmatrix_row_10_2.D_in 254
= swmatrix_row_10_2.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_2.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_2.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_2.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_2.D_in swmatrix_row_10_1.d_out
= swmatrix_row_10_2.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_2.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_2.D_in swmatrix_row_10_2.ShiftReg_row_10_2_0.D_in
R a_50448_55702# 18
R a_53264_56247# 19
R a_52912_56247# 29
R a_53404_56127# 105
R a_52544_55705# 100
R a_53060_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_55664# 26
R a_46672_55702# 18
R a_50800_56247# 19
R a_50448_56247# 29
R a_50940_56127# 105
R a_50080_55705# 100
R a_52076_55687# 256
R a_50596_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_1.swmatrix_Tgate_1.gated_control swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_55702# 18
R a_47024_56247# 19
R a_46672_56247# 29
R a_47164_56127# 105
R a_46304_55705# 100
R a_46820_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_55664# 26
R a_40432_55702# 18
R a_44560_56247# 19
R a_44208_56247# 29
R a_44700_56127# 105
R a_43840_55705# 100
R a_45836_55687# 256
R a_44356_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_1.swmatrix_Tgate_3.gated_control swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_55702# 18
R a_40784_56247# 19
R a_40432_56247# 29
R a_40924_56127# 105
R a_40064_55705# 100
R a_40580_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_55664# 26
R a_34192_55702# 18
R a_38320_56247# 19
R a_37968_56247# 29
R a_38460_56127# 105
R a_37600_55705# 100
R a_39596_55687# 256
R a_38116_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_1.swmatrix_Tgate_0.gated_control swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_55702# 18
R a_34544_56247# 19
R a_34192_56247# 29
R a_34684_56127# 105
R a_33824_55705# 100
R a_34340_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_55664# 26
R a_27952_55702# 18
R a_32080_56247# 19
R a_31728_56247# 29
R a_32220_56127# 105
R a_31360_55705# 100
R a_33356_55687# 256
R a_31876_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_1.swmatrix_Tgate_6.gated_control swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_55702# 18
R a_28304_56247# 19
R a_27952_56247# 29
R a_28444_56127# 105
R a_27584_55705# 100
R a_28100_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_55664# 26
R a_21712_55702# 18
R a_25840_56247# 19
R a_25488_56247# 29
R a_25980_56127# 105
R a_25120_55705# 100
R a_27116_55687# 256
R a_25636_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_1.swmatrix_Tgate_5.gated_control swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_55702# 18
R a_22064_56247# 19
R a_21712_56247# 29
R a_22204_56127# 105
R a_21344_55705# 100
R a_21860_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_55664# 26
R a_15472_55702# 18
R a_19600_56247# 19
R a_19248_56247# 29
R a_19740_56127# 105
R a_18880_55705# 100
R a_20876_55687# 256
R a_19396_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_1.swmatrix_Tgate_7.gated_control swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_55702# 18
R a_15824_56247# 19
R a_15472_56247# 29
R a_15964_56127# 105
R a_15104_55705# 100
R a_15620_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_55664# 26
R a_9232_55702# 18
R a_13360_56247# 19
R a_13008_56247# 29
R a_13500_56127# 105
R a_12640_55705# 100
R a_14636_55687# 256
R a_13156_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_1.swmatrix_Tgate_4.gated_control swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_55702# 18
R a_9584_56247# 19
R a_9232_56247# 29
R a_9724_56127# 105
R a_8864_55705# 100
R a_9380_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_55664# 26
R a_2992_55702# 18
R a_7120_56247# 19
R a_6768_56247# 29
R a_7260_56127# 105
R a_6400_55705# 100
R a_8396_55687# 256
R a_6916_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_1.swmatrix_Tgate_8.gated_control swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_55702# 18
R a_3344_56247# 19
R a_2992_56247# 29
R a_3484_56127# 105
R a_2624_55705# 100
R a_3140_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_55664# 26
R a_n3248_55702# 18
R a_880_56247# 19
R a_528_56247# 29
R a_1020_56127# 105
R a_160_55705# 100
R a_2156_55687# 256
R a_676_56247# 190
C swmatrix_row_10_1.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_1.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_1.swmatrix_Tgate_9.gated_control swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_55687# 256
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_55702# 18
R a_n2896_56247# 19
R a_n3248_56247# 29
R a_n2756_56127# 105
R a_n3616_55705# 100
R a_n3100_56247# 190
R swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_56247# 19
R a_n5712_56247# 29
R a_n5220_56127# 105
R a_n6080_55705# 100
R a_n4084_55687# 256
R a_n5564_56247# 190
R a_n6548_55687# 256
R swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 2530
R a_54525_58427# 26
R a_52912_58465# 18
C swmatrix_row_10_0.swmatrix_Tgate_2.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_2.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[10]
= swmatrix_row_10_0.swmatrix_Tgate_2.gated_control swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
C swmatrix_row_10_1.D_in0 4.2
R swmatrix_row_10_1.D_in 254
= swmatrix_row_10_1.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_1.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_1.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.Q
= swmatrix_row_10_1.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[10]
= swmatrix_row_10_1.D_in swmatrix_row_10_0.d_out
= swmatrix_row_10_1.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_1.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_1.D_in swmatrix_row_10_1.ShiftReg_row_10_2_0.D_in
R a_50448_58465# 18
R a_53264_59010# 19
R a_52912_59010# 29
R a_53404_58890# 105
R a_52544_58468# 100
R a_53060_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_48285_58427# 26
R a_46672_58465# 18
R a_50800_59010# 19
R a_50448_59010# 29
R a_50940_58890# 105
R a_50080_58468# 100
R a_52076_58450# 256
R a_50596_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_1.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_1.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[9]
= swmatrix_row_10_0.swmatrix_Tgate_1.gated_control swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_49612_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.D
R a_44208_58465# 18
R a_47024_59010# 19
R a_46672_59010# 29
R a_47164_58890# 105
R a_46304_58468# 100
R a_46820_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_42045_58427# 26
R a_40432_58465# 18
R a_44560_59010# 19
R a_44208_59010# 29
R a_44700_58890# 105
R a_43840_58468# 100
R a_45836_58450# 256
R a_44356_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_3.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_3.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[8]
= swmatrix_row_10_0.swmatrix_Tgate_3.gated_control swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_43372_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.D
R a_37968_58465# 18
R a_40784_59010# 19
R a_40432_59010# 29
R a_40924_58890# 105
R a_40064_58468# 100
R a_40580_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_35805_58427# 26
R a_34192_58465# 18
R a_38320_59010# 19
R a_37968_59010# 29
R a_38460_58890# 105
R a_37600_58468# 100
R a_39596_58450# 256
R a_38116_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_0.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_0.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[7]
= swmatrix_row_10_0.swmatrix_Tgate_0.gated_control swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_37132_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.D
R a_31728_58465# 18
R a_34544_59010# 19
R a_34192_59010# 29
R a_34684_58890# 105
R a_33824_58468# 100
R a_34340_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_29565_58427# 26
R a_27952_58465# 18
R a_32080_59010# 19
R a_31728_59010# 29
R a_32220_58890# 105
R a_31360_58468# 100
R a_33356_58450# 256
R a_31876_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_6.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_6.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[6]
= swmatrix_row_10_0.swmatrix_Tgate_6.gated_control swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_30892_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.D
R a_25488_58465# 18
R a_28304_59010# 19
R a_27952_59010# 29
R a_28444_58890# 105
R a_27584_58468# 100
R a_28100_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_23325_58427# 26
R a_21712_58465# 18
R a_25840_59010# 19
R a_25488_59010# 29
R a_25980_58890# 105
R a_25120_58468# 100
R a_27116_58450# 256
R a_25636_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_5.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_5.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[5]
= swmatrix_row_10_0.swmatrix_Tgate_5.gated_control swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_24652_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.D
R a_19248_58465# 18
R a_22064_59010# 19
R a_21712_59010# 29
R a_22204_58890# 105
R a_21344_58468# 100
R a_21860_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_17085_58427# 26
R a_15472_58465# 18
R a_19600_59010# 19
R a_19248_59010# 29
R a_19740_58890# 105
R a_18880_58468# 100
R a_20876_58450# 256
R a_19396_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_7.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_7.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[4]
= swmatrix_row_10_0.swmatrix_Tgate_7.gated_control swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_18412_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.D
R a_13008_58465# 18
R a_15824_59010# 19
R a_15472_59010# 29
R a_15964_58890# 105
R a_15104_58468# 100
R a_15620_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_10845_58427# 26
R a_9232_58465# 18
R a_13360_59010# 19
R a_13008_59010# 29
R a_13500_58890# 105
R a_12640_58468# 100
R a_14636_58450# 256
R a_13156_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_4.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_4.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[3]
= swmatrix_row_10_0.swmatrix_Tgate_4.gated_control swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_12172_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.D
R a_6768_58465# 18
R a_9584_59010# 19
R a_9232_59010# 29
R a_9724_58890# 105
R a_8864_58468# 100
R a_9380_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_4605_58427# 26
R a_2992_58465# 18
R a_7120_59010# 19
R a_6768_59010# 29
R a_7260_58890# 105
R a_6400_58468# 100
R a_8396_58450# 256
R a_6916_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_8.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_8.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[2]
= swmatrix_row_10_0.swmatrix_Tgate_8.gated_control swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_5932_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.D
R a_528_58465# 18
R a_3344_59010# 19
R a_2992_59010# 29
R a_3484_58890# 105
R a_2624_58468# 100
R a_3140_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n1635_58427# 26
R a_n3248_58465# 18
R a_880_59010# 19
R a_528_59010# 29
R a_1020_58890# 105
R a_160_58468# 100
R a_2156_58450# 256
R a_676_59010# 190
C swmatrix_row_10_0.swmatrix_Tgate_9.gated_control0 3.1
R swmatrix_row_10_0.swmatrix_Tgate_9.gated_control 965
= swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN
= swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gated_control
= swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.ShiftReg_row_10_2_0.gc[1]
= swmatrix_row_10_0.swmatrix_Tgate_9.gated_control swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I
R a_n308_58450# 256
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.ZN
R swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] 195
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.D
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.A2
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q
= swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.Q
R a_n5712_58465# 18
R a_n2896_59010# 19
R a_n3248_59010# 29
R a_n2756_58890# 105
R a_n3616_58468# 100
R a_n3100_59010# 190
R swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 111
= swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q
R a_n5360_59010# 19
R a_n5712_59010# 29
R a_n5220_58890# 105
R a_n6080_58468# 100
R a_n4084_58450# 256
R a_n5564_59010# 190
R a_n6548_58450# 256
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_7.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_7.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_2.ZN
R a_n837_61337# 13
R En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN 109
= En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.A1
R a_n2181_61337# 13
R En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN 109
= En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.A1
R swmatrix_row_10_0.D_in 117
= swmatrix_row_10_0.D_in En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.Z
= swmatrix_row_10_0.D_in En_clk_din_0.data_in
= swmatrix_row_10_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D
= swmatrix_row_10_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.D
= swmatrix_row_10_0.D_in swmatrix_row_10_0.ShiftReg_row_10_2_0.D_in
R a_n1225_61293# 90
R a_n2569_61293# 90
R a_n4934_61667# 26
R a_n5494_61667# 26
C swmatrix_row_10_23.phi_20 120.7
R swmatrix_row_10_23.phi_2 20027
= swmatrix_row_10_23.phi_2 NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.ZN
= swmatrix_row_10_23.phi_2 NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_2.I
= swmatrix_row_10_23.phi_2 NO_ClkGen_0.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_0.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_1.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_2.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_3.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_4.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_5.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_6.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_7.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_8.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_9.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_10.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_11.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_12.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_13.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_14.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_15.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_16.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_17.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_18.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_19.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_20.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_21.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.ShiftReg_row_10_2_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_22.phi_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_2
= swmatrix_row_10_23.phi_2 swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_2
R En_clk_din_0.clock 119
= En_clk_din_0.clock NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_17.I
= En_clk_din_0.clock NO_ClkGen_0.clk
= En_clk_din_0.clock En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.Z
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.ZN 114
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_1.A2
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_1.A1
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I 200
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_17.ZN
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0.A2
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.I 111
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.I 113
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_1.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0.A1
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_15.ZN
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_15.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.ZN 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.ZN NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.I
R NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.I 117
= NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.I NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_10.ZN
C swmatrix_row_10_23.phi_10 127.2
R swmatrix_row_10_23.phi_1 20098
= swmatrix_row_10_23.phi_1 NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.ZN
= swmatrix_row_10_23.phi_1 NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_10.I
= swmatrix_row_10_23.phi_1 NO_ClkGen_0.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_0.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_1.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_2.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_3.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_4.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_5.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_6.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_7.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_8.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_9.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_10.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_11.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_12.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_13.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_14.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_15.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_16.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_17.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_18.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_19.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_20.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_21.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.ShiftReg_row_10_2_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_22.phi_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.PHI_1
= swmatrix_row_10_23.phi_1 swmatrix_row_10_23.ShiftReg_row_10_2_0.PHI_1
R vss 132555
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_1.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_17.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_1.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$3_0.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_15.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_3.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_15.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_10.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_10.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_7.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_7.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_2.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_2.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_2.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_1.VSS
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__filltie$3_0.VSS
= vss NO_ClkGen_0.vss
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_1.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__and2_1_0.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__filltie$2_1.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__filltie$2_0.VSS
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.VSS
= vss En_clk_din_0.vss
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_0.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_0.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_0.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_0.vss
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_1.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_1.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_1.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_1.vss
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_2.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_2.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_2.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_2.vss
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_3.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_3.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_3.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_3.vss
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_4.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_4.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_4.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_4.vss
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_5.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_5.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_5.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_5.vss
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_6.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_6.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_6.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_6.vss
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_7.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_7.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_7.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_7.vss
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_8.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_8.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_8.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_8.vss
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_9.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_9.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_9.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_9.vss
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_10.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_10.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_10.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_10.vss
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_11.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_11.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_11.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_11.vss
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_12.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_12.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_12.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_12.vss
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_13.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_13.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_13.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_13.vss
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_14.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_14.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_14.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_14.vss
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_15.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_15.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_15.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_15.vss
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_16.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_16.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_16.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_16.vss
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_17.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_17.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_17.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_17.vss
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_18.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_18.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_18.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_18.vss
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_19.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_19.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_19.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_19.vss
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_20.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_20.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_20.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_20.vss
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_21.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_21.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_21.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_21.vss
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_22.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_22.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_22.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_22.vss
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_2.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$4_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.VSS
= vss swmatrix_row_10_23.ShiftReg_row_10_2_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_9.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_9.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_8.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_8.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_7.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_7.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_6.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_6.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_5.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_5.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_4.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_4.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_3.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_3.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_2.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_2.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW
= vss NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_17.VPW
= vss swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_1.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_1.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS
= vss swmatrix_row_10_23.swmatrix_Tgate_0.nfet$1_0.vss
= vss swmatrix_row_10_23.swmatrix_Tgate_0.VSS
= vss swmatrix_row_10_23.vss
