{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748409659523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748409659526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 12:20:59 2025 " "Processing started: Wed May 28 12:20:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748409659526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409659526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409659526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748409659854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748409659854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/xor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/xor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_nb " "Found entity 1: xor_nb" {  } { { "00_src/xor_nb.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/xor_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "00_src/top.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/shifter_r_l_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/shifter_r_l_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_r_l_nb " "Found entity 1: shifter_r_l_nb" {  } { { "00_src/shifter_r_l_nb.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/shifter_r_l_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/shifter_r_a_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/shifter_r_a_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_r_a_nb " "Found entity 1: shifter_r_a_nb" {  } { { "00_src/shifter_r_a_nb.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/shifter_r_a_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/shifter_l_l_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/shifter_l_l_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_l_l_nb " "Found entity 1: shifter_l_l_nb" {  } { { "00_src/shifter_l_l_nb.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/shifter_l_l_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "00_src/reg_file.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "00_src/processor.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/or_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/or_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_nb " "Found entity 1: or_nb" {  } { { "00_src/or_nb.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/or_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mux_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mux_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16 " "Found entity 1: mux_16" {  } { { "00_src/mux_16.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/mux_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mux_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mux_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "00_src/mux_8.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/mux_8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "00_src/mux_4.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/mux_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "00_src/mux_2.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/mux_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/mrwu.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/mrwu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mrwu " "Found entity 1: mrwu" {  } { { "00_src/mrwu.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/mrwu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/main_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/main_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_dec " "Found entity 1: main_dec" {  } { { "00_src/main_dec.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/main_dec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "00_src/lsu.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/i_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/i_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "00_src/i_mem.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/i_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "00_src/hazard_unit.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/hazard_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/flop_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/flop_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flop_r " "Found entity 1: flop_r" {  } { { "00_src/flop_r.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/flop_r.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665232 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extender.sv(25) " "Verilog HDL warning at extender.sv(25): extended using \"x\" or \"z\"" {  } { { "00_src/extender.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/extender.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748409665233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "00_src/extender.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/eu.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/eu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eu " "Found entity 1: eu" {  } { { "00_src/eu.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/eu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "00_src/data_path.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/d_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/d_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "00_src/d_mem.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/d_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "00_src/controller.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/bru.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/bru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bru " "Found entity 1: bru" {  } { { "00_src/bru.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/bru.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/and_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/and_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_nb " "Found entity 1: and_nb" {  } { { "00_src/and_nb.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/and_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/alu_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/alu_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dec " "Found entity 1: alu_dec" {  } { { "00_src/alu_dec.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu_dec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "00_src/alu.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/adder_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/adder_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nb " "Found entity 1: adder_nb" {  } { { "00_src/adder_nb.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/adder_nb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_src/adder_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file 00_src/adder_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1b " "Found entity 1: adder_1b" {  } { { "00_src/adder_1b.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/adder_1b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409665257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409665257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748409665337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "00_src/top.sv" "proc" { Text "C:/CapstoneProject1_Quartus/top/00_src/top.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:proc\|controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"processor:proc\|controller:ctrl\"" {  } { { "00_src/processor.sv" "ctrl" { Text "C:/CapstoneProject1_Quartus/top/00_src/processor.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_dec processor:proc\|controller:ctrl\|main_dec:md " "Elaborating entity \"main_dec\" for hierarchy \"processor:proc\|controller:ctrl\|main_dec:md\"" {  } { { "00_src/controller.sv" "md" { Text "C:/CapstoneProject1_Quartus/top/00_src/controller.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dec processor:proc\|controller:ctrl\|alu_dec:ad " "Elaborating entity \"alu_dec\" for hierarchy \"processor:proc\|controller:ctrl\|alu_dec:ad\"" {  } { { "00_src/controller.sv" "ad" { Text "C:/CapstoneProject1_Quartus/top/00_src/controller.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bru processor:proc\|controller:ctrl\|bru:bru " "Elaborating entity \"bru\" for hierarchy \"processor:proc\|controller:ctrl\|bru:bru\"" {  } { { "00_src/controller.sv" "bru" { Text "C:/CapstoneProject1_Quartus/top/00_src/controller.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu processor:proc\|controller:ctrl\|lsu:lsu " "Elaborating entity \"lsu\" for hierarchy \"processor:proc\|controller:ctrl\|lsu:lsu\"" {  } { { "00_src/controller.sv" "lsu" { Text "C:/CapstoneProject1_Quartus/top/00_src/controller.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eu processor:proc\|controller:ctrl\|eu:eu " "Elaborating entity \"eu\" for hierarchy \"processor:proc\|controller:ctrl\|eu:eu\"" {  } { { "00_src/controller.sv" "eu" { Text "C:/CapstoneProject1_Quartus/top/00_src/controller.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path processor:proc\|data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"processor:proc\|data_path:dp\"" {  } { { "00_src/processor.sv" "dp" { Text "C:/CapstoneProject1_Quartus/top/00_src/processor.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop_r processor:proc\|data_path:dp\|flop_r:Freg " "Elaborating entity \"flop_r\" for hierarchy \"processor:proc\|data_path:dp\|flop_r:Freg\"" {  } { { "00_src/data_path.sv" "Freg" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop_r processor:proc\|data_path:dp\|flop_r:Dreg " "Elaborating entity \"flop_r\" for hierarchy \"processor:proc\|data_path:dp\|flop_r:Dreg\"" {  } { { "00_src/data_path.sv" "Dreg" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop_r processor:proc\|data_path:dp\|flop_r:Ereg " "Elaborating entity \"flop_r\" for hierarchy \"processor:proc\|data_path:dp\|flop_r:Ereg\"" {  } { { "00_src/data_path.sv" "Ereg" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop_r processor:proc\|data_path:dp\|flop_r:Mreg " "Elaborating entity \"flop_r\" for hierarchy \"processor:proc\|data_path:dp\|flop_r:Mreg\"" {  } { { "00_src/data_path.sv" "Mreg" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop_r processor:proc\|data_path:dp\|flop_r:Wreg " "Elaborating entity \"flop_r\" for hierarchy \"processor:proc\|data_path:dp\|flop_r:Wreg\"" {  } { { "00_src/data_path.sv" "Wreg" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 processor:proc\|data_path:dp\|mux_4:PCmux " "Elaborating entity \"mux_4\" for hierarchy \"processor:proc\|data_path:dp\|mux_4:PCmux\"" {  } { { "00_src/data_path.sv" "PCmux" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 processor:proc\|data_path:dp\|mux_2:srcBmux2 " "Elaborating entity \"mux_2\" for hierarchy \"processor:proc\|data_path:dp\|mux_2:srcBmux2\"" {  } { { "00_src/data_path.sv" "srcBmux2" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mrwu processor:proc\|data_path:dp\|mrwu:mrwu " "Elaborating entity \"mrwu\" for hierarchy \"processor:proc\|data_path:dp\|mrwu:mrwu\"" {  } { { "00_src/data_path.sv" "mrwu" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665374 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mrwu.sv(12) " "Verilog HDL Case Statement information at mrwu.sv(12): all case item expressions in this case statement are onehot" {  } { { "00_src/mrwu.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/mrwu.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748409665376 "|top|processor:proc|data_path:dp|mrwu:mrwu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nb processor:proc\|data_path:dp\|adder_nb:PCplus4 " "Elaborating entity \"adder_nb\" for hierarchy \"processor:proc\|data_path:dp\|adder_nb:PCplus4\"" {  } { { "00_src/data_path.sv" "PCplus4" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1b processor:proc\|data_path:dp\|adder_nb:PCplus4\|adder_1b:a1 " "Elaborating entity \"adder_1b\" for hierarchy \"processor:proc\|data_path:dp\|adder_nb:PCplus4\|adder_1b:a1\"" {  } { { "00_src/adder_nb.sv" "a1" { Text "C:/CapstoneProject1_Quartus/top/00_src/adder_nb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:proc\|data_path:dp\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\"" {  } { { "00_src/data_path.sv" "ALU" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_nb processor:proc\|data_path:dp\|alu:ALU\|and_nb:and1 " "Elaborating entity \"and_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|and_nb:and1\"" {  } { { "00_src/alu.sv" "and1" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_nb processor:proc\|data_path:dp\|alu:ALU\|or_nb:or1 " "Elaborating entity \"or_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|or_nb:or1\"" {  } { { "00_src/alu.sv" "or1" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nb processor:proc\|data_path:dp\|alu:ALU\|xor_nb:xor1 " "Elaborating entity \"xor_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|xor_nb:xor1\"" {  } { { "00_src/alu.sv" "xor1" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_l_l_nb processor:proc\|data_path:dp\|alu:ALU\|shifter_l_l_nb:sll1 " "Elaborating entity \"shifter_l_l_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|shifter_l_l_nb:sll1\"" {  } { { "00_src/alu.sv" "sll1" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_r_l_nb processor:proc\|data_path:dp\|alu:ALU\|shifter_r_l_nb:srl1 " "Elaborating entity \"shifter_r_l_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|shifter_r_l_nb:srl1\"" {  } { { "00_src/alu.sv" "srl1" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_r_a_nb processor:proc\|data_path:dp\|alu:ALU\|shifter_r_a_nb:sra1 " "Elaborating entity \"shifter_r_a_nb\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|shifter_r_a_nb:sra1\"" {  } { { "00_src/alu.sv" "sra1" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16 processor:proc\|data_path:dp\|alu:ALU\|mux_16:mux2 " "Elaborating entity \"mux_16\" for hierarchy \"processor:proc\|data_path:dp\|alu:ALU\|mux_16:mux2\"" {  } { { "00_src/alu.sv" "mux2" { Text "C:/CapstoneProject1_Quartus/top/00_src/alu.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender processor:proc\|data_path:dp\|extender:ext " "Elaborating entity \"extender\" for hierarchy \"processor:proc\|data_path:dp\|extender:ext\"" {  } { { "00_src/data_path.sv" "ext" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file processor:proc\|data_path:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"processor:proc\|data_path:dp\|reg_file:rf\"" {  } { { "00_src/data_path.sv" "rf" { Text "C:/CapstoneProject1_Quartus/top/00_src/data_path.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit processor:proc\|hazard_unit:hu " "Elaborating entity \"hazard_unit\" for hierarchy \"processor:proc\|hazard_unit:hu\"" {  } { { "00_src/processor.sv" "hu" { Text "C:/CapstoneProject1_Quartus/top/00_src/processor.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:dm " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:dm\"" {  } { { "00_src/top.sv" "dm" { Text "C:/CapstoneProject1_Quartus/top/00_src/top.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:im " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:im\"" {  } { { "00_src/top.sv" "im" { Text "C:/CapstoneProject1_Quartus/top/00_src/top.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409665468 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMEM\[255..157\] 0 i_mem.sv(9) " "Net \"IMEM\[255..157\]\" at i_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "00_src/i_mem.sv" "" { Text "C:/CapstoneProject1_Quartus/top/00_src/i_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748409665470 "|top|i_mem:im"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748409665849 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "d_mem:dm\|RAM_rtl_0 " "Inferred RAM node \"d_mem:dm\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1748409665879 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "processor:proc\|data_path:dp\|reg_file:rf\|REGFILE_rtl_0 " "Inferred RAM node \"processor:proc\|data_path:dp\|reg_file:rf\|REGFILE_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1748409665880 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "processor:proc\|data_path:dp\|reg_file:rf\|REGFILE_rtl_1 " "Inferred RAM node \"processor:proc\|data_path:dp\|reg_file:rf\|REGFILE_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1748409665880 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "d_mem:dm\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"d_mem:dm\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:proc\|data_path:dp\|reg_file:rf\|REGFILE_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor:proc\|data_path:dp\|reg_file:rf\|REGFILE_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:proc\|data_path:dp\|reg_file:rf\|REGFILE_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"processor:proc\|data_path:dp\|reg_file:rf\|REGFILE_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748409666315 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1748409666315 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748409666315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_mem:dm\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"d_mem:dm\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409666358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_mem:dm\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"d_mem:dm\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666358 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748409666358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iji1 " "Found entity 1: altsyncram_iji1" {  } { { "db/altsyncram_iji1.tdf" "" { Text "C:/CapstoneProject1_Quartus/top/db/altsyncram_iji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409666389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409666389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:proc\|data_path:dp\|reg_file:rf\|altsyncram:REGFILE_rtl_0 " "Elaborated megafunction instantiation \"processor:proc\|data_path:dp\|reg_file:rf\|altsyncram:REGFILE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409666398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:proc\|data_path:dp\|reg_file:rf\|altsyncram:REGFILE_rtl_0 " "Instantiated megafunction \"processor:proc\|data_path:dp\|reg_file:rf\|altsyncram:REGFILE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748409666398 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748409666398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/CapstoneProject1_Quartus/top/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409666427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409666427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CapstoneProject1_Quartus/top/output_files/top.map.smsg " "Generated suppressed messages file C:/CapstoneProject1_Quartus/top/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409669310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748409669444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409669444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1843 " "Implemented 1843 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748409669533 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748409669533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1743 " "Implemented 1743 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748409669533 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748409669533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748409669533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748409669552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 12:21:09 2025 " "Processing ended: Wed May 28 12:21:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748409669552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748409669552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748409669552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409669552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748409674952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748409674955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 12:21:14 2025 " "Processing started: Wed May 28 12:21:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748409674955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748409674955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp top -c top --netlist_type=sgate " "Command: quartus_npp top -c top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748409674955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1748409675063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748409675180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 12:21:15 2025 " "Processing ended: Wed May 28 12:21:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748409675180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748409675180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748409675180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748409675180 ""}
