// Seed: 321156408
module module_0 (
    id_1
);
  input id_1;
  logic id_2;
  assign id_2 = 1;
  logic id_4;
  specify
    (id_5 => id_6) = 1;
    (posedge id_7 => (id_8 +: 1)) = (id_3, 1);
    (id_9 *> id_10) = 1;
  endspecify
endmodule
