

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_77_9'
================================================================
* Date:           Fri May 10 16:37:06 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.048 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_9  |        6|        6|         3|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add159449 = alloca i32 1"   --->   Operation 6 'alloca' 'add159449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add159_1253450 = alloca i32 1"   --->   Operation 7 'alloca' 'add159_1253450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add159_2267451 = alloca i32 1"   --->   Operation 8 'alloca' 'add159_2267451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add159_1221452 = alloca i32 1"   --->   Operation 9 'alloca' 'add159_1221452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add159_1221_1453 = alloca i32 1"   --->   Operation 10 'alloca' 'add159_1221_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add159_1221_2454 = alloca i32 1"   --->   Operation 11 'alloca' 'add159_1221_2454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add159_2235455 = alloca i32 1"   --->   Operation 12 'alloca' 'add159_2235455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add159_2235_1456 = alloca i32 1"   --->   Operation 13 'alloca' 'add159_2235_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add159_2235_2457 = alloca i32 1"   --->   Operation 14 'alloca' 'add159_2235_2457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add159_3458 = alloca i32 1"   --->   Operation 15 'alloca' 'add159_3458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add159_3_1459 = alloca i32 1"   --->   Operation 16 'alloca' 'add159_3_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add159_3_2460 = alloca i32 1"   --->   Operation 17 'alloca' 'add159_3_2460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add159_4461 = alloca i32 1"   --->   Operation 18 'alloca' 'add159_4461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add159_4_1462 = alloca i32 1"   --->   Operation 19 'alloca' 'add159_4_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add159_4_2463 = alloca i32 1"   --->   Operation 20 'alloca' 'add159_4_2463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 22 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 23 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 24 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 25 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 26 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 27 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 28 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_6_reload"   --->   Operation 29 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_7_reload"   --->   Operation 30 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 31 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg2_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_9_reload"   --->   Operation 32 'read' 'arg2_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg2_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_10_reload"   --->   Operation 33 'read' 'arg2_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg2_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_11_reload"   --->   Operation 34 'read' 'arg2_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg2_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_12_reload"   --->   Operation 35 'read' 'arg2_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_13_reload"   --->   Operation 36 'read' 'arg2_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_15_reload"   --->   Operation 37 'read' 'arg2_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg2_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_14_reload"   --->   Operation 38 'read' 'arg2_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv36"   --->   Operation 39 'read' 'conv36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 40 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 41 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 42 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 43 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 44 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 45 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 46 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 47 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 48 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 49 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 50 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 51 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 52 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr"   --->   Operation 53 'read' 'arr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arr_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1"   --->   Operation 54 'read' 'arr_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arr_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_2"   --->   Operation 55 'read' 'arr_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arr_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_3"   --->   Operation 56 'read' 'arr_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arr_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_4"   --->   Operation 57 'read' 'arr_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arr_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_5"   --->   Operation 58 'read' 'arr_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arr_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_6"   --->   Operation 59 'read' 'arr_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv36_cast = zext i32 %conv36_read"   --->   Operation 60 'zext' 'conv36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_6_read, i64 %add159_4_2463"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_5_read, i64 %add159_4_1462"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_4_read, i64 %add159_4461"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_3_read, i64 %add159_3_2460"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_2_read, i64 %add159_3_1459"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_read, i64 %add159_3458"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_read, i64 %add159_2235_2457"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %add159_2235_1456"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_6_read, i64 %add159_2235455"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_5_read, i64 %add159_1221_2454"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_4_read, i64 %add159_1221_1453"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_3_read, i64 %add159_1221452"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_2_read, i64 %add159_2267451"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_read, i64 %add159_1253450"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_read, i64 %add159449"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc167.2.4"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.42>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d5.cpp:90]   --->   Operation 78 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln77 = icmp_eq  i4 %i_1, i4 0" [d5.cpp:77]   --->   Operation 79 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc167.2.4.split, void %VITIS_LOOP_120_17.exitStub" [d5.cpp:77]   --->   Operation 80 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%add159449_load = load i64 %add159449" [d5.cpp:90]   --->   Operation 81 'load' 'add159449_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %i_1" [d5.cpp:77]   --->   Operation 82 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.79ns)   --->   "%empty = add i5 %zext_ln77, i5 1" [d5.cpp:77]   --->   Operation 83 'add' 'empty' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_1" [d5.cpp:90]   --->   Operation 84 'mux' 'tmp' <Predicate = (!icmp_ln77)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %tmp" [d5.cpp:90]   --->   Operation 85 'zext' 'zext_ln90' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty, i32 4" [d5.cpp:90]   --->   Operation 86 'bitselect' 'tmp_38' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : [1/1] (1.33ns)   --->   Input mux for Operation 87 '%mul_ln90 = mul i64 %zext_ln90, i64 %conv36_cast'
ST_2 : Operation 87 [1/1] (2.08ns)   --->   "%mul_ln90 = mul i64 %zext_ln90, i64 %conv36_cast" [d5.cpp:90]   --->   Operation 87 'mul' 'mul_ln90' <Predicate = (!icmp_ln77)> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln90)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty, i32 4" [d5.cpp:90]   --->   Operation 88 'bitselect' 'tmp_39' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln90)   --->   "%select_ln90_3 = select i1 %tmp_39, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 89 'select' 'select_ln90_3' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln90)   --->   "%and_ln90 = and i64 %mul_ln90, i64 %select_ln90_3" [d5.cpp:90]   --->   Operation 90 'and' 'and_ln90' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90 = add i64 %and_ln90, i64 %add159449_load" [d5.cpp:90]   --->   Operation 91 'add' 'add_ln90' <Predicate = (!icmp_ln77)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.78ns)   --->   "%icmp_ln90 = icmp_ugt  i5 %empty, i5 14" [d5.cpp:90]   --->   Operation 92 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln77)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty, i32 3, i32 4" [d5.cpp:90]   --->   Operation 93 'partselect' 'tmp_40' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.54ns)   --->   "%icmp_ln90_7 = icmp_ne  i2 %tmp_40, i2 0" [d5.cpp:90]   --->   Operation 94 'icmp' 'icmp_ln90_7' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.48ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i4 %i_1" [d5.cpp:90]   --->   Operation 95 'mux' 'tmp_13' <Predicate = (!icmp_ln77)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.79ns)   --->   "%icmp_ln90_11 = icmp_eq  i4 %i_1, i4 15" [d5.cpp:90]   --->   Operation 96 'icmp' 'icmp_ln90_11' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_17)   --->   "%select_ln90_7 = select i1 %icmp_ln90_11, i3 6, i3 7" [d5.cpp:90]   --->   Operation 97 'select' 'select_ln90_7' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%icmp_ln90_12 = icmp_ugt  i4 %i_1, i4 13" [d5.cpp:90]   --->   Operation 98 'icmp' 'icmp_ln90_12' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_17)   --->   "%zext_ln35_2 = zext i1 %icmp_ln90_12" [d5.cpp:35]   --->   Operation 99 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln35_17 = sub i3 %select_ln90_7, i3 %zext_ln35_2" [d5.cpp:35]   --->   Operation 100 'sub' 'sub_ln35_17' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.79ns)   --->   "%icmp_ln90_13 = icmp_ugt  i4 %i_1, i4 12" [d5.cpp:90]   --->   Operation 101 'icmp' 'icmp_ln90_13' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.79ns)   --->   "%empty_38 = add i4 %i_1, i4 15" [d5.cpp:90]   --->   Operation 102 'add' 'empty_38' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.48ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i4 %i_1" [d5.cpp:90]   --->   Operation 103 'mux' 'tmp_26' <Predicate = (!icmp_ln77)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.79ns)   --->   "%icmp_ln90_22 = icmp_ugt  i4 %empty_38, i4 13" [d5.cpp:90]   --->   Operation 104 'icmp' 'icmp_ln90_22' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_25)   --->   "%select_ln90_11 = select i1 %icmp_ln90_22, i3 6, i3 7" [d5.cpp:90]   --->   Operation 105 'select' 'select_ln90_11' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln90_23 = icmp_ugt  i4 %empty_38, i4 12" [d5.cpp:90]   --->   Operation 106 'icmp' 'icmp_ln90_23' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_25)   --->   "%zext_ln35_4 = zext i1 %icmp_ln90_23" [d5.cpp:35]   --->   Operation 107 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln35_25 = sub i3 %select_ln90_11, i3 %zext_ln35_4" [d5.cpp:35]   --->   Operation 108 'sub' 'sub_ln35_25' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.79ns)   --->   "%icmp_ln90_24 = icmp_ugt  i4 %empty_38, i4 11" [d5.cpp:90]   --->   Operation 109 'icmp' 'icmp_ln90_24' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %empty_38, i32 3" [d5.cpp:90]   --->   Operation 110 'bitselect' 'tmp_43' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty_38, i32 2, i32 3" [d5.cpp:90]   --->   Operation 111 'partselect' 'tmp_44' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.54ns)   --->   "%icmp_ln90_31 = icmp_ne  i2 %tmp_44, i2 0" [d5.cpp:90]   --->   Operation 112 'icmp' 'icmp_ln90_31' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.79ns)   --->   "%add_ln77 = add i4 %i_1, i4 13" [d5.cpp:77]   --->   Operation 113 'add' 'add_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 %add_ln77, i4 %i" [d5.cpp:77]   --->   Operation 114 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_2 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90, i64 %add159449" [d5.cpp:77]   --->   Operation 115 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_9)   --->   "%select_ln90_4 = select i1 %tmp_38, i3 6, i3 7" [d5.cpp:90]   --->   Operation 116 'select' 'select_ln90_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sub_ln35_9)   --->   "%zext_ln35 = zext i1 %icmp_ln90" [d5.cpp:35]   --->   Operation 117 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln35_9 = sub i3 %select_ln90_4, i3 %zext_ln35" [d5.cpp:35]   --->   Operation 118 'sub' 'sub_ln35_9' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.78ns)   --->   "%icmp_ln90_1 = icmp_ugt  i5 %empty, i5 13" [d5.cpp:90]   --->   Operation 119 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i1 %icmp_ln90_1" [d5.cpp:35]   --->   Operation 120 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.67ns)   --->   "%sub_ln35_10 = sub i3 %sub_ln35_9, i3 %zext_ln35_1" [d5.cpp:35]   --->   Operation 121 'sub' 'sub_ln35_10' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln90_21 = sext i3 %sub_ln35_10" [d5.cpp:90]   --->   Operation 122 'sext' 'sext_ln90_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.78ns)   --->   "%icmp_ln90_2 = icmp_ugt  i5 %empty, i5 12" [d5.cpp:90]   --->   Operation 123 'icmp' 'icmp_ln90_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i1 %icmp_ln90_2" [d5.cpp:91]   --->   Operation 124 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.67ns)   --->   "%sub_ln35_11 = sub i4 %sext_ln90_21, i4 %zext_ln91" [d5.cpp:35]   --->   Operation 125 'sub' 'sub_ln35_11' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.78ns)   --->   "%icmp_ln90_3 = icmp_ugt  i5 %empty, i5 11" [d5.cpp:90]   --->   Operation 126 'icmp' 'icmp_ln90_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i1 %icmp_ln90_3" [d5.cpp:91]   --->   Operation 127 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.79ns)   --->   "%sub_ln35_12 = sub i4 %sub_ln35_11, i4 %zext_ln91_1" [d5.cpp:35]   --->   Operation 128 'sub' 'sub_ln35_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.78ns)   --->   "%icmp_ln90_4 = icmp_ugt  i5 %empty, i5 10" [d5.cpp:90]   --->   Operation 129 'icmp' 'icmp_ln90_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i1 %icmp_ln90_4" [d5.cpp:91]   --->   Operation 130 'zext' 'zext_ln91_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.79ns)   --->   "%sub_ln35_13 = sub i4 %sub_ln35_12, i4 %zext_ln91_2" [d5.cpp:35]   --->   Operation 131 'sub' 'sub_ln35_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.78ns)   --->   "%icmp_ln90_5 = icmp_ugt  i5 %empty, i5 9" [d5.cpp:90]   --->   Operation 132 'icmp' 'icmp_ln90_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i1 %icmp_ln90_5" [d5.cpp:91]   --->   Operation 133 'zext' 'zext_ln91_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.79ns)   --->   "%sub_ln35_14 = sub i4 %sub_ln35_13, i4 %zext_ln91_3" [d5.cpp:35]   --->   Operation 134 'sub' 'sub_ln35_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.78ns)   --->   "%icmp_ln90_6 = icmp_ugt  i5 %empty, i5 8" [d5.cpp:90]   --->   Operation 135 'icmp' 'icmp_ln90_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i1 %icmp_ln90_6" [d5.cpp:91]   --->   Operation 136 'zext' 'zext_ln91_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.79ns)   --->   "%sub_ln35_15 = sub i4 %sub_ln35_14, i4 %zext_ln91_4" [d5.cpp:35]   --->   Operation 137 'sub' 'sub_ln35_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln91_5 = zext i1 %icmp_ln90_7" [d5.cpp:91]   --->   Operation 138 'zext' 'zext_ln91_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.79ns)   --->   "%sub_ln35_16 = sub i4 %sub_ln35_15, i4 %zext_ln91_5" [d5.cpp:35]   --->   Operation 139 'sub' 'sub_ln35_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.78ns)   --->   "%icmp_ln90_8 = icmp_ugt  i5 %empty, i5 6" [d5.cpp:90]   --->   Operation 140 'icmp' 'icmp_ln90_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln91_6 = zext i1 %icmp_ln90_8" [d5.cpp:91]   --->   Operation 141 'zext' 'zext_ln91_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.79ns)   --->   "%sub_ln35 = sub i4 %sub_ln35_16, i4 %zext_ln91_6" [d5.cpp:35]   --->   Operation 142 'sub' 'sub_ln35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.78ns)   --->   "%icmp_ln90_9 = icmp_ugt  i5 %empty, i5 5" [d5.cpp:90]   --->   Operation 143 'icmp' 'icmp_ln90_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.78ns)   --->   "%icmp_ln90_10 = icmp_ugt  i5 %empty, i5 4" [d5.cpp:90]   --->   Operation 144 'icmp' 'icmp_ln90_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i1 %icmp_ln90_13" [d5.cpp:35]   --->   Operation 145 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.67ns)   --->   "%sub_ln35_18 = sub i3 %sub_ln35_17, i3 %zext_ln35_3" [d5.cpp:35]   --->   Operation 146 'sub' 'sub_ln35_18' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln90_36 = sext i3 %sub_ln35_18" [d5.cpp:90]   --->   Operation 147 'sext' 'sext_ln90_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.79ns)   --->   "%icmp_ln90_14 = icmp_ugt  i4 %i_1, i4 11" [d5.cpp:90]   --->   Operation 148 'icmp' 'icmp_ln90_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln91_9 = zext i1 %icmp_ln90_14" [d5.cpp:91]   --->   Operation 149 'zext' 'zext_ln91_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.67ns)   --->   "%sub_ln35_19 = sub i4 %sext_ln90_36, i4 %zext_ln91_9" [d5.cpp:35]   --->   Operation 150 'sub' 'sub_ln35_19' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.79ns)   --->   "%icmp_ln90_15 = icmp_ugt  i4 %i_1, i4 10" [d5.cpp:90]   --->   Operation 151 'icmp' 'icmp_ln90_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln91_10 = zext i1 %icmp_ln90_15" [d5.cpp:91]   --->   Operation 152 'zext' 'zext_ln91_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.79ns)   --->   "%sub_ln35_20 = sub i4 %sub_ln35_19, i4 %zext_ln91_10" [d5.cpp:35]   --->   Operation 153 'sub' 'sub_ln35_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.79ns)   --->   "%icmp_ln90_16 = icmp_ugt  i4 %i_1, i4 9" [d5.cpp:90]   --->   Operation 154 'icmp' 'icmp_ln90_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln91_11 = zext i1 %icmp_ln90_16" [d5.cpp:91]   --->   Operation 155 'zext' 'zext_ln91_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.79ns)   --->   "%sub_ln35_21 = sub i4 %sub_ln35_20, i4 %zext_ln91_11" [d5.cpp:35]   --->   Operation 156 'sub' 'sub_ln35_21' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.79ns)   --->   "%icmp_ln90_17 = icmp_ugt  i4 %i_1, i4 8" [d5.cpp:90]   --->   Operation 157 'icmp' 'icmp_ln90_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln91_12 = zext i1 %icmp_ln90_17" [d5.cpp:91]   --->   Operation 158 'zext' 'zext_ln91_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.79ns)   --->   "%sub_ln35_22 = sub i4 %sub_ln35_21, i4 %zext_ln91_12" [d5.cpp:35]   --->   Operation 159 'sub' 'sub_ln35_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [d5.cpp:91]   --->   Operation 160 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln91_25 = zext i1 %tmp_41" [d5.cpp:91]   --->   Operation 161 'zext' 'zext_ln91_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.79ns)   --->   "%sub_ln35_23 = sub i4 %sub_ln35_22, i4 %zext_ln91_25" [d5.cpp:35]   --->   Operation 162 'sub' 'sub_ln35_23' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.79ns)   --->   "%icmp_ln90_18 = icmp_ugt  i4 %i_1, i4 6" [d5.cpp:90]   --->   Operation 163 'icmp' 'icmp_ln90_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln91_13 = zext i1 %icmp_ln90_18" [d5.cpp:91]   --->   Operation 164 'zext' 'zext_ln91_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.79ns)   --->   "%sub_ln35_24 = sub i4 %sub_ln35_23, i4 %zext_ln91_13" [d5.cpp:35]   --->   Operation 165 'sub' 'sub_ln35_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.79ns)   --->   "%icmp_ln90_19 = icmp_ugt  i4 %i_1, i4 5" [d5.cpp:90]   --->   Operation 166 'icmp' 'icmp_ln90_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln91_14 = zext i1 %icmp_ln90_19" [d5.cpp:91]   --->   Operation 167 'zext' 'zext_ln91_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.79ns)   --->   "%sub_ln35_3 = sub i4 %sub_ln35_24, i4 %zext_ln91_14" [d5.cpp:35]   --->   Operation 168 'sub' 'sub_ln35_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.79ns)   --->   "%icmp_ln90_20 = icmp_ugt  i4 %i_1, i4 4" [d5.cpp:90]   --->   Operation 169 'icmp' 'icmp_ln90_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln91_15 = zext i1 %icmp_ln90_20" [d5.cpp:91]   --->   Operation 170 'zext' 'zext_ln91_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.79ns)   --->   "%sub_ln35_4 = sub i4 %sub_ln35_3, i4 %zext_ln91_15" [d5.cpp:35]   --->   Operation 171 'sub' 'sub_ln35_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 2, i32 3" [d5.cpp:90]   --->   Operation 172 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.54ns)   --->   "%icmp_ln90_21 = icmp_ne  i2 %tmp_42, i2 0" [d5.cpp:90]   --->   Operation 173 'icmp' 'icmp_ln90_21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i1 %icmp_ln90_24" [d5.cpp:35]   --->   Operation 174 'zext' 'zext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.67ns)   --->   "%sub_ln35_30 = sub i3 %sub_ln35_25, i3 %zext_ln35_5" [d5.cpp:35]   --->   Operation 175 'sub' 'sub_ln35_30' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln90_38 = sext i3 %sub_ln35_30" [d5.cpp:90]   --->   Operation 176 'sext' 'sext_ln90_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.79ns)   --->   "%icmp_ln90_25 = icmp_ugt  i4 %empty_38, i4 10" [d5.cpp:90]   --->   Operation 177 'icmp' 'icmp_ln90_25' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln91_17 = zext i1 %icmp_ln90_25" [d5.cpp:91]   --->   Operation 178 'zext' 'zext_ln91_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.67ns)   --->   "%sub_ln35_31 = sub i4 %sext_ln90_38, i4 %zext_ln91_17" [d5.cpp:35]   --->   Operation 179 'sub' 'sub_ln35_31' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.79ns)   --->   "%icmp_ln90_26 = icmp_ugt  i4 %empty_38, i4 9" [d5.cpp:90]   --->   Operation 180 'icmp' 'icmp_ln90_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln91_18 = zext i1 %icmp_ln90_26" [d5.cpp:91]   --->   Operation 181 'zext' 'zext_ln91_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.79ns)   --->   "%sub_ln35_32 = sub i4 %sub_ln35_31, i4 %zext_ln91_18" [d5.cpp:35]   --->   Operation 182 'sub' 'sub_ln35_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.79ns)   --->   "%icmp_ln90_27 = icmp_ugt  i4 %empty_38, i4 8" [d5.cpp:90]   --->   Operation 183 'icmp' 'icmp_ln90_27' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln91_19 = zext i1 %icmp_ln90_27" [d5.cpp:91]   --->   Operation 184 'zext' 'zext_ln91_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.79ns)   --->   "%sub_ln35_26 = sub i4 %sub_ln35_32, i4 %zext_ln91_19" [d5.cpp:35]   --->   Operation 185 'sub' 'sub_ln35_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln90_42 = zext i1 %tmp_43" [d5.cpp:90]   --->   Operation 186 'zext' 'zext_ln90_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.79ns)   --->   "%sub_ln35_27 = sub i4 %sub_ln35_26, i4 %zext_ln90_42" [d5.cpp:35]   --->   Operation 187 'sub' 'sub_ln35_27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.79ns)   --->   "%icmp_ln90_28 = icmp_ugt  i4 %empty_38, i4 6" [d5.cpp:90]   --->   Operation 188 'icmp' 'icmp_ln90_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln91_20 = zext i1 %icmp_ln90_28" [d5.cpp:91]   --->   Operation 189 'zext' 'zext_ln91_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.79ns)   --->   "%sub_ln35_28 = sub i4 %sub_ln35_27, i4 %zext_ln91_20" [d5.cpp:35]   --->   Operation 190 'sub' 'sub_ln35_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.79ns)   --->   "%icmp_ln90_29 = icmp_ugt  i4 %empty_38, i4 5" [d5.cpp:90]   --->   Operation 191 'icmp' 'icmp_ln90_29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln91_21 = zext i1 %icmp_ln90_29" [d5.cpp:91]   --->   Operation 192 'zext' 'zext_ln91_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.79ns)   --->   "%sub_ln35_29 = sub i4 %sub_ln35_28, i4 %zext_ln91_21" [d5.cpp:35]   --->   Operation 193 'sub' 'sub_ln35_29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.79ns)   --->   "%icmp_ln90_30 = icmp_ugt  i4 %empty_38, i4 4" [d5.cpp:90]   --->   Operation 194 'icmp' 'icmp_ln90_30' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln91_22 = zext i1 %icmp_ln90_30" [d5.cpp:91]   --->   Operation 195 'zext' 'zext_ln91_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.79ns)   --->   "%sub_ln35_6 = sub i4 %sub_ln35_29, i4 %zext_ln91_22" [d5.cpp:35]   --->   Operation 196 'sub' 'sub_ln35_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln91_23 = zext i1 %icmp_ln90_31" [d5.cpp:91]   --->   Operation 197 'zext' 'zext_ln91_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.79ns)   --->   "%sub_ln35_7 = sub i4 %sub_ln35_6, i4 %zext_ln91_23" [d5.cpp:35]   --->   Operation 198 'sub' 'sub_ln35_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.79ns)   --->   "%icmp_ln90_32 = icmp_ugt  i4 %empty_38, i4 2" [d5.cpp:90]   --->   Operation 199 'icmp' 'icmp_ln90_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%add159449_load_1 = load i64 %add159449"   --->   Operation 475 'load' 'add159449_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%add159_1253450_load_1 = load i64 %add159_1253450"   --->   Operation 476 'load' 'add159_1253450_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%add159_2267451_load_1 = load i64 %add159_2267451"   --->   Operation 477 'load' 'add159_2267451_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%add159_1221452_load_1 = load i64 %add159_1221452"   --->   Operation 478 'load' 'add159_1221452_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%add159_1221_1453_load_1 = load i64 %add159_1221_1453"   --->   Operation 479 'load' 'add159_1221_1453_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%add159_1221_2454_load_1 = load i64 %add159_1221_2454"   --->   Operation 480 'load' 'add159_1221_2454_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%add159_2235455_load_1 = load i64 %add159_2235455"   --->   Operation 481 'load' 'add159_2235455_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%add159_2235_1456_load_1 = load i64 %add159_2235_1456"   --->   Operation 482 'load' 'add159_2235_1456_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%add159_2235_2457_load_1 = load i64 %add159_2235_2457"   --->   Operation 483 'load' 'add159_2235_2457_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%add159_3458_load_1 = load i64 %add159_3458"   --->   Operation 484 'load' 'add159_3458_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%add159_3_1459_load_1 = load i64 %add159_3_1459"   --->   Operation 485 'load' 'add159_3_1459_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%add159_3_2460_load_1 = load i64 %add159_3_2460"   --->   Operation 486 'load' 'add159_3_2460_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%add159_4461_load_1 = load i64 %add159_4461"   --->   Operation 487 'load' 'add159_4461_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%add159_4_1462_load_1 = load i64 %add159_4_1462"   --->   Operation 488 'load' 'add159_4_1462_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%add159_4_2463_load_1 = load i64 %add159_4_2463"   --->   Operation 489 'load' 'add159_4_2463_load_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_4_2463_out, i64 %add159_4_2463_load_1"   --->   Operation 490 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_4_1462_out, i64 %add159_4_1462_load_1"   --->   Operation 491 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_4461_out, i64 %add159_4461_load_1"   --->   Operation 492 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_3_2460_out, i64 %add159_3_2460_load_1"   --->   Operation 493 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_3_1459_out, i64 %add159_3_1459_load_1"   --->   Operation 494 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_3458_out, i64 %add159_3458_load_1"   --->   Operation 495 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_2235_2457_out, i64 %add159_2235_2457_load_1"   --->   Operation 496 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_2235_1456_out, i64 %add159_2235_1456_load_1"   --->   Operation 497 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_2235455_out, i64 %add159_2235455_load_1"   --->   Operation 498 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_1221_2454_out, i64 %add159_1221_2454_load_1"   --->   Operation 499 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_1221_1453_out, i64 %add159_1221_1453_load_1"   --->   Operation 500 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_1221452_out, i64 %add159_1221452_load_1"   --->   Operation 501 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_2267451_out, i64 %add159_2267451_load_1"   --->   Operation 502 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159_1253450_out, i64 %add159_1253450_load_1"   --->   Operation 503 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add159449_out, i64 %add159449_load_1"   --->   Operation 504 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 505 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%add159_1253450_load = load i64 %add159_1253450" [d5.cpp:90]   --->   Operation 200 'load' 'add159_1253450_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%add159_2267451_load = load i64 %add159_2267451" [d5.cpp:90]   --->   Operation 201 'load' 'add159_2267451_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%add159_1221452_load = load i64 %add159_1221452" [d5.cpp:90]   --->   Operation 202 'load' 'add159_1221452_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%add159_1221_1453_load = load i64 %add159_1221_1453" [d5.cpp:90]   --->   Operation 203 'load' 'add159_1221_1453_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%add159_1221_2454_load = load i64 %add159_1221_2454" [d5.cpp:90]   --->   Operation 204 'load' 'add159_1221_2454_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%add159_2235455_load = load i64 %add159_2235455" [d5.cpp:90]   --->   Operation 205 'load' 'add159_2235455_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%add159_2235_1456_load = load i64 %add159_2235_1456" [d5.cpp:90]   --->   Operation 206 'load' 'add159_2235_1456_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%add159_2235_2457_load = load i64 %add159_2235_2457" [d5.cpp:90]   --->   Operation 207 'load' 'add159_2235_2457_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%add159_3458_load = load i64 %add159_3458" [d5.cpp:90]   --->   Operation 208 'load' 'add159_3458_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%add159_3_1459_load = load i64 %add159_3_1459" [d5.cpp:90]   --->   Operation 209 'load' 'add159_3_1459_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%add159_3_2460_load = load i64 %add159_3_2460" [d5.cpp:90]   --->   Operation 210 'load' 'add159_3_2460_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%add159_4461_load = load i64 %add159_4461" [d5.cpp:90]   --->   Operation 211 'load' 'add159_4461_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%add159_4_1462_load = load i64 %add159_4_1462" [d5.cpp:90]   --->   Operation 212 'load' 'add159_4_1462_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%add159_4_2463_load = load i64 %add159_4_2463" [d5.cpp:90]   --->   Operation 213 'load' 'add159_4_2463_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d5.cpp:79]   --->   Operation 214 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [d5.cpp:77]   --->   Operation 215 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [d5.cpp:77]   --->   Operation 216 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.44ns)   --->   "%select_ln90 = select i1 %tmp_38, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d5.cpp:90]   --->   Operation 217 'select' 'select_ln90' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i32 %select_ln90" [d5.cpp:90]   --->   Operation 218 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i3 %sub_ln35_9" [d5.cpp:90]   --->   Operation 219 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.48ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90" [d5.cpp:90]   --->   Operation 220 'mux' 'tmp_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i32 %tmp_2" [d5.cpp:90]   --->   Operation 221 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.48ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_21" [d5.cpp:90]   --->   Operation 222 'mux' 'tmp_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i32 %tmp_3" [d5.cpp:90]   --->   Operation 223 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.48ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_11" [d5.cpp:90]   --->   Operation 224 'mux' 'tmp_4' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i32 %tmp_4" [d5.cpp:90]   --->   Operation 225 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.48ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_12" [d5.cpp:90]   --->   Operation 226 'mux' 'tmp_5' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i32 %tmp_5" [d5.cpp:90]   --->   Operation 227 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.48ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_13" [d5.cpp:90]   --->   Operation 228 'mux' 'tmp_6' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i32 %tmp_6" [d5.cpp:90]   --->   Operation 229 'zext' 'zext_ln90_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.48ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_14" [d5.cpp:90]   --->   Operation 230 'mux' 'tmp_7' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i32 %tmp_7" [d5.cpp:90]   --->   Operation 231 'zext' 'zext_ln90_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.48ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_15" [d5.cpp:90]   --->   Operation 232 'mux' 'tmp_8' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i32 %tmp_8" [d5.cpp:90]   --->   Operation 233 'zext' 'zext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.48ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_16" [d5.cpp:90]   --->   Operation 234 'mux' 'tmp_9' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i32 %tmp_9" [d5.cpp:90]   --->   Operation 235 'zext' 'zext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35" [d5.cpp:90]   --->   Operation 236 'mux' 'tmp_s' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i32 %tmp_s" [d5.cpp:90]   --->   Operation 237 'zext' 'zext_ln90_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln91_7 = zext i1 %icmp_ln90_9" [d5.cpp:91]   --->   Operation 238 'zext' 'zext_ln91_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.79ns)   --->   "%sub_ln35_1 = sub i4 %sub_ln35, i4 %zext_ln91_7" [d5.cpp:35]   --->   Operation 239 'sub' 'sub_ln35_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.48ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_1" [d5.cpp:90]   --->   Operation 240 'mux' 'tmp_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i32 %tmp_1" [d5.cpp:90]   --->   Operation 241 'zext' 'zext_ln90_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln91_8 = zext i1 %icmp_ln90_10" [d5.cpp:91]   --->   Operation 242 'zext' 'zext_ln91_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.79ns)   --->   "%sub_ln35_2 = sub i4 %sub_ln35_1, i4 %zext_ln91_8" [d5.cpp:35]   --->   Operation 243 'sub' 'sub_ln35_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.48ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_2" [d5.cpp:90]   --->   Operation 244 'mux' 'tmp_10' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln90_12 = zext i32 %tmp_10" [d5.cpp:90]   --->   Operation 245 'zext' 'zext_ln90_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.48ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln35_2" [d5.cpp:90]   --->   Operation 246 'mux' 'tmp_11' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln90_13 = zext i32 %tmp_11" [d5.cpp:90]   --->   Operation 247 'zext' 'zext_ln90_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.48ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i4 %sub_ln35_2" [d5.cpp:90]   --->   Operation 248 'mux' 'tmp_12' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln90_14 = zext i32 %tmp_12" [d5.cpp:90]   --->   Operation 249 'zext' 'zext_ln90_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln90_15 = zext i32 %tmp_13" [d5.cpp:90]   --->   Operation 250 'zext' 'zext_ln90_15' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 251 '%mul_ln90_1 = mul i64 %zext_ln90_1, i64 %zext_ln90'
ST_4 : Operation 251 [1/1] (2.08ns)   --->   "%mul_ln90_1 = mul i64 %zext_ln90_1, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 251 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_1)   --->   "%select_ln90_5 = select i1 %icmp_ln90, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 252 'select' 'select_ln90_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_1 = and i64 %mul_ln90_1, i64 %select_ln90_5" [d5.cpp:90]   --->   Operation 253 'and' 'and_ln90_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 254 '%mul_ln90_2 = mul i64 %zext_ln90_15, i64 %conv36_cast'
ST_4 : Operation 254 [1/1] (2.08ns)   --->   "%mul_ln90_2 = mul i64 %zext_ln90_15, i64 %conv36_cast" [d5.cpp:90]   --->   Operation 254 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_2)   --->   "%select_ln90_6 = select i1 %icmp_ln90_11, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 255 'select' 'select_ln90_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_2 = and i64 %mul_ln90_2, i64 %select_ln90_6" [d5.cpp:90]   --->   Operation 256 'and' 'and_ln90_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_1 = add i64 %and_ln90_2, i64 %and_ln90_1" [d5.cpp:90]   --->   Operation 257 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 258 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_2 = add i64 %add159_1253450_load, i64 %add_ln90_1" [d5.cpp:90]   --->   Operation 258 'add' 'add_ln90_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 259 [1/1] (0.44ns)   --->   "%select_ln90_1 = select i1 %icmp_ln90_11, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d5.cpp:90]   --->   Operation 259 'select' 'select_ln90_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln90_16 = zext i32 %select_ln90_1" [d5.cpp:90]   --->   Operation 260 'zext' 'zext_ln90_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln90_23 = sext i3 %sub_ln35_17" [d5.cpp:90]   --->   Operation 261 'sext' 'sext_ln90_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.48ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_23" [d5.cpp:90]   --->   Operation 262 'mux' 'tmp_14' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln90_17 = zext i32 %tmp_14" [d5.cpp:90]   --->   Operation 263 'zext' 'zext_ln90_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.48ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_36" [d5.cpp:90]   --->   Operation 264 'mux' 'tmp_15' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln90_18 = zext i32 %tmp_15" [d5.cpp:90]   --->   Operation 265 'zext' 'zext_ln90_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.48ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_19" [d5.cpp:90]   --->   Operation 266 'mux' 'tmp_16' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln90_19 = zext i32 %tmp_16" [d5.cpp:90]   --->   Operation 267 'zext' 'zext_ln90_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.48ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_20" [d5.cpp:90]   --->   Operation 268 'mux' 'tmp_17' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln90_20 = zext i32 %tmp_17" [d5.cpp:90]   --->   Operation 269 'zext' 'zext_ln90_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.48ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_21" [d5.cpp:90]   --->   Operation 270 'mux' 'tmp_18' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln90_21 = zext i32 %tmp_18" [d5.cpp:90]   --->   Operation 271 'zext' 'zext_ln90_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.48ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_22" [d5.cpp:90]   --->   Operation 272 'mux' 'tmp_19' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln90_22 = zext i32 %tmp_19" [d5.cpp:90]   --->   Operation 273 'zext' 'zext_ln90_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.48ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_23" [d5.cpp:90]   --->   Operation 274 'mux' 'tmp_20' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln90_23 = zext i32 %tmp_20" [d5.cpp:90]   --->   Operation 275 'zext' 'zext_ln90_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.48ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_24" [d5.cpp:90]   --->   Operation 276 'mux' 'tmp_21' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln90_24 = zext i32 %tmp_21" [d5.cpp:90]   --->   Operation 277 'zext' 'zext_ln90_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.48ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_3" [d5.cpp:90]   --->   Operation 278 'mux' 'tmp_22' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln90_25 = zext i32 %tmp_22" [d5.cpp:90]   --->   Operation 279 'zext' 'zext_ln90_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.48ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_4" [d5.cpp:90]   --->   Operation 280 'mux' 'tmp_23' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln90_26 = zext i32 %tmp_23" [d5.cpp:90]   --->   Operation 281 'zext' 'zext_ln90_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln91_16 = zext i1 %icmp_ln90_21" [d5.cpp:91]   --->   Operation 282 'zext' 'zext_ln91_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.79ns)   --->   "%sub_ln35_5 = sub i4 %sub_ln35_4, i4 %zext_ln91_16" [d5.cpp:35]   --->   Operation 283 'sub' 'sub_ln35_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.48ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_5" [d5.cpp:90]   --->   Operation 284 'mux' 'tmp_24' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln90_27 = zext i32 %tmp_24" [d5.cpp:90]   --->   Operation 285 'zext' 'zext_ln90_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.48ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln35_5" [d5.cpp:90]   --->   Operation 286 'mux' 'tmp_25' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln90_28 = zext i32 %tmp_25" [d5.cpp:90]   --->   Operation 287 'zext' 'zext_ln90_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln90_29 = zext i32 %tmp_26" [d5.cpp:90]   --->   Operation 288 'zext' 'zext_ln90_29' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 289 '%mul_ln90_3 = mul i64 %zext_ln90_29, i64 %conv36_cast'
ST_4 : Operation 289 [1/1] (2.08ns)   --->   "%mul_ln90_3 = mul i64 %zext_ln90_29, i64 %conv36_cast" [d5.cpp:90]   --->   Operation 289 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 290 '%mul_ln90_4 = mul i64 %zext_ln90_2, i64 %zext_ln90'
ST_4 : Operation 290 [1/1] (2.08ns)   --->   "%mul_ln90_4 = mul i64 %zext_ln90_2, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 290 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 291 '%mul_ln90_5 = mul i64 %zext_ln90_16, i64 %zext_ln90_15'
ST_4 : Operation 291 [1/1] (2.08ns)   --->   "%mul_ln90_5 = mul i64 %zext_ln90_16, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 291 'mul' 'mul_ln90_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_3)   --->   "%select_ln90_8 = select i1 %icmp_ln90_22, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 292 'select' 'select_ln90_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_3)   --->   "%and_ln90_3 = and i64 %mul_ln90_3, i64 %select_ln90_8" [d5.cpp:90]   --->   Operation 293 'and' 'and_ln90_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_4)   --->   "%select_ln90_9 = select i1 %icmp_ln90_1, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 294 'select' 'select_ln90_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_4 = and i64 %mul_ln90_4, i64 %select_ln90_9" [d5.cpp:90]   --->   Operation 295 'and' 'and_ln90_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_3)   --->   "%select_ln90_10 = select i1 %icmp_ln90_12, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 296 'select' 'select_ln90_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_3)   --->   "%and_ln90_5 = and i64 %mul_ln90_5, i64 %select_ln90_10" [d5.cpp:90]   --->   Operation 297 'and' 'and_ln90_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_3 = add i64 %and_ln90_5, i64 %and_ln90_3" [d5.cpp:90]   --->   Operation 298 'add' 'add_ln90_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_4 = add i64 %add_ln90_3, i64 %and_ln90_4" [d5.cpp:90]   --->   Operation 299 'add' 'add_ln90_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 300 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_5 = add i64 %add159_2267451_load, i64 %add_ln90_4" [d5.cpp:90]   --->   Operation 300 'add' 'add_ln90_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 301 [1/1] (0.44ns)   --->   "%select_ln90_2 = select i1 %icmp_ln90_22, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d5.cpp:90]   --->   Operation 301 'select' 'select_ln90_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln90_30 = zext i32 %select_ln90_2" [d5.cpp:90]   --->   Operation 302 'zext' 'zext_ln90_30' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 303 '%mul_ln90_6 = mul i64 %zext_ln90_30, i64 %zext_ln90_29'
ST_4 : Operation 303 [1/1] (2.08ns)   --->   "%mul_ln90_6 = mul i64 %zext_ln90_30, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 303 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 304 '%mul_ln90_7 = mul i64 %zext_ln90_3, i64 %zext_ln90'
ST_4 : Operation 304 [1/1] (2.08ns)   --->   "%mul_ln90_7 = mul i64 %zext_ln90_3, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 304 'mul' 'mul_ln90_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 305 '%mul_ln90_8 = mul i64 %zext_ln90_17, i64 %zext_ln90_15'
ST_4 : Operation 305 [1/1] (2.08ns)   --->   "%mul_ln90_8 = mul i64 %zext_ln90_17, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 305 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_6)   --->   "%select_ln90_12 = select i1 %icmp_ln90_23, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 306 'select' 'select_ln90_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_6)   --->   "%and_ln90_6 = and i64 %mul_ln90_6, i64 %select_ln90_12" [d5.cpp:90]   --->   Operation 307 'and' 'and_ln90_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_7)   --->   "%select_ln90_13 = select i1 %icmp_ln90_2, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 308 'select' 'select_ln90_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_7 = and i64 %mul_ln90_7, i64 %select_ln90_13" [d5.cpp:90]   --->   Operation 309 'and' 'and_ln90_7' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_6)   --->   "%select_ln90_14 = select i1 %icmp_ln90_13, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 310 'select' 'select_ln90_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_6)   --->   "%and_ln90_8 = and i64 %mul_ln90_8, i64 %select_ln90_14" [d5.cpp:90]   --->   Operation 311 'and' 'and_ln90_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_6 = add i64 %and_ln90_8, i64 %and_ln90_6" [d5.cpp:90]   --->   Operation 312 'add' 'add_ln90_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_7 = add i64 %add_ln90_6, i64 %and_ln90_7" [d5.cpp:90]   --->   Operation 313 'add' 'add_ln90_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 314 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_8 = add i64 %add159_1221452_load, i64 %add_ln90_7" [d5.cpp:90]   --->   Operation 314 'add' 'add_ln90_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln90_37 = sext i3 %sub_ln35_25" [d5.cpp:90]   --->   Operation 315 'sext' 'sext_ln90_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.48ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_37" [d5.cpp:90]   --->   Operation 316 'mux' 'tmp_27' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln90_31 = zext i32 %tmp_27" [d5.cpp:90]   --->   Operation 317 'zext' 'zext_ln90_31' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 318 '%mul_ln90_9 = mul i64 %zext_ln90_31, i64 %zext_ln90_29'
ST_4 : Operation 318 [1/1] (2.08ns)   --->   "%mul_ln90_9 = mul i64 %zext_ln90_31, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 318 'mul' 'mul_ln90_9' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 319 '%mul_ln90_10 = mul i64 %zext_ln90_4, i64 %zext_ln90'
ST_4 : Operation 319 [1/1] (2.08ns)   --->   "%mul_ln90_10 = mul i64 %zext_ln90_4, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 319 'mul' 'mul_ln90_10' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 320 '%mul_ln90_11 = mul i64 %zext_ln90_18, i64 %zext_ln90_15'
ST_4 : Operation 320 [1/1] (2.08ns)   --->   "%mul_ln90_11 = mul i64 %zext_ln90_18, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 320 'mul' 'mul_ln90_11' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_9)   --->   "%select_ln90_15 = select i1 %icmp_ln90_24, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 321 'select' 'select_ln90_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_9)   --->   "%and_ln90_9 = and i64 %mul_ln90_9, i64 %select_ln90_15" [d5.cpp:90]   --->   Operation 322 'and' 'and_ln90_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_10)   --->   "%select_ln90_16 = select i1 %icmp_ln90_3, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 323 'select' 'select_ln90_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_10 = and i64 %mul_ln90_10, i64 %select_ln90_16" [d5.cpp:90]   --->   Operation 324 'and' 'and_ln90_10' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_9)   --->   "%select_ln90_17 = select i1 %icmp_ln90_14, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 325 'select' 'select_ln90_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_9)   --->   "%and_ln90_11 = and i64 %mul_ln90_11, i64 %select_ln90_17" [d5.cpp:90]   --->   Operation 326 'and' 'and_ln90_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_9 = add i64 %and_ln90_11, i64 %and_ln90_9" [d5.cpp:90]   --->   Operation 327 'add' 'add_ln90_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_10 = add i64 %add_ln90_9, i64 %and_ln90_10" [d5.cpp:90]   --->   Operation 328 'add' 'add_ln90_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 329 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_11 = add i64 %add159_1221_1453_load, i64 %add_ln90_10" [d5.cpp:90]   --->   Operation 329 'add' 'add_ln90_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 330 [1/1] (0.48ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln90_38" [d5.cpp:90]   --->   Operation 330 'mux' 'tmp_28' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln90_32 = zext i32 %tmp_28" [d5.cpp:90]   --->   Operation 331 'zext' 'zext_ln90_32' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 332 '%mul_ln90_12 = mul i64 %zext_ln90_32, i64 %zext_ln90_29'
ST_4 : Operation 332 [1/1] (2.08ns)   --->   "%mul_ln90_12 = mul i64 %zext_ln90_32, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 332 'mul' 'mul_ln90_12' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 333 '%mul_ln90_13 = mul i64 %zext_ln90_5, i64 %zext_ln90'
ST_4 : Operation 333 [1/1] (2.08ns)   --->   "%mul_ln90_13 = mul i64 %zext_ln90_5, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 333 'mul' 'mul_ln90_13' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 334 '%mul_ln90_14 = mul i64 %zext_ln90_19, i64 %zext_ln90_15'
ST_4 : Operation 334 [1/1] (2.08ns)   --->   "%mul_ln90_14 = mul i64 %zext_ln90_19, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 334 'mul' 'mul_ln90_14' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_12)   --->   "%select_ln90_18 = select i1 %icmp_ln90_25, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 335 'select' 'select_ln90_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_12)   --->   "%and_ln90_12 = and i64 %mul_ln90_12, i64 %select_ln90_18" [d5.cpp:90]   --->   Operation 336 'and' 'and_ln90_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_13)   --->   "%select_ln90_19 = select i1 %icmp_ln90_4, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 337 'select' 'select_ln90_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_13 = and i64 %mul_ln90_13, i64 %select_ln90_19" [d5.cpp:90]   --->   Operation 338 'and' 'and_ln90_13' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_12)   --->   "%select_ln90_20 = select i1 %icmp_ln90_15, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 339 'select' 'select_ln90_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_12)   --->   "%and_ln90_14 = and i64 %mul_ln90_14, i64 %select_ln90_20" [d5.cpp:90]   --->   Operation 340 'and' 'and_ln90_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_12 = add i64 %and_ln90_14, i64 %and_ln90_12" [d5.cpp:90]   --->   Operation 341 'add' 'add_ln90_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_13 = add i64 %add_ln90_12, i64 %and_ln90_13" [d5.cpp:90]   --->   Operation 342 'add' 'add_ln90_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 343 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_14 = add i64 %add159_1221_2454_load, i64 %add_ln90_13" [d5.cpp:90]   --->   Operation 343 'add' 'add_ln90_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 344 [1/1] (0.48ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_31" [d5.cpp:90]   --->   Operation 344 'mux' 'tmp_29' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln90_33 = zext i32 %tmp_29" [d5.cpp:90]   --->   Operation 345 'zext' 'zext_ln90_33' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 346 '%mul_ln90_15 = mul i64 %zext_ln90_33, i64 %zext_ln90_29'
ST_4 : Operation 346 [1/1] (2.08ns)   --->   "%mul_ln90_15 = mul i64 %zext_ln90_33, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 346 'mul' 'mul_ln90_15' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 347 '%mul_ln90_16 = mul i64 %zext_ln90_6, i64 %zext_ln90'
ST_4 : Operation 347 [1/1] (2.08ns)   --->   "%mul_ln90_16 = mul i64 %zext_ln90_6, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 347 'mul' 'mul_ln90_16' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 348 '%mul_ln90_17 = mul i64 %zext_ln90_20, i64 %zext_ln90_15'
ST_4 : Operation 348 [1/1] (2.08ns)   --->   "%mul_ln90_17 = mul i64 %zext_ln90_20, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 348 'mul' 'mul_ln90_17' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_15)   --->   "%select_ln90_21 = select i1 %icmp_ln90_26, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 349 'select' 'select_ln90_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_15)   --->   "%and_ln90_15 = and i64 %mul_ln90_15, i64 %select_ln90_21" [d5.cpp:90]   --->   Operation 350 'and' 'and_ln90_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_16)   --->   "%select_ln90_22 = select i1 %icmp_ln90_5, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 351 'select' 'select_ln90_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_16 = and i64 %mul_ln90_16, i64 %select_ln90_22" [d5.cpp:90]   --->   Operation 352 'and' 'and_ln90_16' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_15)   --->   "%select_ln90_23 = select i1 %icmp_ln90_16, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 353 'select' 'select_ln90_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_15)   --->   "%and_ln90_17 = and i64 %mul_ln90_17, i64 %select_ln90_23" [d5.cpp:90]   --->   Operation 354 'and' 'and_ln90_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_15 = add i64 %and_ln90_17, i64 %and_ln90_15" [d5.cpp:90]   --->   Operation 355 'add' 'add_ln90_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_16 = add i64 %add_ln90_15, i64 %and_ln90_16" [d5.cpp:90]   --->   Operation 356 'add' 'add_ln90_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 357 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_17 = add i64 %add159_2235455_load, i64 %add_ln90_16" [d5.cpp:90]   --->   Operation 357 'add' 'add_ln90_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [1/1] (0.48ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_32" [d5.cpp:90]   --->   Operation 358 'mux' 'tmp_30' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln90_34 = zext i32 %tmp_30" [d5.cpp:90]   --->   Operation 359 'zext' 'zext_ln90_34' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 360 '%mul_ln90_18 = mul i64 %zext_ln90_34, i64 %zext_ln90_29'
ST_4 : Operation 360 [1/1] (2.08ns)   --->   "%mul_ln90_18 = mul i64 %zext_ln90_34, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 360 'mul' 'mul_ln90_18' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 361 '%mul_ln90_19 = mul i64 %zext_ln90_7, i64 %zext_ln90'
ST_4 : Operation 361 [1/1] (2.08ns)   --->   "%mul_ln90_19 = mul i64 %zext_ln90_7, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 361 'mul' 'mul_ln90_19' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 362 '%mul_ln90_20 = mul i64 %zext_ln90_21, i64 %zext_ln90_15'
ST_4 : Operation 362 [1/1] (2.08ns)   --->   "%mul_ln90_20 = mul i64 %zext_ln90_21, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 362 'mul' 'mul_ln90_20' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_18)   --->   "%select_ln90_24 = select i1 %icmp_ln90_27, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 363 'select' 'select_ln90_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_18)   --->   "%and_ln90_18 = and i64 %mul_ln90_18, i64 %select_ln90_24" [d5.cpp:90]   --->   Operation 364 'and' 'and_ln90_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_19)   --->   "%select_ln90_25 = select i1 %icmp_ln90_6, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 365 'select' 'select_ln90_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_19 = and i64 %mul_ln90_19, i64 %select_ln90_25" [d5.cpp:90]   --->   Operation 366 'and' 'and_ln90_19' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_18)   --->   "%select_ln90_26 = select i1 %icmp_ln90_17, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 367 'select' 'select_ln90_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_18)   --->   "%and_ln90_20 = and i64 %mul_ln90_20, i64 %select_ln90_26" [d5.cpp:90]   --->   Operation 368 'and' 'and_ln90_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_18 = add i64 %and_ln90_20, i64 %and_ln90_18" [d5.cpp:90]   --->   Operation 369 'add' 'add_ln90_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_19 = add i64 %add_ln90_18, i64 %and_ln90_19" [d5.cpp:90]   --->   Operation 370 'add' 'add_ln90_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 371 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_20 = add i64 %add159_2235_1456_load, i64 %add_ln90_19" [d5.cpp:90]   --->   Operation 371 'add' 'add_ln90_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 372 [1/1] (0.48ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_26" [d5.cpp:90]   --->   Operation 372 'mux' 'tmp_31' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln90_35 = zext i32 %tmp_31" [d5.cpp:90]   --->   Operation 373 'zext' 'zext_ln90_35' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 374 '%mul_ln90_21 = mul i64 %zext_ln90_35, i64 %zext_ln90_29'
ST_4 : Operation 374 [1/1] (2.08ns)   --->   "%mul_ln90_21 = mul i64 %zext_ln90_35, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 374 'mul' 'mul_ln90_21' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 375 '%mul_ln90_22 = mul i64 %zext_ln90_8, i64 %zext_ln90'
ST_4 : Operation 375 [1/1] (2.08ns)   --->   "%mul_ln90_22 = mul i64 %zext_ln90_8, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 375 'mul' 'mul_ln90_22' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 376 '%mul_ln90_23 = mul i64 %zext_ln90_22, i64 %zext_ln90_15'
ST_4 : Operation 376 [1/1] (2.08ns)   --->   "%mul_ln90_23 = mul i64 %zext_ln90_22, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 376 'mul' 'mul_ln90_23' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_21)   --->   "%select_ln90_27 = select i1 %tmp_43, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 377 'select' 'select_ln90_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_21)   --->   "%and_ln90_21 = and i64 %mul_ln90_21, i64 %select_ln90_27" [d5.cpp:90]   --->   Operation 378 'and' 'and_ln90_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_22)   --->   "%select_ln90_28 = select i1 %icmp_ln90_7, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 379 'select' 'select_ln90_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_22 = and i64 %mul_ln90_22, i64 %select_ln90_28" [d5.cpp:90]   --->   Operation 380 'and' 'and_ln90_22' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_21)   --->   "%select_ln90_29 = select i1 %tmp_41, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 381 'select' 'select_ln90_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_21)   --->   "%and_ln90_23 = and i64 %mul_ln90_23, i64 %select_ln90_29" [d5.cpp:90]   --->   Operation 382 'and' 'and_ln90_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_21 = add i64 %and_ln90_23, i64 %and_ln90_21" [d5.cpp:90]   --->   Operation 383 'add' 'add_ln90_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_22 = add i64 %add_ln90_21, i64 %and_ln90_22" [d5.cpp:90]   --->   Operation 384 'add' 'add_ln90_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_23 = add i64 %add159_2235_2457_load, i64 %add_ln90_22" [d5.cpp:90]   --->   Operation 385 'add' 'add_ln90_23' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 386 [1/1] (0.48ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_27" [d5.cpp:90]   --->   Operation 386 'mux' 'tmp_32' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln90_36 = zext i32 %tmp_32" [d5.cpp:90]   --->   Operation 387 'zext' 'zext_ln90_36' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 388 '%mul_ln90_24 = mul i64 %zext_ln90_36, i64 %zext_ln90_29'
ST_4 : Operation 388 [1/1] (2.08ns)   --->   "%mul_ln90_24 = mul i64 %zext_ln90_36, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 388 'mul' 'mul_ln90_24' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 389 '%mul_ln90_25 = mul i64 %zext_ln90_9, i64 %zext_ln90'
ST_4 : Operation 389 [1/1] (2.08ns)   --->   "%mul_ln90_25 = mul i64 %zext_ln90_9, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 389 'mul' 'mul_ln90_25' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 390 '%mul_ln90_26 = mul i64 %zext_ln90_23, i64 %zext_ln90_15'
ST_4 : Operation 390 [1/1] (2.08ns)   --->   "%mul_ln90_26 = mul i64 %zext_ln90_23, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 390 'mul' 'mul_ln90_26' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_24)   --->   "%select_ln90_30 = select i1 %icmp_ln90_28, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 391 'select' 'select_ln90_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_24)   --->   "%and_ln90_24 = and i64 %mul_ln90_24, i64 %select_ln90_30" [d5.cpp:90]   --->   Operation 392 'and' 'and_ln90_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_25)   --->   "%select_ln90_31 = select i1 %icmp_ln90_8, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 393 'select' 'select_ln90_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_25 = and i64 %mul_ln90_25, i64 %select_ln90_31" [d5.cpp:90]   --->   Operation 394 'and' 'and_ln90_25' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_24)   --->   "%select_ln90_32 = select i1 %icmp_ln90_18, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 395 'select' 'select_ln90_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_24)   --->   "%and_ln90_26 = and i64 %mul_ln90_26, i64 %select_ln90_32" [d5.cpp:90]   --->   Operation 396 'and' 'and_ln90_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_24 = add i64 %and_ln90_26, i64 %and_ln90_24" [d5.cpp:90]   --->   Operation 397 'add' 'add_ln90_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_25 = add i64 %add_ln90_24, i64 %and_ln90_25" [d5.cpp:90]   --->   Operation 398 'add' 'add_ln90_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 399 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_26 = add i64 %add159_3458_load, i64 %add_ln90_25" [d5.cpp:90]   --->   Operation 399 'add' 'add_ln90_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 400 [1/1] (0.48ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_28" [d5.cpp:90]   --->   Operation 400 'mux' 'tmp_33' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln90_37 = zext i32 %tmp_33" [d5.cpp:90]   --->   Operation 401 'zext' 'zext_ln90_37' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 402 '%mul_ln90_27 = mul i64 %zext_ln90_37, i64 %zext_ln90_29'
ST_4 : Operation 402 [1/1] (2.08ns)   --->   "%mul_ln90_27 = mul i64 %zext_ln90_37, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 402 'mul' 'mul_ln90_27' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 403 '%mul_ln90_28 = mul i64 %zext_ln90_10, i64 %zext_ln90'
ST_4 : Operation 403 [1/1] (2.08ns)   --->   "%mul_ln90_28 = mul i64 %zext_ln90_10, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 403 'mul' 'mul_ln90_28' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 404 '%mul_ln90_29 = mul i64 %zext_ln90_24, i64 %zext_ln90_15'
ST_4 : Operation 404 [1/1] (2.08ns)   --->   "%mul_ln90_29 = mul i64 %zext_ln90_24, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 404 'mul' 'mul_ln90_29' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_27)   --->   "%select_ln90_33 = select i1 %icmp_ln90_29, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 405 'select' 'select_ln90_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_27)   --->   "%and_ln90_27 = and i64 %mul_ln90_27, i64 %select_ln90_33" [d5.cpp:90]   --->   Operation 406 'and' 'and_ln90_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_28)   --->   "%select_ln90_34 = select i1 %icmp_ln90_9, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 407 'select' 'select_ln90_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_28 = and i64 %mul_ln90_28, i64 %select_ln90_34" [d5.cpp:90]   --->   Operation 408 'and' 'and_ln90_28' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_27)   --->   "%select_ln90_35 = select i1 %icmp_ln90_19, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 409 'select' 'select_ln90_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_27)   --->   "%and_ln90_29 = and i64 %mul_ln90_29, i64 %select_ln90_35" [d5.cpp:90]   --->   Operation 410 'and' 'and_ln90_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_27 = add i64 %and_ln90_29, i64 %and_ln90_27" [d5.cpp:90]   --->   Operation 411 'add' 'add_ln90_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_28 = add i64 %add_ln90_27, i64 %and_ln90_28" [d5.cpp:90]   --->   Operation 412 'add' 'add_ln90_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 413 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_29 = add i64 %add159_3_1459_load, i64 %add_ln90_28" [d5.cpp:90]   --->   Operation 413 'add' 'add_ln90_29' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 414 [1/1] (0.48ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_29" [d5.cpp:90]   --->   Operation 414 'mux' 'tmp_34' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln90_38 = zext i32 %tmp_34" [d5.cpp:90]   --->   Operation 415 'zext' 'zext_ln90_38' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 416 '%mul_ln90_30 = mul i64 %zext_ln90_38, i64 %zext_ln90_29'
ST_4 : Operation 416 [1/1] (2.08ns)   --->   "%mul_ln90_30 = mul i64 %zext_ln90_38, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 416 'mul' 'mul_ln90_30' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 417 '%mul_ln90_31 = mul i64 %zext_ln90_11, i64 %zext_ln90'
ST_4 : Operation 417 [1/1] (2.08ns)   --->   "%mul_ln90_31 = mul i64 %zext_ln90_11, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 417 'mul' 'mul_ln90_31' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 418 '%mul_ln90_32 = mul i64 %zext_ln90_25, i64 %zext_ln90_15'
ST_4 : Operation 418 [1/1] (2.08ns)   --->   "%mul_ln90_32 = mul i64 %zext_ln90_25, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 418 'mul' 'mul_ln90_32' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_30)   --->   "%select_ln90_36 = select i1 %icmp_ln90_30, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 419 'select' 'select_ln90_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_30)   --->   "%and_ln90_30 = and i64 %mul_ln90_30, i64 %select_ln90_36" [d5.cpp:90]   --->   Operation 420 'and' 'and_ln90_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln90_31)   --->   "%select_ln90_37 = select i1 %icmp_ln90_10, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 421 'select' 'select_ln90_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln90_31 = and i64 %mul_ln90_31, i64 %select_ln90_37" [d5.cpp:90]   --->   Operation 422 'and' 'and_ln90_31' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_30)   --->   "%select_ln90_38 = select i1 %icmp_ln90_20, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 423 'select' 'select_ln90_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_30)   --->   "%and_ln90_32 = and i64 %mul_ln90_32, i64 %select_ln90_38" [d5.cpp:90]   --->   Operation 424 'and' 'and_ln90_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_30 = add i64 %and_ln90_32, i64 %and_ln90_30" [d5.cpp:90]   --->   Operation 425 'add' 'add_ln90_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_31 = add i64 %add_ln90_30, i64 %and_ln90_31" [d5.cpp:90]   --->   Operation 426 'add' 'add_ln90_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 427 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_32 = add i64 %add159_3_2460_load, i64 %add_ln90_31" [d5.cpp:90]   --->   Operation 427 'add' 'add_ln90_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 428 [1/1] (0.48ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_6" [d5.cpp:90]   --->   Operation 428 'mux' 'tmp_35' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln90_39 = zext i32 %tmp_35" [d5.cpp:90]   --->   Operation 429 'zext' 'zext_ln90_39' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 430 '%mul_ln90_33 = mul i64 %zext_ln90_39, i64 %zext_ln90_29'
ST_4 : Operation 430 [1/1] (2.08ns)   --->   "%mul_ln90_33 = mul i64 %zext_ln90_39, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 430 'mul' 'mul_ln90_33' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 431 '%mul_ln90_34 = mul i64 %zext_ln90_26, i64 %zext_ln90_15'
ST_4 : Operation 431 [1/1] (2.08ns)   --->   "%mul_ln90_34 = mul i64 %zext_ln90_26, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 431 'mul' 'mul_ln90_34' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_33)   --->   "%select_ln90_39 = select i1 %icmp_ln90_31, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 432 'select' 'select_ln90_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_33)   --->   "%and_ln90_33 = and i64 %mul_ln90_33, i64 %select_ln90_39" [d5.cpp:90]   --->   Operation 433 'and' 'and_ln90_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_33)   --->   "%select_ln90_40 = select i1 %icmp_ln90_21, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 434 'select' 'select_ln90_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_33)   --->   "%and_ln90_34 = and i64 %mul_ln90_34, i64 %select_ln90_40" [d5.cpp:90]   --->   Operation 435 'and' 'and_ln90_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 436 '%mul_ln90_35 = mul i64 %zext_ln90_12, i64 %zext_ln90'
ST_4 : Operation 436 [1/1] (2.08ns)   --->   "%mul_ln90_35 = mul i64 %zext_ln90_12, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 436 'mul' 'mul_ln90_35' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_33 = add i64 %and_ln90_34, i64 %and_ln90_33" [d5.cpp:90]   --->   Operation 437 'add' 'add_ln90_33' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_34 = add i64 %add_ln90_33, i64 %mul_ln90_35" [d5.cpp:90]   --->   Operation 438 'add' 'add_ln90_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 439 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_35 = add i64 %add159_4461_load, i64 %add_ln90_34" [d5.cpp:90]   --->   Operation 439 'add' 'add_ln90_35' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 440 [1/1] (0.48ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_7" [d5.cpp:90]   --->   Operation 440 'mux' 'tmp_36' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln90_40 = zext i32 %tmp_36" [d5.cpp:90]   --->   Operation 441 'zext' 'zext_ln90_40' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 442 '%mul_ln90_36 = mul i64 %zext_ln90_40, i64 %zext_ln90_29'
ST_4 : Operation 442 [1/1] (2.08ns)   --->   "%mul_ln90_36 = mul i64 %zext_ln90_40, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 442 'mul' 'mul_ln90_36' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_36)   --->   "%select_ln90_41 = select i1 %icmp_ln90_32, i64 18446744073709551615, i64 0" [d5.cpp:90]   --->   Operation 443 'select' 'select_ln90_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln90_36)   --->   "%and_ln90_35 = and i64 %mul_ln90_36, i64 %select_ln90_41" [d5.cpp:90]   --->   Operation 444 'and' 'and_ln90_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 445 '%mul_ln90_37 = mul i64 %zext_ln90_13, i64 %zext_ln90'
ST_4 : Operation 445 [1/1] (2.08ns)   --->   "%mul_ln90_37 = mul i64 %zext_ln90_13, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 445 'mul' 'mul_ln90_37' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 446 '%mul_ln90_38 = mul i64 %zext_ln90_27, i64 %zext_ln90_15'
ST_4 : Operation 446 [1/1] (2.08ns)   --->   "%mul_ln90_38 = mul i64 %zext_ln90_27, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 446 'mul' 'mul_ln90_38' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln90_36 = add i64 %mul_ln90_38, i64 %and_ln90_35" [d5.cpp:90]   --->   Operation 447 'add' 'add_ln90_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_37 = add i64 %add_ln90_36, i64 %mul_ln90_37" [d5.cpp:90]   --->   Operation 448 'add' 'add_ln90_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 449 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_38 = add i64 %add159_4_1462_load, i64 %add_ln90_37" [d5.cpp:90]   --->   Operation 449 'add' 'add_ln90_38' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln91_24 = zext i1 %icmp_ln90_32" [d5.cpp:91]   --->   Operation 450 'zext' 'zext_ln91_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.79ns)   --->   "%sub_ln35_8 = sub i4 %sub_ln35_7, i4 %zext_ln91_24" [d5.cpp:35]   --->   Operation 451 'sub' 'sub_ln35_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.48ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln35_8" [d5.cpp:90]   --->   Operation 452 'mux' 'tmp_37' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln90_41 = zext i32 %tmp_37" [d5.cpp:90]   --->   Operation 453 'zext' 'zext_ln90_41' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 454 '%mul_ln90_39 = mul i64 %zext_ln90_41, i64 %zext_ln90_29'
ST_4 : Operation 454 [1/1] (2.08ns)   --->   "%mul_ln90_39 = mul i64 %zext_ln90_41, i64 %zext_ln90_29" [d5.cpp:90]   --->   Operation 454 'mul' 'mul_ln90_39' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 455 '%mul_ln90_40 = mul i64 %zext_ln90_14, i64 %zext_ln90'
ST_4 : Operation 455 [1/1] (2.08ns)   --->   "%mul_ln90_40 = mul i64 %zext_ln90_14, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 455 'mul' 'mul_ln90_40' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.33ns)   --->   Input mux for Operation 456 '%mul_ln90_41 = mul i64 %zext_ln90_28, i64 %zext_ln90_15'
ST_4 : Operation 456 [1/1] (2.08ns)   --->   "%mul_ln90_41 = mul i64 %zext_ln90_28, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 456 'mul' 'mul_ln90_41' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (1.08ns)   --->   "%add_ln90_39 = add i64 %mul_ln90_41, i64 %mul_ln90_39" [d5.cpp:90]   --->   Operation 457 'add' 'add_ln90_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_40 = add i64 %add_ln90_39, i64 %mul_ln90_40" [d5.cpp:90]   --->   Operation 458 'add' 'add_ln90_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 459 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_41 = add i64 %add159_4_2463_load, i64 %add_ln90_40" [d5.cpp:90]   --->   Operation 459 'add' 'add_ln90_41' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 460 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_41, i64 %add159_4_2463" [d5.cpp:77]   --->   Operation 460 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 461 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_38, i64 %add159_4_1462" [d5.cpp:77]   --->   Operation 461 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 462 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_35, i64 %add159_4461" [d5.cpp:77]   --->   Operation 462 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 463 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_32, i64 %add159_3_2460" [d5.cpp:77]   --->   Operation 463 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 464 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_29, i64 %add159_3_1459" [d5.cpp:77]   --->   Operation 464 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 465 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_26, i64 %add159_3458" [d5.cpp:77]   --->   Operation 465 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 466 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_23, i64 %add159_2235_2457" [d5.cpp:77]   --->   Operation 466 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 467 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_20, i64 %add159_2235_1456" [d5.cpp:77]   --->   Operation 467 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 468 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_17, i64 %add159_2235455" [d5.cpp:77]   --->   Operation 468 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 469 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_14, i64 %add159_1221_2454" [d5.cpp:77]   --->   Operation 469 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 470 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_11, i64 %add159_1221_1453" [d5.cpp:77]   --->   Operation 470 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 471 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_8, i64 %add159_1221452" [d5.cpp:77]   --->   Operation 471 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 472 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_5, i64 %add159_2267451" [d5.cpp:77]   --->   Operation 472 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 473 [1/1] (0.42ns)   --->   "%store_ln77 = store i64 %add_ln90_2, i64 %add159_1253450" [d5.cpp:77]   --->   Operation 473 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc167.2.4" [d5.cpp:77]   --->   Operation 474 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [69]  (0.000 ns)
	'store' operation ('store_ln0') of constant 15 on local variable 'i' [109]  (0.427 ns)

 <State 2>: 5.421ns
The critical path consists of the following:
	'load' operation ('i', d5.cpp:90) on local variable 'i' [127]  (0.000 ns)
	'mux' operation ('tmp', d5.cpp:90) [151]  (0.489 ns)
	multiplexor before operation 'mul' with delay (1.335 ns)
'mul' operation ('mul_ln90', d5.cpp:90) [154]  (2.085 ns)
	'and' operation ('and_ln90', d5.cpp:90) [157]  (0.000 ns)
	'add' operation ('add_ln90', d5.cpp:90) [158]  (1.085 ns)
	'store' operation ('store_ln77', d5.cpp:77) of variable 'add_ln90', d5.cpp:90 on local variable 'add159449' [523]  (0.427 ns)

 <State 3>: 7.048ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln90_14', d5.cpp:90) [250]  (0.797 ns)
	'sub' operation ('sub_ln35_19', d5.cpp:35) [252]  (0.673 ns)
	'sub' operation ('sub_ln35_20', d5.cpp:35) [257]  (0.797 ns)
	'sub' operation ('sub_ln35_21', d5.cpp:35) [262]  (0.797 ns)
	'sub' operation ('sub_ln35_22', d5.cpp:35) [267]  (0.797 ns)
	'sub' operation ('sub_ln35_23', d5.cpp:35) [272]  (0.797 ns)
	'sub' operation ('sub_ln35_24', d5.cpp:35) [277]  (0.797 ns)
	'sub' operation ('sub_ln35_3', d5.cpp:35) [282]  (0.797 ns)
	'sub' operation ('sub_ln35_4', d5.cpp:35) [287]  (0.797 ns)

 <State 4>: 7.037ns
The critical path consists of the following:
	'sub' operation ('sub_ln35_5', d5.cpp:35) [293]  (0.797 ns)
	'mux' operation ('tmp_25', d5.cpp:90) [296]  (0.489 ns)
	multiplexor before operation 'mul' with delay (1.335 ns)
'mul' operation ('mul_ln90_41', d5.cpp:90) [503]  (2.085 ns)
	'add' operation ('add_ln90_39', d5.cpp:90) [504]  (1.085 ns)
	'add' operation ('add_ln90_40', d5.cpp:90) [505]  (0.000 ns)
	'add' operation ('add_ln90_41', d5.cpp:90) [506]  (0.819 ns)
	'store' operation ('store_ln77', d5.cpp:77) of variable 'add_ln90_41', d5.cpp:90 on local variable 'add159_4_2463' [509]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
