0.7
2020.2
May 22 2024
19:03:11
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sim_1/new/Array_multiplier_tb.vhd,1728709694,vhdl,,,,tb_array_multiplier,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/Array_multiplier.vhd,1728709694,vhdl,,,,array_multiplier,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/Array_multiplier_cell.vhd,1728709694,vhdl,,,,array_multiplier_cell,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/Array_multiplier_nand_cell.vhd,1728709694,vhdl,,,,array_multiplier_nand_cell,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/BrentKung_adder.vhd,1728709694,vhdl,,,,brentkung_adder,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/Full_adder.vhd,1728712075,vhdl,,,,full_adder,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/carry_calculation.vhd,1728709694,vhdl,,,,carry_calculation,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/half_adder.vhd,1728711102,vhdl,,,,half_adder,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/pg_calculation.vhd,1728709694,vhdl,,,,pg_calculation,,,,,,,,
C:/Users/aless/Documents/Lorenzo/FPGA/LMS_Echo_Cancelling/DSP_LMS_Algorithm.srcs/sources_1/new/sum_calculation.vhd,1728709694,vhdl,,,,sum_calculation,,,,,,,,
