$date
	Sat Aug 02 10:10:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_2hadder $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$var wire 1 & halfsum $end
$var wire 1 ' halfcarry $end
$var wire 1 ( fullc $end
$scope module Ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' carry $end
$var wire 1 & sum $end
$upscope $end
$scope module Ha2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ( carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0"
0!
0(
0&
0'
0%
0$
0#
#20
1!
1%
#30
1&
0%
1$
#40
1"
0!
1(
1%
#50
0"
1!
0(
0%
0$
1#
#60
1"
0!
1(
1%
#70
0(
0&
1'
0%
1$
#80
1!
1%
#90
