module RandomNumberGenerator(
    input logic reset,
    input logic clk,
    output logic [3:0]random
    );
    
    logic feedback;
    logic [15:0]register;
    assign feedback = register[15] ^ register[14] ^ register[12] ^ register[2];
    
    always_ff@(posedge clk)
    begin
        if(reset)
            register <= 16'h0001;
        else
            register <= {register[14:0], feedback};
    end
    
    assign random = register[3:0];
endmodule
