// Seed: 1163274760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1 | id_5;
  assign id_1 = id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    output tri id_3,
    output tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    output tri id_7,
    input supply0 id_8,
    output supply0 id_9,
    input wor id_10
);
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12
  );
  tri1 id_13 = 1;
endmodule
