INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/shift_register_control_task/shift_register_control_task.srcs/sources_1/new/shift_reg_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/shift_register_control_task/shift_register_control_task.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
