





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » MMX » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-349460.html">
    <link rel="next" href="x86-350800.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-349460.html">Previous</a></li>


          

<li><a href="x86-318646.html">Up</a></li>


          

<li><a href="x86-350800.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">PSLLD           Packed Shift Left Logical, Doubleword</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">PSLLD</span> destination, count                             CPU: MMX</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   mm(31..0)  &lt;- mm(31..0)  SHL count</span><br /><span class="line">                mm(63..32) &lt;- mm(63..32) SHL count</span><br /><span class="line"></span><br /><span class="line">    PSLLD shifts the bits of the first operand to the left by the amount</span><br /><span class="line">    of bits specified in the count operand and returns the result to the</span><br /><span class="line">    destination register. The empty low-order bits are cleared (set to</span><br /><span class="line">    zero).</span><br /><span class="line">    If the value specified by the count operand is greater than 31 (1Fh)</span><br /><span class="line">    the destination is set to all zeros.</span><br /><span class="line"></span><br /><span class="line">    The destination operand is an MMX register. The count operand (source</span><br /><span class="line">    operand) can be either an MMX register, a 64-bit memory operand, or</span><br /><span class="line">    an immediate 8-bit operand.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F F2 /r    PSLLD mm, mm/m64</span><br /><span class="line">    0F 72 /6 ib PSLLD mm, imm8</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

