Weekly_Report_2019_04_25
====

# Done

+ Read the code of tanji3 and continue to learn verilog.
+ Learn to write and simulate the Asynchronous FIFO module,but still confused about the problem of cross-clock domains.
+ Learn about the method about signed-digit round and saturation.

# ToDo

+ Paper reading.
