QLA83XX_PORT0_RXB_PAUSE_THRS	,	V_214
qla4_83xx_rmw	,	V_143
qla4_83xx_disable_iocb_intrs	,	F_64
qla4_83xx_drv_unlock	,	F_20
test_value	,	V_160
ar_addr	,	V_164
qla4_83xx_enable_intrs	,	F_73
QLA83XX_DRV_LOCK_MSLEEP	,	V_53
exit_start_fw	,	V_188
qla4_83xx_process_reset_template	,	F_57
exit_poll_reg	,	V_120
QLA83XX_CMDPEG_STATE	,	V_113
retries	,	V_111
delay	,	V_157
flash_offset	,	V_31
size	,	V_104
"%s: failed to write addr 0x%x to FLASH_DIRECT_WINDOW!\n"	,	L_8
QLA83XX_CRB_WIN_FUNC	,	F_6
qla4_8xxx_rd_direct	,	F_30
ar_value	,	V_165
qla4_83xx_set_idc_dontreset	,	F_21
dev_part	,	V_59
qla4_83xx_template_end	,	F_56
test_bit	,	F_27
qla4_83xx_poll_write_list	,	F_50
QLA8XXX_CRB_DRV_STATE	,	V_91
qla4_83xx_enable_mbox_intrs	,	F_72
qla4_83xx_set_win_base	,	F_5
QLA8XXX_DEV_READY	,	V_209
u32_word	,	V_26
"%s: Lock by func %d failed after 2s, lock held by func %d, lock count %d, first_owner %d\n"	,	L_11
nibble	,	V_65
u16_count	,	V_123
clear_bit	,	F_32
qla4_83xx_can_perform_reset	,	F_25
PROCEED_TO_RECOVER	,	V_43
qla4_8xxx_device_state_handler	,	F_77
qla4_8xxx_wr_direct	,	F_31
pr_info	,	F_80
i	,	V_25
"%s: Reset Seq checksum failed!\n"	,	L_40
AF_83XX_IOCB_INTR_ON	,	V_189
"EPORT is out of reset.\n"	,	L_70
tmo_owner	,	V_49
QLA83XX_RESET_SRE_SHIM	,	V_229
qla4_83xx_copy_bootloader	,	F_36
QLA83XX_PORT1_RXB_PAUSE_THRS	,	V_215
"%s: failed to write addr 0x%x to FLASH_DIRECT_WINDOW\n!"	,	L_6
jiffies	,	V_83
mbx_cmd	,	V_197
QLA83XX_RESET_REG	,	V_224
qla4_83xx_read_reset_template	,	F_43
buff	,	V_100
array_index	,	V_168
"%s: HW State: NEED RESET\n"	,	L_56
RESET_TMPLT_HDR_SIGNATURE	,	V_135
DRIVER_NAME	,	V_92
exit_restart	,	V_185
"%s: HW state already set to NEED_RESET\n"	,	L_57
qla4_83xx_read_modify_write	,	F_51
"%s: Resetting rom lock\n"	,	L_9
lock_id	,	V_50
ret	,	V_191
count	,	V_103
"%s: Abrupt START Sub-Sequence end.\n"	,	L_48
arg2	,	V_156
phdr	,	V_98
__qla4_83xx_disable_pause	,	F_81
qla4_83xx_seq_end	,	F_55
shl	,	V_147
arg1	,	V_155
OPCODE_READ_MODIFY_WRITE	,	V_179
QLA83XX_DRV_LOCKRECOVERY	,	V_39
"%s: IDC lock failed for func %d\n"	,	L_12
OPCODE_READ_WRITE_LIST	,	V_176
shr	,	V_148
"0x%x  "	,	L_63
QLA83XX_PORT3_IFB_PAUSE_THRS	,	V_221
seq_index	,	V_166
qla4_8xxx_device_bootstrap	,	F_33
incount	,	V_198
p_rmw_hdr	,	V_144
"%s: IDC Lock recovery initiated for func %d\n"	,	L_10
timeout	,	V_16
qla4_83xx_dump_pause_control_regs	,	F_79
"%s: failed read of addr 0x%x!\n"	,	L_2
dev_part2	,	V_61
duration	,	V_116
dev_part1	,	V_60
"%s: Reset seq checksum failed\n"	,	L_34
le32_to_cpu	,	F_15
qla4_83xx_enable_iocb_intrs	,	F_69
dr_addr	,	V_162
qla4_83xx_rom_lock_recovery	,	F_17
nx_pcibase	,	V_5
"Disabled pause frames successfully.\n"	,	L_69
QLA_ERROR	,	V_12
drv_active	,	V_58
qla4_83xx_start_firmware	,	F_63
p_hdr	,	V_152
qla4_83xx_entry	,	V_153
device_info	,	V_62
u32_word_count	,	V_24
QLA83XX_FLASH_LOCK_TIMEOUT	,	V_19
"%s: Reset recovery disabled\n"	,	L_55
ha	,	V_2
"%s: Copy bootloader, firmware restart failed!\n"	,	L_51
drv_state	,	V_78
idc_unlock	,	V_86
ISCSI_CLASS	,	V_76
val1	,	V_212
QLA83XX_PORT2_IFB_PAUSE_THRS	,	V_220
lockid	,	V_36
HZ	,	V_85
QLA8XXX_CRB_DEV_STATE	,	V_88
raddr	,	V_141
lock	,	V_35
"%s: Error writing firmware to MS\n"	,	L_30
id	,	V_54
index	,	V_167
QLA83XX_DRV_LOCK_TIMEOUT	,	V_52
reg_tbl	,	V_69
"Port 0 Rx Buffer Pause Threshold Registers[TC7..TC0]:"	,	L_59
"%s: drv_active = 0x%X\n"	,	L_71
HINT_MBX_INT_PENDING	,	V_200
OPCODE_NOP	,	V_174
OPCODE_SEQ_END	,	V_181
cmd	,	V_173
qla4_83xx_drv_lock	,	F_19
status	,	V_47
QLA83XX_FLASH_LOCK	,	V_18
"%s: Read rest of the template size %d\n"	,	L_39
QLA8XXX_CRB_DRV_ACTIVE	,	V_72
vfree	,	F_39
QLA83XX_BOOTLOADER_FLASH_ADDR	,	V_106
"%s: failed wrt to addr 0x%x, data 0x%x\n"	,	L_3
tmplt_hdr_def_size	,	V_126
mbox_int	,	V_194
rval	,	V_207
"%s: Failed to allocate memory for boot loader cache\n"	,	L_27
device_map	,	V_63
QLA83XX_PORT1_RXB_TC_MAX_CELL	,	V_217
qla4_83xx_disable_mbox_intrs	,	F_67
qla4_83xx_poll_read_list	,	F_54
"%s: failed to read addr 0x%x!\n"	,	L_7
nx_dev_init_timeout	,	V_84
QLA83XX_DRV_LOCK_ID	,	V_44
AF_8XXX_RST_OWNER	,	V_81
qla4_83xx_disable_intrs	,	F_68
lock_cnt	,	V_51
nx_reset_timeout	,	V_90
leg_int_mask	,	V_196
"%s: Peg not initialized\n"	,	L_54
"%s: Error: Invalid reset_seq_template\n"	,	L_25
qla4_83xx_reset_seq_checksum_test	,	F_42
u32	,	T_6
qla4_83xx_write_list	,	F_46
"Port 0 RxB Rx Traffic Class Stats [TC7..TC0]"	,	L_66
QLA83XX_MAX_RESET_SEQ_ENTRIES	,	V_169
qla4_83xx_lockless_flash_read_u32	,	F_16
time_after_eq	,	F_29
mbox_status_count	,	V_205
port_num	,	V_74
qla4_83xx_process_stop_seq	,	F_58
qla4_83xx_flash_unlock	,	F_12
QLA83XX_RESTART_TEMPLATE_SIZE	,	V_128
QLA83XX_FLASH_DIRECT_WINDOW	,	V_29
QLA_SUCCESS	,	V_8
uint16_t	,	T_5
entries	,	V_172
QLA83XX_RESET_EPG_SHIM	,	V_230
"%s: Reset Seq checksum passed, Get stop, start and init seq offsets\n"	,	L_41
qla4_83xx_rmw_crb_reg	,	F_45
KERN_INFO	,	V_34
dr_value	,	V_163
"%s: can reset - NIC not present and lower iSCSI function is %d\n"	,	L_17
QLA83XX_SET_PAUSE_VAL	,	V_222
"%s: Read firmware from flash\n"	,	L_29
func_num	,	V_9
QLA83XX_SRE_SHIM_CONTROL	,	V_213
AF_FW_RECOVERY	,	V_211
qla4_83xx_disable_pause	,	F_83
ROM_DEV_INIT_TIMEOUT	,	V_95
mb_int	,	V_190
"Port 1 RxB Rx Traffic Class Stats [TC7..TC0]"	,	L_67
QLA83XX_CRB_DEV_PART_INFO2	,	V_71
"%s: Reset sequence completed SUCCESSFULLY.\n"	,	L_44
QLA83XX_DRV_UNLOCK	,	V_45
or_value	,	V_149
writel	,	F_4
src	,	V_102
set_bit	,	F_71
QLA83XX_FLASH_SECTOR_SIZE	,	V_32
"%s: Template Header size %d is invalid, tmplt_hdr_def_size %d\n"	,	L_38
QLA83XX_FW_IMAGE_VALID	,	V_186
dev_init_timeout	,	V_80
outcount	,	V_202
"%s: Read template hdr size %d from Flash\n"	,	L_36
nic_present	,	V_66
idc_params	,	V_93
exit_read_template_error	,	V_132
"%s: Restart done\n"	,	L_53
"%s: IDC Unlock by %d failed, lock owner is %d\n"	,	L_15
qla4_83xx_process_init_seq	,	F_60
NIC_CLASS	,	V_75
idc_ctrl	,	V_55
OPCODE_POLL_LIST	,	V_177
iscsi_func_low	,	V_68
interrupt_service_routine	,	V_206
QLA83XX_RESET_PORT3	,	V_228
QLA83XX_RESET_PORT1	,	V_226
msleep	,	F_11
QLA83XX_RESET_PORT2	,	V_227
QLA83XX_RESET_PORT0	,	V_225
qla4_83xx_flash_lock	,	F_10
QLA83XX_PORT1_RXB_TC_STATS	,	V_219
"%s: idc_ctrl = %d\n"	,	L_16
reset_timeout	,	V_79
"%s: Unknown command ==&gt; 0x%04x on entry = %d\n"	,	L_46
flash_addr	,	V_22
qla4_8xxx_set_rst_ready	,	F_28
CRB_CMDPEG_CHECK_RETRY_COUNT	,	V_112
qla4_83xx_pause	,	F_52
"0x%x "	,	L_60
exit_lock_recovery	,	V_40
uint8_t	,	T_3
QLA83XX_WILDCARD	,	V_14
seq_error	,	V_121
OPCODE_POLL_WRITE_LIST	,	V_178
p_buff	,	V_125
GRACEFUL_RESET_BIT1	,	V_184
sum	,	V_122
template_end	,	V_171
waddr	,	V_142
qla4_8xxx_intr_disable	,	F_66
QLA83XX_IDC_DRV_CTRL	,	V_56
ROM_DRV_RESET_ACK_TIMEOUT	,	V_96
QLA83XX_BOOT_FROM_FLASH	,	V_187
exit_isp_reset	,	V_210
qla4_83xx_poll_reg	,	F_41
"%s: Poll Failed:  0x%08x 0x%08x 0x%08x\n"	,	L_33
"%s: Abrupt STOP Sub-Sequence end.\n"	,	L_47
uint32_t	,	T_1
"%s: Timeout Error: poll list, Item_num %d, entry_num %d\n"	,	L_43
isp_ops	,	V_37
start_offset	,	V_138
qla4_83xx_rd_reg_indirect	,	F_8
p_cache	,	V_101
mdelay	,	F_53
__iomem	,	V_4
qla4_83xx_wr_reg	,	F_3
xor_value	,	V_150
func_nibble	,	V_64
"%s: Restart error\n"	,	L_52
QLA83XX_RESET_CONTROL	,	V_232
qla4_83xx_flash_read_u32	,	F_13
dest	,	V_105
"%s: Command Peg initialization complete. State=0x%x\n"	,	L_32
p_data	,	V_23
"%s: Graceful RESET: Not collecting minidump\n"	,	L_50
"%s: Wrote firmware size %d to MS\n"	,	L_31
"%s: Reset sequence completed with some timeout errors.\n"	,	L_45
QLA83XX_RESET_TEMPLATE_ADDR	,	V_130
QLA83XX_FLASH_DIRECT_DATA	,	F_14
p_poll	,	V_159
iscsi_present	,	V_67
exit_lockless_read	,	V_33
qla4_83xx_reset_entry_hdr	,	V_151
QLA83XX_PORT0_RXB_TC_STATS	,	V_218
qla4_83xx_reset_template_hdr	,	V_131
qla4_8xxx_clear_rst_ready	,	F_78
QLA83XX_FLASH_UNLOCK	,	V_21
qla4_83xx_eport_init	,	F_82
dev_state	,	V_77
init_offset	,	V_136
qla4_83xx_get_idc_param	,	F_34
"%s: flash lock by func %d failed, held by func %d\n"	,	L_4
qla4_83xx_need_reset_handler	,	F_26
first_owner	,	V_48
hdr_size	,	V_133
"%s: Abrupt INIT Sub-Sequence end.\n"	,	L_49
qla4_83xx_read_write_list	,	F_48
INT_ENABLE_FW_MB	,	V_195
exit_lock_error	,	V_27
seq_end	,	V_170
ulong	,	T_2
INTENT_TO_RECOVER	,	V_42
"%s: Non Reset owner dev init timeout\n"	,	L_20
AF_83XX_MBOX_INTR_ON	,	V_192
"%s: %s: RESET TIMEOUT! drv_state: 0x%08x, drv_active: 0x%08x\n"	,	L_22
ql4_printk	,	F_7
QLA8XXX_DEV_NEED_RESET	,	V_89
__le32	,	V_30
QLA83XX_IDC_PARAM_ADDR	,	V_94
"%s: reset acknowledged\n"	,	L_19
hdr	,	V_124
"%s: Failed to read reset template\n"	,	L_37
qla4_83xx_read_write_crb_reg	,	F_44
uint64_t	,	T_4
qla4_83xx_wr_reg_indirect	,	F_9
"%s: ha-&gt;nx_dev_init_timeout = %d, ha-&gt;nx_reset_timeout = %d\n"	,	L_24
"%s: Failed to allocate reset template resources\n"	,	L_35
qla4_83xx_reg	,	V_193
"%s: IDC lock Recovery by %d successful\n"	,	L_13
QLA83XX_SET_TC_MAX_CELL_VAL	,	V_223
qla4_83xx_queue_mbox_cmd	,	F_74
qla4_83xx_process_mbox_intr	,	F_75
val	,	V_6
QLA83XX_RESET_ETHER_PCS	,	V_231
exit_flash_read	,	V_28
"IFB-Pause Thresholds: Port 2:0x%x, Port 3:0x%x\n"	,	L_68
"Reset Template: 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X 0x%X\n"	,	L_26
__func__	,	V_11
exit_read_reset_template	,	V_129
qla4_83xx_idc_dontreset	,	F_24
"%s: Error reading firmware from flash\n"	,	L_28
signature	,	V_134
risc_intr	,	V_204
"%s: Illegal addr = 0x%x\n"	,	L_5
"%s: drv_state = 0x%x, drv_active = 0x%x\n"	,	L_21
flags	,	V_82
exit_copy_bootloader	,	V_109
"Port 0 RxB Traffic Class Max Cell Registers[3..0]:"	,	L_64
scsi_qla_host	,	V_1
OPCODE_POLL_READ_LIST	,	V_183
qla4_83xx_restart	,	F_61
"%s: IDC lock Recovery by %d failed, Retrying timeout\n"	,	L_14
qla4_83xx_isp_reset	,	F_76
qla4_83xx_rd_reg	,	F_1
qla4_83xx_lock_recovery	,	F_18
init_seq_offset	,	V_137
qla4_8xxx_get_minidump	,	F_62
test_result	,	V_118
"%s: Timeout Error: poll list, item_num %d, entry_num %d\n"	,	L_42
vmalloc	,	F_37
DONTRESET_BIT0	,	V_57
udelay	,	F_47
p_entry	,	V_154
"\n"	,	L_61
"%s: Performing ISP error recovery\n"	,	L_18
tmplt_hdr_size	,	V_127
ql4xdontresethba	,	V_208
data	,	V_13
OPCODE_WRITE_LIST	,	V_175
reset_tmplt	,	V_99
"%s: Reset_owner turning off drv_active of non-acking function 0x%x\n"	,	L_23
device_type	,	V_73
qla4_8xxx_ms_mem_write_128b	,	F_38
qla4_8xxx_intr_enable	,	F_70
OPCODE_TMPL_END	,	V_182
exit_copy_error	,	V_110
"%s: Failed to set register window : addr written 0x%x, read 0x%x!\n"	,	L_1
wr_reg_direct	,	V_41
QLA8XXX_CRB_DEV_PART_INFO	,	V_70
host_intr	,	V_201
lock_status	,	V_17
"Port 1 RxB Traffic Class Max Cell Registers[3..0]:"	,	L_65
OPCODE_SEQ_PAUSE	,	V_180
DEBUG2	,	F_22
stop_offset	,	V_140
intr_status	,	V_203
mailbox_in	,	V_199
qla4_83xx_poll	,	V_158
PHAN_INITIALIZE_COMPLETE	,	V_114
"Port 1 Rx Buffer Pause Threshold Registers[TC7..TC0]:"	,	L_62
qla4_83xx_check_cmd_peg_status	,	F_40
qla4_83xx_quad_entry	,	V_161
idc_lock	,	V_87
"SRE-Shim Ctrl:0x%x\n"	,	L_58
qla4_83xx_clear_idc_dontreset	,	F_23
start_seq_offset	,	V_139
qla4_83xx_dump_reset_seq_hdr	,	F_35
qla4_83xx_is_detached	,	F_84
QLA83XX_FLASH_LOCK_ID	,	V_20
CRB_CMDPEG_CHECK_DELAY	,	V_115
array	,	V_146
QLA83XX_PORT0_RXB_TC_MAX_CELL	,	V_216
QLA83XX_DRV_LOCK	,	V_46
rd_reg_direct	,	V_38
qla4_83xx_poll_list	,	F_49
addr	,	V_3
test_mask	,	V_117
value	,	V_119
index_a	,	V_145
readl	,	F_2
QLA83XX_BOOTLOADER_ADDR	,	V_107
qla4_83xx_process_start_seq	,	F_59
QLA83XX_BOOTLOADER_SIZE	,	V_108
AF_INIT_DONE	,	V_233
ret_val	,	V_7
test_and_clear_bit	,	F_65
KERN_ERR	,	V_10
lock_owner	,	V_15
KERN_DEBUG	,	V_97
