INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.sim/sim_1/synth/func/xsim/uart_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_Demodulator
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
