Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Nov 17 11:30:26 2025
| Host         : AUDPBSLAPPY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_wallace_timing_summary_routed.rpt -pb multiplier_wallace_timing_summary_routed.pb -rpx multiplier_wallace_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_wallace
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            product[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 3.820ns (40.935%)  route 5.512ns (59.065%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=20, routed)          1.997     2.826    a_IBUF[6]
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.053     2.879 r  product_OBUF[15]_inst_i_23/O
                         net (fo=3, routed)           0.564     3.442    c2[11]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.053     3.495 r  product_OBUF[15]_inst_i_9/O
                         net (fo=3, routed)           0.901     4.397    product_OBUF[15]_inst_i_9_n_0
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.053     4.450 r  product_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.466     4.915    product_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.260     5.175 r  product_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           1.584     6.759    product_OBUF[15]
    P20                  OBUF (Prop_obuf_I_O)         2.573     9.332 r  product_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.332    product[15]
    P20                                                               r  product[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            product[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.283ns  (logic 4.114ns (44.320%)  route 5.169ns (55.680%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          1.917     2.718    a_IBUF[0]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.064     2.782 r  product_OBUF[11]_inst_i_23/O
                         net (fo=3, routed)           0.621     3.403    c3[8]
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.170     3.573 r  product_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.671     4.244    product_OBUF[11]_inst_i_10_n_0
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.053     4.297 r  product_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.388     4.685    product_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     4.915 r  product_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    product_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.128 r  product_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           1.573     6.700    product_OBUF[13]
    M22                  OBUF (Prop_obuf_I_O)         2.583     9.283 r  product_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.283    product[13]
    M22                                                               r  product[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            product[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 3.893ns (41.999%)  route 5.376ns (58.001%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=20, routed)          1.997     2.826    a_IBUF[6]
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.053     2.879 r  product_OBUF[15]_inst_i_23/O
                         net (fo=3, routed)           0.566     3.444    c2[11]
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.053     3.497 r  product_OBUF[15]_inst_i_16/O
                         net (fo=3, routed)           0.787     4.284    s6[11]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.053     4.337 r  product_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.451     4.789    product_OBUF[15]_inst_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.330     5.119 r  product_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           1.574     6.693    product_OBUF[14]
    M21                  OBUF (Prop_obuf_I_O)         2.575     9.268 r  product_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    product[14]
    M21                                                               r  product[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            product[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 4.037ns (44.366%)  route 5.062ns (55.634%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          1.917     2.718    a_IBUF[0]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.064     2.782 r  product_OBUF[11]_inst_i_23/O
                         net (fo=3, routed)           0.621     3.403    c3[8]
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.170     3.573 r  product_OBUF[11]_inst_i_10/O
                         net (fo=3, routed)           0.671     4.244    product_OBUF[11]_inst_i_10_n_0
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.053     4.297 r  product_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.388     4.685    product_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     4.915 r  product_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    product_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     5.054 r  product_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           1.466     6.519    product_OBUF[12]
    P23                  OBUF (Prop_obuf_I_O)         2.579     9.098 r  product_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.098    product[12]
    P23                                                               r  product[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            product[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.073ns (45.013%)  route 4.975ns (54.987%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=17, routed)          1.891     2.710    a_IBUF[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.053     2.763 r  product_OBUF[7]_inst_i_16/O
                         net (fo=2, routed)           0.562     3.325    c1[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.053     3.378 f  product_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.562     3.940    product_OBUF[7]_inst_i_14_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.053     3.993 r  product_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.387     4.379    product_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.681 r  product_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.681    product_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.894 r  product_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           1.574     6.468    product_OBUF[9]
    N22                  OBUF (Prop_obuf_I_O)         2.580     9.048 r  product_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.048    product[9]
    N22                                                               r  product[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            product[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 3.882ns (43.202%)  route 5.104ns (56.798%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          1.917     2.718    a_IBUF[0]
    SLICE_X4Y15          LUT4 (Prop_lut4_I0_O)        0.053     2.771 r  product_OBUF[11]_inst_i_31/O
                         net (fo=3, routed)           0.576     3.347    s3[7]
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.053     3.400 r  product_OBUF[11]_inst_i_18/O
                         net (fo=3, routed)           0.710     4.110    product_OBUF[11]_inst_i_18_n_0
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.053     4.163 r  product_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.430     4.593    product_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.355     4.948 r  product_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, routed)           1.471     6.419    product_OBUF[11]
    N23                  OBUF (Prop_obuf_I_O)         2.566     8.985 r  product_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.985    product[11]
    N23                                                               r  product[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            product[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 3.863ns (43.108%)  route 5.098ns (56.892%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          1.917     2.718    a_IBUF[0]
    SLICE_X4Y15          LUT4 (Prop_lut4_I0_O)        0.053     2.771 r  product_OBUF[11]_inst_i_31/O
                         net (fo=3, routed)           0.576     3.347    s3[7]
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.053     3.400 r  product_OBUF[11]_inst_i_18/O
                         net (fo=3, routed)           0.710     4.110    product_OBUF[11]_inst_i_18_n_0
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.053     4.163 r  product_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.430     4.593    product_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     4.913 r  product_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           1.466     6.378    product_OBUF[10]
    N21                  OBUF (Prop_obuf_I_O)         2.582     8.961 r  product_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.961    product[10]
    N21                                                               r  product[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            product[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 3.978ns (44.815%)  route 4.899ns (55.185%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=17, routed)          1.891     2.710    a_IBUF[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.053     2.763 r  product_OBUF[7]_inst_i_16/O
                         net (fo=2, routed)           0.562     3.325    c1[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.053     3.378 f  product_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.562     3.940    product_OBUF[7]_inst_i_14_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.053     3.993 r  product_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.387     4.379    product_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.681 r  product_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.681    product_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.820 r  product_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, routed)           1.497     6.317    product_OBUF[8]
    R21                  OBUF (Prop_obuf_I_O)         2.560     8.877 r  product_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.877    product[8]
    R21                                                               r  product[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            product[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.690ns  (logic 3.879ns (44.636%)  route 4.811ns (55.364%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=17, routed)          1.891     2.710    a_IBUF[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.053     2.763 r  product_OBUF[7]_inst_i_16/O
                         net (fo=2, routed)           0.562     3.325    c1[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.053     3.378 f  product_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.562     3.940    product_OBUF[7]_inst_i_14_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.053     3.993 r  product_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.387     4.379    product_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.355     4.734 r  product_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           1.410     6.144    product_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         2.546     8.690 r  product_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.690    product[7]
    P21                                                               r  product[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            product[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.669ns  (logic 3.868ns (44.613%)  route 4.802ns (55.387%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=17, routed)          1.891     2.710    a_IBUF[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.053     2.763 r  product_OBUF[7]_inst_i_16/O
                         net (fo=2, routed)           0.562     3.325    c1[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.053     3.378 f  product_OBUF[7]_inst_i_14/O
                         net (fo=3, routed)           0.562     3.940    product_OBUF[7]_inst_i_14_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.053     3.993 r  product_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.387     4.379    product_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     4.699 r  product_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           1.400     6.099    product_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         2.570     8.669 r  product_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.669    product[6]
    R22                                                               r  product[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            product[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.443ns (63.788%)  route 0.819ns (36.212%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[3]_inst/O
                         net (fo=22, routed)          0.480     0.554    b_IBUF[3]
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.029     0.583 r  product_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.339     0.922    product_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         1.341     2.263 r  product_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.263    product[3]
    T25                                                               r  product[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            product[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.370ns (60.196%)  route 0.906ns (39.804%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  b_IBUF[2]_inst/O
                         net (fo=15, routed)          0.518     0.576    b_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.028     0.604 r  product_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.388     0.992    product_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         1.283     2.276 r  product_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.276    product[2]
    T20                                                               r  product[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            product[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.392ns (60.710%)  route 0.901ns (39.290%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  b_IBUF[1]_inst/O
                         net (fo=16, routed)          0.593     0.669    b_IBUF[1]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.028     0.697 r  product_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.308     1.006    product_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         1.287     2.293 r  product_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.293    product[1]
    R20                                                               r  product[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            product[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.493ns (64.230%)  route 0.831ns (35.770%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[3]_inst/O
                         net (fo=22, routed)          0.491     0.564    b_IBUF[3]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.028     0.592 r  product_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.592    product_OBUF[7]_inst_i_9_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.647 r  product_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.340     0.988    product_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         1.336     2.324 r  product_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.324    product[4]
    T24                                                               r  product[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            product[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.444ns (60.370%)  route 0.948ns (39.630%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          0.639     0.715    b_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.033     0.748 r  product_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.309     1.057    product_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.335     2.392 r  product_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.392    product[0]
    T22                                                               r  product[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            product[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.520ns (63.388%)  route 0.878ns (36.612%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[3]_inst/O
                         net (fo=22, routed)          0.491     0.564    b_IBUF[3]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.028     0.592 r  product_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.592    product_OBUF[7]_inst_i_9_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     0.674 r  product_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.387     1.061    product_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         1.336     2.397 r  product_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.397    product[5]
    R23                                                               r  product[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            product[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.523ns (63.078%)  route 0.891ns (36.922%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b_IBUF[7]_inst/O
                         net (fo=17, routed)          0.408     0.501    b_IBUF[7]
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.028     0.529 r  product_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.529    product_OBUF[15]_inst_i_5_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.578 r  product_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           0.484     1.061    product_OBUF[15]
    P20                  OBUF (Prop_obuf_I_O)         1.353     2.414 r  product_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.414    product[15]
    P20                                                               r  product[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            product[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.557ns (64.046%)  route 0.874ns (35.954%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[3]_inst/O
                         net (fo=22, routed)          0.491     0.564    b_IBUF[3]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.028     0.592 r  product_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.592    product_OBUF[7]_inst_i_9_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     0.709 r  product_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.383     1.093    product_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         1.339     2.432 r  product_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.432    product[6]
    R22                                                               r  product[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            product[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.558ns (63.835%)  route 0.883ns (36.165%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[3]_inst/O
                         net (fo=22, routed)          0.491     0.564    b_IBUF[3]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.028     0.592 r  product_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.592    product_OBUF[7]_inst_i_9_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.130     0.722 r  product_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           0.392     1.114    product_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         1.326     2.440 r  product_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.440    product[7]
    P21                                                               r  product[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            product[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.551ns (62.945%)  route 0.913ns (37.055%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b_IBUF[7]_inst/O
                         net (fo=17, routed)          0.366     0.459    b_IBUF[7]
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.028     0.487 r  product_OBUF[11]_inst_i_11/O
                         net (fo=3, routed)           0.111     0.599    s6[10]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.028     0.627 r  product_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.627    product_OBUF[11]_inst_i_7_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.678 r  product_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           0.436     1.113    product_OBUF[10]
    N21                  OBUF (Prop_obuf_I_O)         1.351     2.464 r  product_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.464    product[10]
    N21                                                               r  product[10] (OUT)
  -------------------------------------------------------------------    -------------------





