# do uart_board_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06 {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:04 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06" /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/tx.sv 
# -- Compiling module tx
# 
# Top level modules:
# 	tx
# End time: 20:28:04 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06 {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:04 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06" /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/rx.sv 
# -- Compiling module rx
# 
# Top level modules:
# 	rx
# End time: 20:28:04 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06 {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/div_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:04 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06" /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/div_clock.sv 
# -- Compiling module div_clock
# 
# Top level modules:
# 	div_clock
# End time: 20:28:04 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06 {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:04 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06" /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/uart_tb.sv 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 20:28:04 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06 {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/uart.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:04 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06" /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 20:28:04 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.. {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:04 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.." /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../uart_tb.sv 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 20:28:04 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.. {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../div_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:04 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.." /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../div_clock.sv 
# -- Compiling module div_clock
# 
# Top level modules:
# 	div_clock
# End time: 20:28:04 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.. {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:04 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.." /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../rx.sv 
# -- Compiling module rx
# 
# Top level modules:
# 	rx
# End time: 20:28:05 on May 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.. {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:05 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.." /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../tx.sv 
# -- Compiling module tx
# 
# Top level modules:
# 	tx
# End time: 20:28:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.. {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../uart.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:05 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/.." /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 20:28:05 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  uart_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" uart_tb 
# Start time: 20:28:05 on May 13,2025
# Loading sv_std.std
# Loading work.uart_tb
# Loading work.uart
# Loading work.div_clock
# Loading work.tx
# Loading work.rx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libcap.so.2 : module was loaded at an absolute address.
# Iniciando simulacao UART...
# Byte enviado: 0xA5
# ERRO! Byte recebido: 34 (esperado: A5)
# ** Note: $finish    : /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../uart_tb.sv(79)
#    Time: 1061720 ns  Iteration: 0  Instance: /uart_tb
# 1
# Break in Module uart_tb at /home/c-ec2022/ra248220/Documents/MC613/MC613/lab06/quartus/../uart_tb.sv line 79
# End time: 20:30:09 on May 13,2025, Elapsed time: 0:02:04
# Errors: 0, Warnings: 2
