
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.06

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_rd_a2[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_rd_a3[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ CPU_rd_a2[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.40    0.40 v CPU_rd_a2[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_rd_a2[1] (net)
                  0.02    0.00    0.40 v CPU_rd_a3[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.76    0.76   clock uncertainty
                          0.00    0.76   clock reconvergence pessimism
                                  0.76 ^ CPU_rd_a3[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.06    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.26    0.71    0.93    0.93 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.71    0.01    0.94 ^ _11580_/A (sky130_fd_sc_hd__ha_2)
     6    0.02    0.09    0.45    1.39 v _11580_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05686_ (net)
                  0.09    0.00    1.39 v _08116_/B (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.57    0.54    1.93 ^ _08116_/Y (sky130_fd_sc_hd__nor4_1)
                                         _02724_ (net)
                  0.57    0.00    1.93 ^ _08121_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.14    0.18    2.11 v _08121_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02729_ (net)
                  0.14    0.00    2.11 v _08266_/B1 (sky130_fd_sc_hd__a211o_1)
     2    0.01    0.10    0.36    2.46 v _08266_/X (sky130_fd_sc_hd__a211o_1)
                                         _02868_ (net)
                  0.10    0.00    2.46 v _08374_/A1 (sky130_fd_sc_hd__a211oi_2)
     3    0.01    0.29    0.30    2.77 ^ _08374_/Y (sky130_fd_sc_hd__a211oi_2)
                                         _02971_ (net)
                  0.29    0.00    2.77 ^ _08586_/A (sky130_fd_sc_hd__nand2_1)
     1    0.01    0.10    0.12    2.89 v _08586_/Y (sky130_fd_sc_hd__nand2_1)
                                         _03173_ (net)
                  0.10    0.00    2.89 v _08587_/S (sky130_fd_sc_hd__mux2i_2)
     1    0.01    0.07    0.18    3.08 v _08587_/Y (sky130_fd_sc_hd__mux2i_2)
                                         _03174_ (net)
                  0.07    0.00    3.08 v _08602_/A (sky130_fd_sc_hd__nor3_4)
    17    0.08    0.79    0.68    3.75 ^ _08602_/Y (sky130_fd_sc_hd__nor3_4)
                                         _03189_ (net)
                  0.79    0.01    3.76 ^ _09280_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.14    0.20    3.96 v _09280_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00760_ (net)
                  0.14    0.00    3.96 v CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.96   data arrival time

                  0.48    9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock network delay (ideal)
                         -0.48    9.07   clock uncertainty
                          0.00    9.07   clock reconvergence pessimism
                                  9.07 ^ CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.02   library setup time
                                  9.02   data required time
-----------------------------------------------------------------------------
                                  9.02   data required time
                                 -3.96   data arrival time
-----------------------------------------------------------------------------
                                  5.06   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.26    0.71    0.93    0.93 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.71    0.01    0.94 ^ _11580_/A (sky130_fd_sc_hd__ha_2)
     6    0.02    0.09    0.45    1.39 v _11580_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05686_ (net)
                  0.09    0.00    1.39 v _08116_/B (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.57    0.54    1.93 ^ _08116_/Y (sky130_fd_sc_hd__nor4_1)
                                         _02724_ (net)
                  0.57    0.00    1.93 ^ _08121_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.14    0.18    2.11 v _08121_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02729_ (net)
                  0.14    0.00    2.11 v _08266_/B1 (sky130_fd_sc_hd__a211o_1)
     2    0.01    0.10    0.36    2.46 v _08266_/X (sky130_fd_sc_hd__a211o_1)
                                         _02868_ (net)
                  0.10    0.00    2.46 v _08374_/A1 (sky130_fd_sc_hd__a211oi_2)
     3    0.01    0.29    0.30    2.77 ^ _08374_/Y (sky130_fd_sc_hd__a211oi_2)
                                         _02971_ (net)
                  0.29    0.00    2.77 ^ _08586_/A (sky130_fd_sc_hd__nand2_1)
     1    0.01    0.10    0.12    2.89 v _08586_/Y (sky130_fd_sc_hd__nand2_1)
                                         _03173_ (net)
                  0.10    0.00    2.89 v _08587_/S (sky130_fd_sc_hd__mux2i_2)
     1    0.01    0.07    0.18    3.08 v _08587_/Y (sky130_fd_sc_hd__mux2i_2)
                                         _03174_ (net)
                  0.07    0.00    3.08 v _08602_/A (sky130_fd_sc_hd__nor3_4)
    17    0.08    0.79    0.68    3.75 ^ _08602_/Y (sky130_fd_sc_hd__nor3_4)
                                         _03189_ (net)
                  0.79    0.01    3.76 ^ _09280_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.14    0.20    3.96 v _09280_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00760_ (net)
                  0.14    0.00    3.96 v CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.96   data arrival time

                  0.48    9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock network delay (ideal)
                         -0.48    9.07   clock uncertainty
                          0.00    9.07   clock reconvergence pessimism
                                  9.07 ^ CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.02   library setup time
                                  9.02   data required time
-----------------------------------------------------------------------------
                                  9.02   data required time
                                 -3.96   data arrival time
-----------------------------------------------------------------------------
                                  5.06   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.22498437762260437

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1500

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.017669038847088814

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8387

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1211

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.93    0.93 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.46    1.39 v _11580_/SUM (sky130_fd_sc_hd__ha_2)
   0.54    1.93 ^ _08116_/Y (sky130_fd_sc_hd__nor4_1)
   0.18    2.11 v _08121_/Y (sky130_fd_sc_hd__nand2_1)
   0.36    2.46 v _08266_/X (sky130_fd_sc_hd__a211o_1)
   0.31    2.77 ^ _08374_/Y (sky130_fd_sc_hd__a211oi_2)
   0.12    2.89 v _08586_/Y (sky130_fd_sc_hd__nand2_1)
   0.18    3.08 v _08587_/Y (sky130_fd_sc_hd__mux2i_2)
   0.68    3.75 ^ _08602_/Y (sky130_fd_sc_hd__nor3_4)
   0.21    3.96 v _09280_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    3.96 v CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           3.96   data arrival time

   9.55    9.55   clock clk (rise edge)
   0.00    9.55   clock network delay (ideal)
  -0.48    9.07   clock uncertainty
   0.00    9.07   clock reconvergence pessimism
           9.07 ^ CPU_Xreg_value_a4[1][31]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.05    9.02   library setup time
           9.02   data required time
---------------------------------------------------------
           9.02   data required time
          -3.96   data arrival time
---------------------------------------------------------
           5.06   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_rd_a2[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_rd_a3[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ CPU_rd_a2[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.40    0.40 v CPU_rd_a2[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.40 v CPU_rd_a3[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
           0.40   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.76    0.76   clock uncertainty
   0.00    0.76   clock reconvergence pessimism
           0.76 ^ CPU_rd_a3[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.06    0.82   library hold time
           0.82   data required time
---------------------------------------------------------
           0.82   data required time
          -0.40   data arrival time
---------------------------------------------------------
          -0.42   slack (VIOLATED)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.9647

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
5.0569

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
127.548112

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.88e-03   7.44e-04   1.04e-08   6.62e-03  55.5%
Combinational          1.65e-03   3.66e-03   1.12e-08   5.31e-03  44.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.52e-03   4.41e-03   2.16e-08   1.19e-02 100.0%
                          63.1%      36.9%       0.0%
