
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001822  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00001822  000018b6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00800068  00800068  000018be  2**0
                  ALLOC
  3 .stab         00001944  00000000  00000000  000018c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000cb0  00000000  00000000  00003204  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00003eb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00003ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004164  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00005dad  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00006c98  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007a48  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00007ba8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00007e35  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008603  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 59 0a 	jmp	0x14b2	; 0x14b2 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 8c 0a 	jmp	0x1518	; 0x1518 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	ac 36       	cpi	r26, 0x6C	; 108
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e2 e2       	ldi	r30, 0x22	; 34
      78:	f8 e1       	ldi	r31, 0x18	; 24
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 b3 05 	call	0xb66	; 0xb66 <main>
      8a:	0c 94 0f 0c 	jmp	0x181e	; 0x181e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 d8 0b 	jmp	0x17b0	; 0x17b0 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f4 0b 	jmp	0x17e8	; 0x17e8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 d8 0b 	jmp	0x17b0	; 0x17b0 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f4 0b 	jmp	0x17e8	; 0x17e8 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 e8 0b 	jmp	0x17d0	; 0x17d0 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 04 0c 	jmp	0x1808	; 0x1808 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Timer0_Tick>:

uint16 Tick=0;


/*function to calculate numbers of Over flow*/
void Timer0_Tick(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	Tick++;
     b4e:	80 91 68 00 	lds	r24, 0x0068
     b52:	90 91 69 00 	lds	r25, 0x0069
     b56:	01 96       	adiw	r24, 0x01	; 1
     b58:	90 93 69 00 	sts	0x0069, r25
     b5c:	80 93 68 00 	sts	0x0068, r24
}
     b60:	cf 91       	pop	r28
     b62:	df 91       	pop	r29
     b64:	08 95       	ret

00000b66 <main>:

int main(void){
     b66:	df 93       	push	r29
     b68:	cf 93       	push	r28
     b6a:	cd b7       	in	r28, 0x3d	; 61
     b6c:	de b7       	in	r29, 0x3e	; 62
     b6e:	c3 54       	subi	r28, 0x43	; 67
     b70:	d0 40       	sbci	r29, 0x00	; 0
     b72:	0f b6       	in	r0, 0x3f	; 63
     b74:	f8 94       	cli
     b76:	de bf       	out	0x3e, r29	; 62
     b78:	0f be       	out	0x3f, r0	; 63
     b7a:	cd bf       	out	0x3d, r28	; 61
	SREG|=(1<<7); /*enable global interrupt*/
     b7c:	af e5       	ldi	r26, 0x5F	; 95
     b7e:	b0 e0       	ldi	r27, 0x00	; 0
     b80:	ef e5       	ldi	r30, 0x5F	; 95
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	80 81       	ld	r24, Z
     b86:	80 68       	ori	r24, 0x80	; 128
     b88:	8c 93       	st	X, r24

	Timer0_ConfigType T0_Config={clk_1024}; /*Set timer0 configuration*/
     b8a:	85 e0       	ldi	r24, 0x05	; 5
     b8c:	8c af       	std	Y+60, r24	; 0x3c

	Set_Callback(Timer0_Tick);  /*Set call back function*/
     b8e:	83 ea       	ldi	r24, 0xA3	; 163
     b90:	95 e0       	ldi	r25, 0x05	; 5
     b92:	0e 94 02 0b 	call	0x1604	; 0x1604 <Set_Callback>
	 * check to ensure that the user enter the right password                     *
	 * Door_key used to know what the user want (open the door ,change password)  *
	 * wrong used to count the wrong passwords                                    *
	 ******************************************************************************/

	uint8 key[6]={0},i=0,check=0,Door_key=0,wrong=0;
     b96:	86 e0       	ldi	r24, 0x06	; 6
     b98:	fe 01       	movw	r30, r28
     b9a:	fd 96       	adiw	r30, 0x3d	; 61
     b9c:	df 01       	movw	r26, r30
     b9e:	28 2f       	mov	r18, r24
     ba0:	1d 92       	st	X+, r1
     ba2:	2a 95       	dec	r18
     ba4:	e9 f7       	brne	.-6      	; 0xba0 <main+0x3a>
     ba6:	1b ae       	std	Y+59, r1	; 0x3b
     ba8:	fe 01       	movw	r30, r28
     baa:	ed 5b       	subi	r30, 0xBD	; 189
     bac:	ff 4f       	sbci	r31, 0xFF	; 255
     bae:	10 82       	st	Z, r1
     bb0:	1a ae       	std	Y+58, r1	; 0x3a
     bb2:	19 ae       	std	Y+57, r1	; 0x39

	UART_init(); /*Initialize UART*/
     bb4:	0e 94 1e 0b 	call	0x163c	; 0x163c <UART_init>

	EEPROM_init(); /*Initialize UART*/
     bb8:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <EEPROM_init>

	UART_receiveString(key); /*  Receive the password for the first time */
     bbc:	ce 01       	movw	r24, r28
     bbe:	cd 96       	adiw	r24, 0x3d	; 61
     bc0:	0e 94 95 0b 	call	0x172a	; 0x172a <UART_receiveString>

	DDRD|=(1<<7);
     bc4:	a1 e3       	ldi	r26, 0x31	; 49
     bc6:	b0 e0       	ldi	r27, 0x00	; 0
     bc8:	e1 e3       	ldi	r30, 0x31	; 49
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	80 81       	ld	r24, Z
     bce:	80 68       	ori	r24, 0x80	; 128
     bd0:	8c 93       	st	X, r24
	PORTD&=~(1<<7);
     bd2:	a2 e3       	ldi	r26, 0x32	; 50
     bd4:	b0 e0       	ldi	r27, 0x00	; 0
     bd6:	e2 e3       	ldi	r30, 0x32	; 50
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	80 81       	ld	r24, Z
     bdc:	8f 77       	andi	r24, 0x7F	; 127
     bde:	8c 93       	st	X, r24

	/*Save the password in EEPROM*/
	for(i=0;i<6;i++){
     be0:	1b ae       	std	Y+59, r1	; 0x3b
     be2:	88 c0       	rjmp	.+272    	; 0xcf4 <main+0x18e>
		EEPROM_writeByte(0x0040+i,key[i]);
     be4:	8b ad       	ldd	r24, Y+59	; 0x3b
     be6:	88 2f       	mov	r24, r24
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	80 5c       	subi	r24, 0xC0	; 192
     bec:	9f 4f       	sbci	r25, 0xFF	; 255
     bee:	ac 01       	movw	r20, r24
     bf0:	8b ad       	ldd	r24, Y+59	; 0x3b
     bf2:	28 2f       	mov	r18, r24
     bf4:	30 e0       	ldi	r19, 0x00	; 0
     bf6:	ce 01       	movw	r24, r28
     bf8:	cd 96       	adiw	r24, 0x3d	; 61
     bfa:	fc 01       	movw	r30, r24
     bfc:	e2 0f       	add	r30, r18
     bfe:	f3 1f       	adc	r31, r19
     c00:	20 81       	ld	r18, Z
     c02:	ca 01       	movw	r24, r20
     c04:	62 2f       	mov	r22, r18
     c06:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <EEPROM_writeByte>
     c0a:	80 e0       	ldi	r24, 0x00	; 0
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	a0 e2       	ldi	r26, 0x20	; 32
     c10:	b1 e4       	ldi	r27, 0x41	; 65
     c12:	8d ab       	std	Y+53, r24	; 0x35
     c14:	9e ab       	std	Y+54, r25	; 0x36
     c16:	af ab       	std	Y+55, r26	; 0x37
     c18:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c1a:	6d a9       	ldd	r22, Y+53	; 0x35
     c1c:	7e a9       	ldd	r23, Y+54	; 0x36
     c1e:	8f a9       	ldd	r24, Y+55	; 0x37
     c20:	98 ad       	ldd	r25, Y+56	; 0x38
     c22:	20 e0       	ldi	r18, 0x00	; 0
     c24:	30 e0       	ldi	r19, 0x00	; 0
     c26:	4a ef       	ldi	r20, 0xFA	; 250
     c28:	54 e4       	ldi	r21, 0x44	; 68
     c2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c2e:	dc 01       	movw	r26, r24
     c30:	cb 01       	movw	r24, r22
     c32:	89 ab       	std	Y+49, r24	; 0x31
     c34:	9a ab       	std	Y+50, r25	; 0x32
     c36:	ab ab       	std	Y+51, r26	; 0x33
     c38:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     c3a:	69 a9       	ldd	r22, Y+49	; 0x31
     c3c:	7a a9       	ldd	r23, Y+50	; 0x32
     c3e:	8b a9       	ldd	r24, Y+51	; 0x33
     c40:	9c a9       	ldd	r25, Y+52	; 0x34
     c42:	20 e0       	ldi	r18, 0x00	; 0
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	40 e8       	ldi	r20, 0x80	; 128
     c48:	5f e3       	ldi	r21, 0x3F	; 63
     c4a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     c4e:	88 23       	and	r24, r24
     c50:	2c f4       	brge	.+10     	; 0xc5c <main+0xf6>
		__ticks = 1;
     c52:	81 e0       	ldi	r24, 0x01	; 1
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	98 ab       	std	Y+48, r25	; 0x30
     c58:	8f a7       	std	Y+47, r24	; 0x2f
     c5a:	3f c0       	rjmp	.+126    	; 0xcda <main+0x174>
	else if (__tmp > 65535)
     c5c:	69 a9       	ldd	r22, Y+49	; 0x31
     c5e:	7a a9       	ldd	r23, Y+50	; 0x32
     c60:	8b a9       	ldd	r24, Y+51	; 0x33
     c62:	9c a9       	ldd	r25, Y+52	; 0x34
     c64:	20 e0       	ldi	r18, 0x00	; 0
     c66:	3f ef       	ldi	r19, 0xFF	; 255
     c68:	4f e7       	ldi	r20, 0x7F	; 127
     c6a:	57 e4       	ldi	r21, 0x47	; 71
     c6c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     c70:	18 16       	cp	r1, r24
     c72:	4c f5       	brge	.+82     	; 0xcc6 <main+0x160>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c74:	6d a9       	ldd	r22, Y+53	; 0x35
     c76:	7e a9       	ldd	r23, Y+54	; 0x36
     c78:	8f a9       	ldd	r24, Y+55	; 0x37
     c7a:	98 ad       	ldd	r25, Y+56	; 0x38
     c7c:	20 e0       	ldi	r18, 0x00	; 0
     c7e:	30 e0       	ldi	r19, 0x00	; 0
     c80:	40 e2       	ldi	r20, 0x20	; 32
     c82:	51 e4       	ldi	r21, 0x41	; 65
     c84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c88:	dc 01       	movw	r26, r24
     c8a:	cb 01       	movw	r24, r22
     c8c:	bc 01       	movw	r22, r24
     c8e:	cd 01       	movw	r24, r26
     c90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c94:	dc 01       	movw	r26, r24
     c96:	cb 01       	movw	r24, r22
     c98:	98 ab       	std	Y+48, r25	; 0x30
     c9a:	8f a7       	std	Y+47, r24	; 0x2f
     c9c:	0f c0       	rjmp	.+30     	; 0xcbc <main+0x156>
     c9e:	88 ec       	ldi	r24, 0xC8	; 200
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	9e a7       	std	Y+46, r25	; 0x2e
     ca4:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ca6:	8d a5       	ldd	r24, Y+45	; 0x2d
     ca8:	9e a5       	ldd	r25, Y+46	; 0x2e
     caa:	01 97       	sbiw	r24, 0x01	; 1
     cac:	f1 f7       	brne	.-4      	; 0xcaa <main+0x144>
     cae:	9e a7       	std	Y+46, r25	; 0x2e
     cb0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     cb2:	8f a5       	ldd	r24, Y+47	; 0x2f
     cb4:	98 a9       	ldd	r25, Y+48	; 0x30
     cb6:	01 97       	sbiw	r24, 0x01	; 1
     cb8:	98 ab       	std	Y+48, r25	; 0x30
     cba:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     cbc:	8f a5       	ldd	r24, Y+47	; 0x2f
     cbe:	98 a9       	ldd	r25, Y+48	; 0x30
     cc0:	00 97       	sbiw	r24, 0x00	; 0
     cc2:	69 f7       	brne	.-38     	; 0xc9e <main+0x138>
     cc4:	14 c0       	rjmp	.+40     	; 0xcee <main+0x188>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     cc6:	69 a9       	ldd	r22, Y+49	; 0x31
     cc8:	7a a9       	ldd	r23, Y+50	; 0x32
     cca:	8b a9       	ldd	r24, Y+51	; 0x33
     ccc:	9c a9       	ldd	r25, Y+52	; 0x34
     cce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     cd2:	dc 01       	movw	r26, r24
     cd4:	cb 01       	movw	r24, r22
     cd6:	98 ab       	std	Y+48, r25	; 0x30
     cd8:	8f a7       	std	Y+47, r24	; 0x2f
     cda:	8f a5       	ldd	r24, Y+47	; 0x2f
     cdc:	98 a9       	ldd	r25, Y+48	; 0x30
     cde:	9c a7       	std	Y+44, r25	; 0x2c
     ce0:	8b a7       	std	Y+43, r24	; 0x2b
     ce2:	8b a5       	ldd	r24, Y+43	; 0x2b
     ce4:	9c a5       	ldd	r25, Y+44	; 0x2c
     ce6:	01 97       	sbiw	r24, 0x01	; 1
     ce8:	f1 f7       	brne	.-4      	; 0xce6 <main+0x180>
     cea:	9c a7       	std	Y+44, r25	; 0x2c
     cec:	8b a7       	std	Y+43, r24	; 0x2b

	DDRD|=(1<<7);
	PORTD&=~(1<<7);

	/*Save the password in EEPROM*/
	for(i=0;i<6;i++){
     cee:	8b ad       	ldd	r24, Y+59	; 0x3b
     cf0:	8f 5f       	subi	r24, 0xFF	; 255
     cf2:	8b af       	std	Y+59, r24	; 0x3b
     cf4:	8b ad       	ldd	r24, Y+59	; 0x3b
     cf6:	86 30       	cpi	r24, 0x06	; 6
     cf8:	08 f4       	brcc	.+2      	; 0xcfc <main+0x196>
     cfa:	74 cf       	rjmp	.-280    	; 0xbe4 <main+0x7e>
		_delay_ms(10);
	}

	while(1){

		UART_receiveString(key);/* Take password from the user*/
     cfc:	ce 01       	movw	r24, r28
     cfe:	cd 96       	adiw	r24, 0x3d	; 61
     d00:	0e 94 95 0b 	call	0x172a	; 0x172a <UART_receiveString>

		Door_key=UART_recieveByte(); /*receive what he want (open door,change password*/
     d04:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <UART_recieveByte>
     d08:	8a af       	std	Y+58, r24	; 0x3a

		/*if he pressed '*' the door will be opened if the password is right*/
		if(Door_key=='*'){
     d0a:	8a ad       	ldd	r24, Y+58	; 0x3a
     d0c:	8a 32       	cpi	r24, 0x2A	; 42
     d0e:	09 f0       	breq	.+2      	; 0xd12 <main+0x1ac>
     d10:	fc c0       	rjmp	.+504    	; 0xf0a <main+0x3a4>

			/*This loop to check the password is the same as in EEPROM*/
			for(i=0;i<6;i++){
     d12:	1b ae       	std	Y+59, r1	; 0x3b
     d14:	1d c0       	rjmp	.+58     	; 0xd50 <main+0x1ea>
				EEPROM_readByte(0x0040+i,&check);
     d16:	8b ad       	ldd	r24, Y+59	; 0x3b
     d18:	88 2f       	mov	r24, r24
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	80 5c       	subi	r24, 0xC0	; 192
     d1e:	9f 4f       	sbci	r25, 0xFF	; 255
     d20:	9e 01       	movw	r18, r28
     d22:	2d 5b       	subi	r18, 0xBD	; 189
     d24:	3f 4f       	sbci	r19, 0xFF	; 255
     d26:	b9 01       	movw	r22, r18
     d28:	0e 94 34 09 	call	0x1268	; 0x1268 <EEPROM_readByte>
				if(check==key[i]){
     d2c:	8b ad       	ldd	r24, Y+59	; 0x3b
     d2e:	28 2f       	mov	r18, r24
     d30:	30 e0       	ldi	r19, 0x00	; 0
     d32:	ce 01       	movw	r24, r28
     d34:	cd 96       	adiw	r24, 0x3d	; 61
     d36:	fc 01       	movw	r30, r24
     d38:	e2 0f       	add	r30, r18
     d3a:	f3 1f       	adc	r31, r19
     d3c:	90 81       	ld	r25, Z
     d3e:	fe 01       	movw	r30, r28
     d40:	ed 5b       	subi	r30, 0xBD	; 189
     d42:	ff 4f       	sbci	r31, 0xFF	; 255
     d44:	80 81       	ld	r24, Z
     d46:	98 17       	cp	r25, r24
     d48:	31 f4       	brne	.+12     	; 0xd56 <main+0x1f0>

		/*if he pressed '*' the door will be opened if the password is right*/
		if(Door_key=='*'){

			/*This loop to check the password is the same as in EEPROM*/
			for(i=0;i<6;i++){
     d4a:	8b ad       	ldd	r24, Y+59	; 0x3b
     d4c:	8f 5f       	subi	r24, 0xFF	; 255
     d4e:	8b af       	std	Y+59, r24	; 0x3b
     d50:	8b ad       	ldd	r24, Y+59	; 0x3b
     d52:	86 30       	cpi	r24, 0x06	; 6
     d54:	00 f3       	brcs	.-64     	; 0xd16 <main+0x1b0>
			/*************************************************************
			 * if the password is right the C_ECU Send READY for HMI_ECU
			 * and start to calculate the time for opening the door 15s
			 * and start to calculate the time for closing the door 15s
			 *************************************************************/
			if(i==6){
     d56:	8b ad       	ldd	r24, Y+59	; 0x3b
     d58:	86 30       	cpi	r24, 0x06	; 6
     d5a:	71 f5       	brne	.+92     	; 0xdb8 <main+0x252>
				UART_sendByte(READY);
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	0e 94 46 0b 	call	0x168c	; 0x168c <UART_sendByte>
				Timer0_init_Normal_Mode(&T0_Config);
     d62:	ce 01       	movw	r24, r28
     d64:	cc 96       	adiw	r24, 0x3c	; 60
     d66:	0e 94 bf 0a 	call	0x157e	; 0x157e <Timer0_init_Normal_Mode>
				Motor_run();
     d6a:	0e 94 11 0a 	call	0x1422	; 0x1422 <Motor_run>
				while(Tick<457);
     d6e:	80 91 68 00 	lds	r24, 0x0068
     d72:	90 91 69 00 	lds	r25, 0x0069
     d76:	a1 e0       	ldi	r26, 0x01	; 1
     d78:	89 3c       	cpi	r24, 0xC9	; 201
     d7a:	9a 07       	cpc	r25, r26
     d7c:	c0 f3       	brcs	.-16     	; 0xd6e <main+0x208>
				Timer0_Deinit();
     d7e:	0e 94 14 0b 	call	0x1628	; 0x1628 <Timer0_Deinit>
				Tick=0;
     d82:	10 92 69 00 	sts	0x0069, r1
     d86:	10 92 68 00 	sts	0x0068, r1
				Timer0_init_Normal_Mode(&T0_Config);
     d8a:	ce 01       	movw	r24, r28
     d8c:	cc 96       	adiw	r24, 0x3c	; 60
     d8e:	0e 94 bf 0a 	call	0x157e	; 0x157e <Timer0_init_Normal_Mode>
				Motor_Reverse();
     d92:	0e 94 2d 0a 	call	0x145a	; 0x145a <Motor_Reverse>
				while(Tick<457);
     d96:	80 91 68 00 	lds	r24, 0x0068
     d9a:	90 91 69 00 	lds	r25, 0x0069
     d9e:	b1 e0       	ldi	r27, 0x01	; 1
     da0:	89 3c       	cpi	r24, 0xC9	; 201
     da2:	9b 07       	cpc	r25, r27
     da4:	c0 f3       	brcs	.-16     	; 0xd96 <main+0x230>
				Timer0_Deinit();
     da6:	0e 94 14 0b 	call	0x1628	; 0x1628 <Timer0_Deinit>
				Tick=0;
     daa:	10 92 69 00 	sts	0x0069, r1
     dae:	10 92 68 00 	sts	0x0068, r1
				Motor_Stop();
     db2:	0e 94 44 0a 	call	0x1488	; 0x1488 <Motor_Stop>
     db6:	a2 cf       	rjmp	.-188    	; 0xcfc <main+0x196>
			}
			/*if the password is not right stop the motor and increment the wrong*/
			else{
				UART_sendByte(NOTREADY); /*Send to HMI_ECU the password is wrong */
     db8:	80 e0       	ldi	r24, 0x00	; 0
     dba:	0e 94 46 0b 	call	0x168c	; 0x168c <UART_sendByte>
				Motor_Stop(); /* Stop Motor*/
     dbe:	0e 94 44 0a 	call	0x1488	; 0x1488 <Motor_Stop>
				wrong++;
     dc2:	89 ad       	ldd	r24, Y+57	; 0x39
     dc4:	8f 5f       	subi	r24, 0xFF	; 255
     dc6:	89 af       	std	Y+57, r24	; 0x39

				/* if the user enter the password wrong three time Stop the system for 1 minute*/
				if(wrong==3){
     dc8:	89 ad       	ldd	r24, Y+57	; 0x39
     dca:	83 30       	cpi	r24, 0x03	; 3
     dcc:	e9 f4       	brne	.+58     	; 0xe08 <main+0x2a2>
					Timer0_init_Normal_Mode(&T0_Config);
     dce:	ce 01       	movw	r24, r28
     dd0:	cc 96       	adiw	r24, 0x3c	; 60
     dd2:	0e 94 bf 0a 	call	0x157e	; 0x157e <Timer0_init_Normal_Mode>
					PORTD|=(1<<7);
     dd6:	a2 e3       	ldi	r26, 0x32	; 50
     dd8:	b0 e0       	ldi	r27, 0x00	; 0
     dda:	e2 e3       	ldi	r30, 0x32	; 50
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	80 68       	ori	r24, 0x80	; 128
     de2:	8c 93       	st	X, r24
					while(Tick!=1828);
     de4:	80 91 68 00 	lds	r24, 0x0068
     de8:	90 91 69 00 	lds	r25, 0x0069
     dec:	27 e0       	ldi	r18, 0x07	; 7
     dee:	84 32       	cpi	r24, 0x24	; 36
     df0:	92 07       	cpc	r25, r18
     df2:	c1 f7       	brne	.-16     	; 0xde4 <main+0x27e>
					Timer0_Deinit();
     df4:	0e 94 14 0b 	call	0x1628	; 0x1628 <Timer0_Deinit>
					PORTD&=~(1<<7);
     df8:	a2 e3       	ldi	r26, 0x32	; 50
     dfa:	b0 e0       	ldi	r27, 0x00	; 0
     dfc:	e2 e3       	ldi	r30, 0x32	; 50
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	8f 77       	andi	r24, 0x7F	; 127
     e04:	8c 93       	st	X, r24
					wrong=0;
     e06:	19 ae       	std	Y+57, r1	; 0x39
				}
				PORTD|=(1<<7);
     e08:	a2 e3       	ldi	r26, 0x32	; 50
     e0a:	b0 e0       	ldi	r27, 0x00	; 0
     e0c:	e2 e3       	ldi	r30, 0x32	; 50
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	80 68       	ori	r24, 0x80	; 128
     e14:	8c 93       	st	X, r24
     e16:	80 e0       	ldi	r24, 0x00	; 0
     e18:	90 e0       	ldi	r25, 0x00	; 0
     e1a:	aa ef       	ldi	r26, 0xFA	; 250
     e1c:	b3 e4       	ldi	r27, 0x43	; 67
     e1e:	8f a3       	std	Y+39, r24	; 0x27
     e20:	98 a7       	std	Y+40, r25	; 0x28
     e22:	a9 a7       	std	Y+41, r26	; 0x29
     e24:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e26:	6f a1       	ldd	r22, Y+39	; 0x27
     e28:	78 a5       	ldd	r23, Y+40	; 0x28
     e2a:	89 a5       	ldd	r24, Y+41	; 0x29
     e2c:	9a a5       	ldd	r25, Y+42	; 0x2a
     e2e:	20 e0       	ldi	r18, 0x00	; 0
     e30:	30 e0       	ldi	r19, 0x00	; 0
     e32:	4a ef       	ldi	r20, 0xFA	; 250
     e34:	54 e4       	ldi	r21, 0x44	; 68
     e36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e3a:	dc 01       	movw	r26, r24
     e3c:	cb 01       	movw	r24, r22
     e3e:	8b a3       	std	Y+35, r24	; 0x23
     e40:	9c a3       	std	Y+36, r25	; 0x24
     e42:	ad a3       	std	Y+37, r26	; 0x25
     e44:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     e46:	6b a1       	ldd	r22, Y+35	; 0x23
     e48:	7c a1       	ldd	r23, Y+36	; 0x24
     e4a:	8d a1       	ldd	r24, Y+37	; 0x25
     e4c:	9e a1       	ldd	r25, Y+38	; 0x26
     e4e:	20 e0       	ldi	r18, 0x00	; 0
     e50:	30 e0       	ldi	r19, 0x00	; 0
     e52:	40 e8       	ldi	r20, 0x80	; 128
     e54:	5f e3       	ldi	r21, 0x3F	; 63
     e56:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e5a:	88 23       	and	r24, r24
     e5c:	2c f4       	brge	.+10     	; 0xe68 <main+0x302>
		__ticks = 1;
     e5e:	81 e0       	ldi	r24, 0x01	; 1
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	9a a3       	std	Y+34, r25	; 0x22
     e64:	89 a3       	std	Y+33, r24	; 0x21
     e66:	3f c0       	rjmp	.+126    	; 0xee6 <main+0x380>
	else if (__tmp > 65535)
     e68:	6b a1       	ldd	r22, Y+35	; 0x23
     e6a:	7c a1       	ldd	r23, Y+36	; 0x24
     e6c:	8d a1       	ldd	r24, Y+37	; 0x25
     e6e:	9e a1       	ldd	r25, Y+38	; 0x26
     e70:	20 e0       	ldi	r18, 0x00	; 0
     e72:	3f ef       	ldi	r19, 0xFF	; 255
     e74:	4f e7       	ldi	r20, 0x7F	; 127
     e76:	57 e4       	ldi	r21, 0x47	; 71
     e78:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e7c:	18 16       	cp	r1, r24
     e7e:	4c f5       	brge	.+82     	; 0xed2 <main+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e80:	6f a1       	ldd	r22, Y+39	; 0x27
     e82:	78 a5       	ldd	r23, Y+40	; 0x28
     e84:	89 a5       	ldd	r24, Y+41	; 0x29
     e86:	9a a5       	ldd	r25, Y+42	; 0x2a
     e88:	20 e0       	ldi	r18, 0x00	; 0
     e8a:	30 e0       	ldi	r19, 0x00	; 0
     e8c:	40 e2       	ldi	r20, 0x20	; 32
     e8e:	51 e4       	ldi	r21, 0x41	; 65
     e90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e94:	dc 01       	movw	r26, r24
     e96:	cb 01       	movw	r24, r22
     e98:	bc 01       	movw	r22, r24
     e9a:	cd 01       	movw	r24, r26
     e9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ea0:	dc 01       	movw	r26, r24
     ea2:	cb 01       	movw	r24, r22
     ea4:	9a a3       	std	Y+34, r25	; 0x22
     ea6:	89 a3       	std	Y+33, r24	; 0x21
     ea8:	0f c0       	rjmp	.+30     	; 0xec8 <main+0x362>
     eaa:	88 ec       	ldi	r24, 0xC8	; 200
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	98 a3       	std	Y+32, r25	; 0x20
     eb0:	8f 8f       	std	Y+31, r24	; 0x1f
     eb2:	8f 8d       	ldd	r24, Y+31	; 0x1f
     eb4:	98 a1       	ldd	r25, Y+32	; 0x20
     eb6:	01 97       	sbiw	r24, 0x01	; 1
     eb8:	f1 f7       	brne	.-4      	; 0xeb6 <main+0x350>
     eba:	98 a3       	std	Y+32, r25	; 0x20
     ebc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ebe:	89 a1       	ldd	r24, Y+33	; 0x21
     ec0:	9a a1       	ldd	r25, Y+34	; 0x22
     ec2:	01 97       	sbiw	r24, 0x01	; 1
     ec4:	9a a3       	std	Y+34, r25	; 0x22
     ec6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ec8:	89 a1       	ldd	r24, Y+33	; 0x21
     eca:	9a a1       	ldd	r25, Y+34	; 0x22
     ecc:	00 97       	sbiw	r24, 0x00	; 0
     ece:	69 f7       	brne	.-38     	; 0xeaa <main+0x344>
     ed0:	14 c0       	rjmp	.+40     	; 0xefa <main+0x394>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ed2:	6b a1       	ldd	r22, Y+35	; 0x23
     ed4:	7c a1       	ldd	r23, Y+36	; 0x24
     ed6:	8d a1       	ldd	r24, Y+37	; 0x25
     ed8:	9e a1       	ldd	r25, Y+38	; 0x26
     eda:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ede:	dc 01       	movw	r26, r24
     ee0:	cb 01       	movw	r24, r22
     ee2:	9a a3       	std	Y+34, r25	; 0x22
     ee4:	89 a3       	std	Y+33, r24	; 0x21
     ee6:	89 a1       	ldd	r24, Y+33	; 0x21
     ee8:	9a a1       	ldd	r25, Y+34	; 0x22
     eea:	9e 8f       	std	Y+30, r25	; 0x1e
     eec:	8d 8f       	std	Y+29, r24	; 0x1d
     eee:	8d 8d       	ldd	r24, Y+29	; 0x1d
     ef0:	9e 8d       	ldd	r25, Y+30	; 0x1e
     ef2:	01 97       	sbiw	r24, 0x01	; 1
     ef4:	f1 f7       	brne	.-4      	; 0xef2 <main+0x38c>
     ef6:	9e 8f       	std	Y+30, r25	; 0x1e
     ef8:	8d 8f       	std	Y+29, r24	; 0x1d
				_delay_ms(500);
				PORTD&=~(1<<7);
     efa:	a2 e3       	ldi	r26, 0x32	; 50
     efc:	b0 e0       	ldi	r27, 0x00	; 0
     efe:	e2 e3       	ldi	r30, 0x32	; 50
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	8f 77       	andi	r24, 0x7F	; 127
     f06:	8c 93       	st	X, r24
     f08:	f9 ce       	rjmp	.-526    	; 0xcfc <main+0x196>
			}

		}
		/* if he want to change the password */
		else{
			for(i=0;i<6;i++){
     f0a:	1b ae       	std	Y+59, r1	; 0x3b
     f0c:	1d c0       	rjmp	.+58     	; 0xf48 <main+0x3e2>
				EEPROM_readByte(0x0040+i,&check);
     f0e:	8b ad       	ldd	r24, Y+59	; 0x3b
     f10:	88 2f       	mov	r24, r24
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	80 5c       	subi	r24, 0xC0	; 192
     f16:	9f 4f       	sbci	r25, 0xFF	; 255
     f18:	9e 01       	movw	r18, r28
     f1a:	2d 5b       	subi	r18, 0xBD	; 189
     f1c:	3f 4f       	sbci	r19, 0xFF	; 255
     f1e:	b9 01       	movw	r22, r18
     f20:	0e 94 34 09 	call	0x1268	; 0x1268 <EEPROM_readByte>
				if(check==key[i]){
     f24:	8b ad       	ldd	r24, Y+59	; 0x3b
     f26:	28 2f       	mov	r18, r24
     f28:	30 e0       	ldi	r19, 0x00	; 0
     f2a:	ce 01       	movw	r24, r28
     f2c:	cd 96       	adiw	r24, 0x3d	; 61
     f2e:	fc 01       	movw	r30, r24
     f30:	e2 0f       	add	r30, r18
     f32:	f3 1f       	adc	r31, r19
     f34:	90 81       	ld	r25, Z
     f36:	fe 01       	movw	r30, r28
     f38:	ed 5b       	subi	r30, 0xBD	; 189
     f3a:	ff 4f       	sbci	r31, 0xFF	; 255
     f3c:	80 81       	ld	r24, Z
     f3e:	98 17       	cp	r25, r24
     f40:	31 f4       	brne	.+12     	; 0xf4e <main+0x3e8>
			}

		}
		/* if he want to change the password */
		else{
			for(i=0;i<6;i++){
     f42:	8b ad       	ldd	r24, Y+59	; 0x3b
     f44:	8f 5f       	subi	r24, 0xFF	; 255
     f46:	8b af       	std	Y+59, r24	; 0x3b
     f48:	8b ad       	ldd	r24, Y+59	; 0x3b
     f4a:	86 30       	cpi	r24, 0x06	; 6
     f4c:	00 f3       	brcs	.-64     	; 0xf0e <main+0x3a8>

				}else{
					break;
				}
			}
			if(i==6){
     f4e:	8b ad       	ldd	r24, Y+59	; 0x3b
     f50:	86 30       	cpi	r24, 0x06	; 6
     f52:	09 f0       	breq	.+2      	; 0xf56 <main+0x3f0>
     f54:	96 c0       	rjmp	.+300    	; 0x1082 <main+0x51c>
				UART_sendByte(READY);
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	0e 94 46 0b 	call	0x168c	; 0x168c <UART_sendByte>
				UART_receiveString(key);
     f5c:	ce 01       	movw	r24, r28
     f5e:	cd 96       	adiw	r24, 0x3d	; 61
     f60:	0e 94 95 0b 	call	0x172a	; 0x172a <UART_receiveString>
				for(i=0;i<6;i++){
     f64:	1b ae       	std	Y+59, r1	; 0x3b
     f66:	88 c0       	rjmp	.+272    	; 0x1078 <main+0x512>
					EEPROM_writeByte(0x0040+i,key[i]);
     f68:	8b ad       	ldd	r24, Y+59	; 0x3b
     f6a:	88 2f       	mov	r24, r24
     f6c:	90 e0       	ldi	r25, 0x00	; 0
     f6e:	80 5c       	subi	r24, 0xC0	; 192
     f70:	9f 4f       	sbci	r25, 0xFF	; 255
     f72:	ac 01       	movw	r20, r24
     f74:	8b ad       	ldd	r24, Y+59	; 0x3b
     f76:	28 2f       	mov	r18, r24
     f78:	30 e0       	ldi	r19, 0x00	; 0
     f7a:	ce 01       	movw	r24, r28
     f7c:	cd 96       	adiw	r24, 0x3d	; 61
     f7e:	fc 01       	movw	r30, r24
     f80:	e2 0f       	add	r30, r18
     f82:	f3 1f       	adc	r31, r19
     f84:	20 81       	ld	r18, Z
     f86:	ca 01       	movw	r24, r20
     f88:	62 2f       	mov	r22, r18
     f8a:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <EEPROM_writeByte>
     f8e:	80 e0       	ldi	r24, 0x00	; 0
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	a0 e2       	ldi	r26, 0x20	; 32
     f94:	b1 e4       	ldi	r27, 0x41	; 65
     f96:	89 8f       	std	Y+25, r24	; 0x19
     f98:	9a 8f       	std	Y+26, r25	; 0x1a
     f9a:	ab 8f       	std	Y+27, r26	; 0x1b
     f9c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f9e:	69 8d       	ldd	r22, Y+25	; 0x19
     fa0:	7a 8d       	ldd	r23, Y+26	; 0x1a
     fa2:	8b 8d       	ldd	r24, Y+27	; 0x1b
     fa4:	9c 8d       	ldd	r25, Y+28	; 0x1c
     fa6:	20 e0       	ldi	r18, 0x00	; 0
     fa8:	30 e0       	ldi	r19, 0x00	; 0
     faa:	4a ef       	ldi	r20, 0xFA	; 250
     fac:	54 e4       	ldi	r21, 0x44	; 68
     fae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fb2:	dc 01       	movw	r26, r24
     fb4:	cb 01       	movw	r24, r22
     fb6:	8d 8b       	std	Y+21, r24	; 0x15
     fb8:	9e 8b       	std	Y+22, r25	; 0x16
     fba:	af 8b       	std	Y+23, r26	; 0x17
     fbc:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     fbe:	6d 89       	ldd	r22, Y+21	; 0x15
     fc0:	7e 89       	ldd	r23, Y+22	; 0x16
     fc2:	8f 89       	ldd	r24, Y+23	; 0x17
     fc4:	98 8d       	ldd	r25, Y+24	; 0x18
     fc6:	20 e0       	ldi	r18, 0x00	; 0
     fc8:	30 e0       	ldi	r19, 0x00	; 0
     fca:	40 e8       	ldi	r20, 0x80	; 128
     fcc:	5f e3       	ldi	r21, 0x3F	; 63
     fce:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     fd2:	88 23       	and	r24, r24
     fd4:	2c f4       	brge	.+10     	; 0xfe0 <main+0x47a>
		__ticks = 1;
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	9c 8b       	std	Y+20, r25	; 0x14
     fdc:	8b 8b       	std	Y+19, r24	; 0x13
     fde:	3f c0       	rjmp	.+126    	; 0x105e <main+0x4f8>
	else if (__tmp > 65535)
     fe0:	6d 89       	ldd	r22, Y+21	; 0x15
     fe2:	7e 89       	ldd	r23, Y+22	; 0x16
     fe4:	8f 89       	ldd	r24, Y+23	; 0x17
     fe6:	98 8d       	ldd	r25, Y+24	; 0x18
     fe8:	20 e0       	ldi	r18, 0x00	; 0
     fea:	3f ef       	ldi	r19, 0xFF	; 255
     fec:	4f e7       	ldi	r20, 0x7F	; 127
     fee:	57 e4       	ldi	r21, 0x47	; 71
     ff0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ff4:	18 16       	cp	r1, r24
     ff6:	4c f5       	brge	.+82     	; 0x104a <main+0x4e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ff8:	69 8d       	ldd	r22, Y+25	; 0x19
     ffa:	7a 8d       	ldd	r23, Y+26	; 0x1a
     ffc:	8b 8d       	ldd	r24, Y+27	; 0x1b
     ffe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1000:	20 e0       	ldi	r18, 0x00	; 0
    1002:	30 e0       	ldi	r19, 0x00	; 0
    1004:	40 e2       	ldi	r20, 0x20	; 32
    1006:	51 e4       	ldi	r21, 0x41	; 65
    1008:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    100c:	dc 01       	movw	r26, r24
    100e:	cb 01       	movw	r24, r22
    1010:	bc 01       	movw	r22, r24
    1012:	cd 01       	movw	r24, r26
    1014:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1018:	dc 01       	movw	r26, r24
    101a:	cb 01       	movw	r24, r22
    101c:	9c 8b       	std	Y+20, r25	; 0x14
    101e:	8b 8b       	std	Y+19, r24	; 0x13
    1020:	0f c0       	rjmp	.+30     	; 0x1040 <main+0x4da>
    1022:	88 ec       	ldi	r24, 0xC8	; 200
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	9a 8b       	std	Y+18, r25	; 0x12
    1028:	89 8b       	std	Y+17, r24	; 0x11
    102a:	89 89       	ldd	r24, Y+17	; 0x11
    102c:	9a 89       	ldd	r25, Y+18	; 0x12
    102e:	01 97       	sbiw	r24, 0x01	; 1
    1030:	f1 f7       	brne	.-4      	; 0x102e <main+0x4c8>
    1032:	9a 8b       	std	Y+18, r25	; 0x12
    1034:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1036:	8b 89       	ldd	r24, Y+19	; 0x13
    1038:	9c 89       	ldd	r25, Y+20	; 0x14
    103a:	01 97       	sbiw	r24, 0x01	; 1
    103c:	9c 8b       	std	Y+20, r25	; 0x14
    103e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1040:	8b 89       	ldd	r24, Y+19	; 0x13
    1042:	9c 89       	ldd	r25, Y+20	; 0x14
    1044:	00 97       	sbiw	r24, 0x00	; 0
    1046:	69 f7       	brne	.-38     	; 0x1022 <main+0x4bc>
    1048:	14 c0       	rjmp	.+40     	; 0x1072 <main+0x50c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    104a:	6d 89       	ldd	r22, Y+21	; 0x15
    104c:	7e 89       	ldd	r23, Y+22	; 0x16
    104e:	8f 89       	ldd	r24, Y+23	; 0x17
    1050:	98 8d       	ldd	r25, Y+24	; 0x18
    1052:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1056:	dc 01       	movw	r26, r24
    1058:	cb 01       	movw	r24, r22
    105a:	9c 8b       	std	Y+20, r25	; 0x14
    105c:	8b 8b       	std	Y+19, r24	; 0x13
    105e:	8b 89       	ldd	r24, Y+19	; 0x13
    1060:	9c 89       	ldd	r25, Y+20	; 0x14
    1062:	98 8b       	std	Y+16, r25	; 0x10
    1064:	8f 87       	std	Y+15, r24	; 0x0f
    1066:	8f 85       	ldd	r24, Y+15	; 0x0f
    1068:	98 89       	ldd	r25, Y+16	; 0x10
    106a:	01 97       	sbiw	r24, 0x01	; 1
    106c:	f1 f7       	brne	.-4      	; 0x106a <main+0x504>
    106e:	98 8b       	std	Y+16, r25	; 0x10
    1070:	8f 87       	std	Y+15, r24	; 0x0f
				}
			}
			if(i==6){
				UART_sendByte(READY);
				UART_receiveString(key);
				for(i=0;i<6;i++){
    1072:	8b ad       	ldd	r24, Y+59	; 0x3b
    1074:	8f 5f       	subi	r24, 0xFF	; 255
    1076:	8b af       	std	Y+59, r24	; 0x3b
    1078:	8b ad       	ldd	r24, Y+59	; 0x3b
    107a:	86 30       	cpi	r24, 0x06	; 6
    107c:	08 f4       	brcc	.+2      	; 0x1080 <main+0x51a>
    107e:	74 cf       	rjmp	.-280    	; 0xf68 <main+0x402>
    1080:	3d ce       	rjmp	.-902    	; 0xcfc <main+0x196>
					EEPROM_writeByte(0x0040+i,key[i]);
					_delay_ms(10);
				}

			}else{
				UART_sendByte(NOTREADY);
    1082:	80 e0       	ldi	r24, 0x00	; 0
    1084:	0e 94 46 0b 	call	0x168c	; 0x168c <UART_sendByte>
				Motor_Stop();
    1088:	0e 94 44 0a 	call	0x1488	; 0x1488 <Motor_Stop>
				wrong++;
    108c:	89 ad       	ldd	r24, Y+57	; 0x39
    108e:	8f 5f       	subi	r24, 0xFF	; 255
    1090:	89 af       	std	Y+57, r24	; 0x39
				if(wrong==3){
    1092:	89 ad       	ldd	r24, Y+57	; 0x39
    1094:	83 30       	cpi	r24, 0x03	; 3
    1096:	e9 f4       	brne	.+58     	; 0x10d2 <main+0x56c>
					Timer0_init_Normal_Mode(&T0_Config);
    1098:	ce 01       	movw	r24, r28
    109a:	cc 96       	adiw	r24, 0x3c	; 60
    109c:	0e 94 bf 0a 	call	0x157e	; 0x157e <Timer0_init_Normal_Mode>
					PORTD|=(1<<7);
    10a0:	a2 e3       	ldi	r26, 0x32	; 50
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	e2 e3       	ldi	r30, 0x32	; 50
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	80 68       	ori	r24, 0x80	; 128
    10ac:	8c 93       	st	X, r24
					while(Tick!=1828);
    10ae:	80 91 68 00 	lds	r24, 0x0068
    10b2:	90 91 69 00 	lds	r25, 0x0069
    10b6:	a7 e0       	ldi	r26, 0x07	; 7
    10b8:	84 32       	cpi	r24, 0x24	; 36
    10ba:	9a 07       	cpc	r25, r26
    10bc:	c1 f7       	brne	.-16     	; 0x10ae <main+0x548>
					Timer0_Deinit();
    10be:	0e 94 14 0b 	call	0x1628	; 0x1628 <Timer0_Deinit>
					PORTD&=~(1<<7);
    10c2:	a2 e3       	ldi	r26, 0x32	; 50
    10c4:	b0 e0       	ldi	r27, 0x00	; 0
    10c6:	e2 e3       	ldi	r30, 0x32	; 50
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	8f 77       	andi	r24, 0x7F	; 127
    10ce:	8c 93       	st	X, r24
					wrong=0;
    10d0:	19 ae       	std	Y+57, r1	; 0x39
				}
				PORTD|=(1<<7);
    10d2:	a2 e3       	ldi	r26, 0x32	; 50
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	e2 e3       	ldi	r30, 0x32	; 50
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	80 68       	ori	r24, 0x80	; 128
    10de:	8c 93       	st	X, r24
    10e0:	80 e0       	ldi	r24, 0x00	; 0
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	aa ef       	ldi	r26, 0xFA	; 250
    10e6:	b3 e4       	ldi	r27, 0x43	; 67
    10e8:	8b 87       	std	Y+11, r24	; 0x0b
    10ea:	9c 87       	std	Y+12, r25	; 0x0c
    10ec:	ad 87       	std	Y+13, r26	; 0x0d
    10ee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    10f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    10f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    10f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    10f8:	20 e0       	ldi	r18, 0x00	; 0
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	4a ef       	ldi	r20, 0xFA	; 250
    10fe:	54 e4       	ldi	r21, 0x44	; 68
    1100:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1104:	dc 01       	movw	r26, r24
    1106:	cb 01       	movw	r24, r22
    1108:	8f 83       	std	Y+7, r24	; 0x07
    110a:	98 87       	std	Y+8, r25	; 0x08
    110c:	a9 87       	std	Y+9, r26	; 0x09
    110e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1110:	6f 81       	ldd	r22, Y+7	; 0x07
    1112:	78 85       	ldd	r23, Y+8	; 0x08
    1114:	89 85       	ldd	r24, Y+9	; 0x09
    1116:	9a 85       	ldd	r25, Y+10	; 0x0a
    1118:	20 e0       	ldi	r18, 0x00	; 0
    111a:	30 e0       	ldi	r19, 0x00	; 0
    111c:	40 e8       	ldi	r20, 0x80	; 128
    111e:	5f e3       	ldi	r21, 0x3F	; 63
    1120:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1124:	88 23       	and	r24, r24
    1126:	2c f4       	brge	.+10     	; 0x1132 <main+0x5cc>
		__ticks = 1;
    1128:	81 e0       	ldi	r24, 0x01	; 1
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	9e 83       	std	Y+6, r25	; 0x06
    112e:	8d 83       	std	Y+5, r24	; 0x05
    1130:	3f c0       	rjmp	.+126    	; 0x11b0 <main+0x64a>
	else if (__tmp > 65535)
    1132:	6f 81       	ldd	r22, Y+7	; 0x07
    1134:	78 85       	ldd	r23, Y+8	; 0x08
    1136:	89 85       	ldd	r24, Y+9	; 0x09
    1138:	9a 85       	ldd	r25, Y+10	; 0x0a
    113a:	20 e0       	ldi	r18, 0x00	; 0
    113c:	3f ef       	ldi	r19, 0xFF	; 255
    113e:	4f e7       	ldi	r20, 0x7F	; 127
    1140:	57 e4       	ldi	r21, 0x47	; 71
    1142:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1146:	18 16       	cp	r1, r24
    1148:	4c f5       	brge	.+82     	; 0x119c <main+0x636>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    114a:	6b 85       	ldd	r22, Y+11	; 0x0b
    114c:	7c 85       	ldd	r23, Y+12	; 0x0c
    114e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1150:	9e 85       	ldd	r25, Y+14	; 0x0e
    1152:	20 e0       	ldi	r18, 0x00	; 0
    1154:	30 e0       	ldi	r19, 0x00	; 0
    1156:	40 e2       	ldi	r20, 0x20	; 32
    1158:	51 e4       	ldi	r21, 0x41	; 65
    115a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    115e:	dc 01       	movw	r26, r24
    1160:	cb 01       	movw	r24, r22
    1162:	bc 01       	movw	r22, r24
    1164:	cd 01       	movw	r24, r26
    1166:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    116a:	dc 01       	movw	r26, r24
    116c:	cb 01       	movw	r24, r22
    116e:	9e 83       	std	Y+6, r25	; 0x06
    1170:	8d 83       	std	Y+5, r24	; 0x05
    1172:	0f c0       	rjmp	.+30     	; 0x1192 <main+0x62c>
    1174:	88 ec       	ldi	r24, 0xC8	; 200
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	9c 83       	std	Y+4, r25	; 0x04
    117a:	8b 83       	std	Y+3, r24	; 0x03
    117c:	8b 81       	ldd	r24, Y+3	; 0x03
    117e:	9c 81       	ldd	r25, Y+4	; 0x04
    1180:	01 97       	sbiw	r24, 0x01	; 1
    1182:	f1 f7       	brne	.-4      	; 0x1180 <main+0x61a>
    1184:	9c 83       	std	Y+4, r25	; 0x04
    1186:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1188:	8d 81       	ldd	r24, Y+5	; 0x05
    118a:	9e 81       	ldd	r25, Y+6	; 0x06
    118c:	01 97       	sbiw	r24, 0x01	; 1
    118e:	9e 83       	std	Y+6, r25	; 0x06
    1190:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1192:	8d 81       	ldd	r24, Y+5	; 0x05
    1194:	9e 81       	ldd	r25, Y+6	; 0x06
    1196:	00 97       	sbiw	r24, 0x00	; 0
    1198:	69 f7       	brne	.-38     	; 0x1174 <main+0x60e>
    119a:	14 c0       	rjmp	.+40     	; 0x11c4 <main+0x65e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    119c:	6f 81       	ldd	r22, Y+7	; 0x07
    119e:	78 85       	ldd	r23, Y+8	; 0x08
    11a0:	89 85       	ldd	r24, Y+9	; 0x09
    11a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    11a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11a8:	dc 01       	movw	r26, r24
    11aa:	cb 01       	movw	r24, r22
    11ac:	9e 83       	std	Y+6, r25	; 0x06
    11ae:	8d 83       	std	Y+5, r24	; 0x05
    11b0:	8d 81       	ldd	r24, Y+5	; 0x05
    11b2:	9e 81       	ldd	r25, Y+6	; 0x06
    11b4:	9a 83       	std	Y+2, r25	; 0x02
    11b6:	89 83       	std	Y+1, r24	; 0x01
    11b8:	89 81       	ldd	r24, Y+1	; 0x01
    11ba:	9a 81       	ldd	r25, Y+2	; 0x02
    11bc:	01 97       	sbiw	r24, 0x01	; 1
    11be:	f1 f7       	brne	.-4      	; 0x11bc <main+0x656>
    11c0:	9a 83       	std	Y+2, r25	; 0x02
    11c2:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(500);
				PORTD&=~(1<<7);
    11c4:	a2 e3       	ldi	r26, 0x32	; 50
    11c6:	b0 e0       	ldi	r27, 0x00	; 0
    11c8:	e2 e3       	ldi	r30, 0x32	; 50
    11ca:	f0 e0       	ldi	r31, 0x00	; 0
    11cc:	80 81       	ld	r24, Z
    11ce:	8f 77       	andi	r24, 0x7F	; 127
    11d0:	8c 93       	st	X, r24
    11d2:	94 cd       	rjmp	.-1240   	; 0xcfc <main+0x196>

000011d4 <EEPROM_init>:
 *******************************************************************************/
#include "i2c.h"
#include "external_eeprom.h"

void EEPROM_init(void)
{
    11d4:	df 93       	push	r29
    11d6:	cf 93       	push	r28
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
	/* just initialize the I2C(TWI) module inside the MC */
	TWI_init();
    11dc:	0e 94 94 09 	call	0x1328	; 0x1328 <TWI_init>
}
    11e0:	cf 91       	pop	r28
    11e2:	df 91       	pop	r29
    11e4:	08 95       	ret

000011e6 <EEPROM_writeByte>:

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    11e6:	df 93       	push	r29
    11e8:	cf 93       	push	r28
    11ea:	00 d0       	rcall	.+0      	; 0x11ec <EEPROM_writeByte+0x6>
    11ec:	00 d0       	rcall	.+0      	; 0x11ee <EEPROM_writeByte+0x8>
    11ee:	cd b7       	in	r28, 0x3d	; 61
    11f0:	de b7       	in	r29, 0x3e	; 62
    11f2:	9a 83       	std	Y+2, r25	; 0x02
    11f4:	89 83       	std	Y+1, r24	; 0x01
    11f6:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    11f8:	0e 94 aa 09 	call	0x1354	; 0x1354 <TWI_start>
    if (TWI_getStatus() != TW_START)
    11fc:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    1200:	88 30       	cpi	r24, 0x08	; 8
    1202:	11 f0       	breq	.+4      	; 0x1208 <EEPROM_writeByte+0x22>
        return ERROR;
    1204:	1c 82       	std	Y+4, r1	; 0x04
    1206:	28 c0       	rjmp	.+80     	; 0x1258 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_write((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1208:	89 81       	ldd	r24, Y+1	; 0x01
    120a:	9a 81       	ldd	r25, Y+2	; 0x02
    120c:	80 70       	andi	r24, 0x00	; 0
    120e:	97 70       	andi	r25, 0x07	; 7
    1210:	88 0f       	add	r24, r24
    1212:	89 2f       	mov	r24, r25
    1214:	88 1f       	adc	r24, r24
    1216:	99 0b       	sbc	r25, r25
    1218:	91 95       	neg	r25
    121a:	80 6a       	ori	r24, 0xA0	; 160
    121c:	0e 94 c5 09 	call	0x138a	; 0x138a <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_W_ACK)
    1220:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    1224:	88 31       	cpi	r24, 0x18	; 24
    1226:	11 f0       	breq	.+4      	; 0x122c <EEPROM_writeByte+0x46>
        return ERROR; 
    1228:	1c 82       	std	Y+4, r1	; 0x04
    122a:	16 c0       	rjmp	.+44     	; 0x1258 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_write((uint8)(u16addr));
    122c:	89 81       	ldd	r24, Y+1	; 0x01
    122e:	0e 94 c5 09 	call	0x138a	; 0x138a <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    1232:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    1236:	88 32       	cpi	r24, 0x28	; 40
    1238:	11 f0       	breq	.+4      	; 0x123e <EEPROM_writeByte+0x58>
        return ERROR;
    123a:	1c 82       	std	Y+4, r1	; 0x04
    123c:	0d c0       	rjmp	.+26     	; 0x1258 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_write(u8data);
    123e:	8b 81       	ldd	r24, Y+3	; 0x03
    1240:	0e 94 c5 09 	call	0x138a	; 0x138a <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    1244:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    1248:	88 32       	cpi	r24, 0x28	; 40
    124a:	11 f0       	breq	.+4      	; 0x1250 <EEPROM_writeByte+0x6a>
        return ERROR;
    124c:	1c 82       	std	Y+4, r1	; 0x04
    124e:	04 c0       	rjmp	.+8      	; 0x1258 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1250:	0e 94 ba 09 	call	0x1374	; 0x1374 <TWI_stop>
	
    return SUCCESS;
    1254:	81 e0       	ldi	r24, 0x01	; 1
    1256:	8c 83       	std	Y+4, r24	; 0x04
    1258:	8c 81       	ldd	r24, Y+4	; 0x04
}
    125a:	0f 90       	pop	r0
    125c:	0f 90       	pop	r0
    125e:	0f 90       	pop	r0
    1260:	0f 90       	pop	r0
    1262:	cf 91       	pop	r28
    1264:	df 91       	pop	r29
    1266:	08 95       	ret

00001268 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1268:	df 93       	push	r29
    126a:	cf 93       	push	r28
    126c:	00 d0       	rcall	.+0      	; 0x126e <EEPROM_readByte+0x6>
    126e:	00 d0       	rcall	.+0      	; 0x1270 <EEPROM_readByte+0x8>
    1270:	0f 92       	push	r0
    1272:	cd b7       	in	r28, 0x3d	; 61
    1274:	de b7       	in	r29, 0x3e	; 62
    1276:	9a 83       	std	Y+2, r25	; 0x02
    1278:	89 83       	std	Y+1, r24	; 0x01
    127a:	7c 83       	std	Y+4, r23	; 0x04
    127c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    127e:	0e 94 aa 09 	call	0x1354	; 0x1354 <TWI_start>
    if (TWI_getStatus() != TW_START)
    1282:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    1286:	88 30       	cpi	r24, 0x08	; 8
    1288:	11 f0       	breq	.+4      	; 0x128e <EEPROM_readByte+0x26>
        return ERROR;
    128a:	1d 82       	std	Y+5, r1	; 0x05
    128c:	44 c0       	rjmp	.+136    	; 0x1316 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_write((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    128e:	89 81       	ldd	r24, Y+1	; 0x01
    1290:	9a 81       	ldd	r25, Y+2	; 0x02
    1292:	80 70       	andi	r24, 0x00	; 0
    1294:	97 70       	andi	r25, 0x07	; 7
    1296:	88 0f       	add	r24, r24
    1298:	89 2f       	mov	r24, r25
    129a:	88 1f       	adc	r24, r24
    129c:	99 0b       	sbc	r25, r25
    129e:	91 95       	neg	r25
    12a0:	80 6a       	ori	r24, 0xA0	; 160
    12a2:	0e 94 c5 09 	call	0x138a	; 0x138a <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_W_ACK)
    12a6:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    12aa:	88 31       	cpi	r24, 0x18	; 24
    12ac:	11 f0       	breq	.+4      	; 0x12b2 <EEPROM_readByte+0x4a>
        return ERROR;
    12ae:	1d 82       	std	Y+5, r1	; 0x05
    12b0:	32 c0       	rjmp	.+100    	; 0x1316 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_write((uint8)(u16addr));
    12b2:	89 81       	ldd	r24, Y+1	; 0x01
    12b4:	0e 94 c5 09 	call	0x138a	; 0x138a <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    12b8:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    12bc:	88 32       	cpi	r24, 0x28	; 40
    12be:	11 f0       	breq	.+4      	; 0x12c4 <EEPROM_readByte+0x5c>
        return ERROR;
    12c0:	1d 82       	std	Y+5, r1	; 0x05
    12c2:	29 c0       	rjmp	.+82     	; 0x1316 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    12c4:	0e 94 aa 09 	call	0x1354	; 0x1354 <TWI_start>
    if (TWI_getStatus() != TW_REP_START)
    12c8:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    12cc:	80 31       	cpi	r24, 0x10	; 16
    12ce:	11 f0       	breq	.+4      	; 0x12d4 <EEPROM_readByte+0x6c>
        return ERROR;
    12d0:	1d 82       	std	Y+5, r1	; 0x05
    12d2:	21 c0       	rjmp	.+66     	; 0x1316 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_write((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    12d4:	89 81       	ldd	r24, Y+1	; 0x01
    12d6:	9a 81       	ldd	r25, Y+2	; 0x02
    12d8:	80 70       	andi	r24, 0x00	; 0
    12da:	97 70       	andi	r25, 0x07	; 7
    12dc:	88 0f       	add	r24, r24
    12de:	89 2f       	mov	r24, r25
    12e0:	88 1f       	adc	r24, r24
    12e2:	99 0b       	sbc	r25, r25
    12e4:	91 95       	neg	r25
    12e6:	81 6a       	ori	r24, 0xA1	; 161
    12e8:	0e 94 c5 09 	call	0x138a	; 0x138a <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_R_ACK)
    12ec:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    12f0:	80 34       	cpi	r24, 0x40	; 64
    12f2:	11 f0       	breq	.+4      	; 0x12f8 <EEPROM_readByte+0x90>
        return ERROR;
    12f4:	1d 82       	std	Y+5, r1	; 0x05
    12f6:	0f c0       	rjmp	.+30     	; 0x1316 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readWithNACK();
    12f8:	0e 94 ef 09 	call	0x13de	; 0x13de <TWI_readWithNACK>
    12fc:	eb 81       	ldd	r30, Y+3	; 0x03
    12fe:	fc 81       	ldd	r31, Y+4	; 0x04
    1300:	80 83       	st	Z, r24
    if (TWI_getStatus() != TW_MR_DATA_NACK)
    1302:	0e 94 02 0a 	call	0x1404	; 0x1404 <TWI_getStatus>
    1306:	88 35       	cpi	r24, 0x58	; 88
    1308:	11 f0       	breq	.+4      	; 0x130e <EEPROM_readByte+0xa6>
        return ERROR;
    130a:	1d 82       	std	Y+5, r1	; 0x05
    130c:	04 c0       	rjmp	.+8      	; 0x1316 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    130e:	0e 94 ba 09 	call	0x1374	; 0x1374 <TWI_stop>
    return SUCCESS;
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	8d 83       	std	Y+5, r24	; 0x05
    1316:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1318:	0f 90       	pop	r0
    131a:	0f 90       	pop	r0
    131c:	0f 90       	pop	r0
    131e:	0f 90       	pop	r0
    1320:	0f 90       	pop	r0
    1322:	cf 91       	pop	r28
    1324:	df 91       	pop	r29
    1326:	08 95       	ret

00001328 <TWI_init>:
 *******************************************************************************/
 
#include "i2c.h"

void TWI_init(void)
{
    1328:	df 93       	push	r29
    132a:	cf 93       	push	r28
    132c:	cd b7       	in	r28, 0x3d	; 61
    132e:	de b7       	in	r29, 0x3e	; 62
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = 0x02;
    1330:	e0 e2       	ldi	r30, 0x20	; 32
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	82 e0       	ldi	r24, 0x02	; 2
    1336:	80 83       	st	Z, r24
	TWSR = 0x00;
    1338:	e1 e2       	ldi	r30, 0x21	; 33
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = 0b00000010; // my address = 0x01 :) 
    133e:	e2 e2       	ldi	r30, 0x22	; 34
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	82 e0       	ldi	r24, 0x02	; 2
    1344:	80 83       	st	Z, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1346:	e6 e5       	ldi	r30, 0x56	; 86
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	84 e0       	ldi	r24, 0x04	; 4
    134c:	80 83       	st	Z, r24
}
    134e:	cf 91       	pop	r28
    1350:	df 91       	pop	r29
    1352:	08 95       	ret

00001354 <TWI_start>:

void TWI_start(void)
{
    1354:	df 93       	push	r29
    1356:	cf 93       	push	r28
    1358:	cd b7       	in	r28, 0x3d	; 61
    135a:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    135c:	e6 e5       	ldi	r30, 0x56	; 86
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	84 ea       	ldi	r24, 0xA4	; 164
    1362:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1364:	e6 e5       	ldi	r30, 0x56	; 86
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	80 81       	ld	r24, Z
    136a:	88 23       	and	r24, r24
    136c:	dc f7       	brge	.-10     	; 0x1364 <TWI_start+0x10>
}
    136e:	cf 91       	pop	r28
    1370:	df 91       	pop	r29
    1372:	08 95       	ret

00001374 <TWI_stop>:

void TWI_stop(void)
{
    1374:	df 93       	push	r29
    1376:	cf 93       	push	r28
    1378:	cd b7       	in	r28, 0x3d	; 61
    137a:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    137c:	e6 e5       	ldi	r30, 0x56	; 86
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	84 e9       	ldi	r24, 0x94	; 148
    1382:	80 83       	st	Z, r24
}
    1384:	cf 91       	pop	r28
    1386:	df 91       	pop	r29
    1388:	08 95       	ret

0000138a <TWI_write>:

void TWI_write(uint8 data)
{
    138a:	df 93       	push	r29
    138c:	cf 93       	push	r28
    138e:	0f 92       	push	r0
    1390:	cd b7       	in	r28, 0x3d	; 61
    1392:	de b7       	in	r29, 0x3e	; 62
    1394:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1396:	e3 e2       	ldi	r30, 0x23	; 35
    1398:	f0 e0       	ldi	r31, 0x00	; 0
    139a:	89 81       	ldd	r24, Y+1	; 0x01
    139c:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    139e:	e6 e5       	ldi	r30, 0x56	; 86
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	84 e8       	ldi	r24, 0x84	; 132
    13a4:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    13a6:	e6 e5       	ldi	r30, 0x56	; 86
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	80 81       	ld	r24, Z
    13ac:	88 23       	and	r24, r24
    13ae:	dc f7       	brge	.-10     	; 0x13a6 <TWI_write+0x1c>
}
    13b0:	0f 90       	pop	r0
    13b2:	cf 91       	pop	r28
    13b4:	df 91       	pop	r29
    13b6:	08 95       	ret

000013b8 <TWI_readWithACK>:

uint8 TWI_readWithACK(void)
{
    13b8:	df 93       	push	r29
    13ba:	cf 93       	push	r28
    13bc:	cd b7       	in	r28, 0x3d	; 61
    13be:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    13c0:	e6 e5       	ldi	r30, 0x56	; 86
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	84 ec       	ldi	r24, 0xC4	; 196
    13c6:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    13c8:	e6 e5       	ldi	r30, 0x56	; 86
    13ca:	f0 e0       	ldi	r31, 0x00	; 0
    13cc:	80 81       	ld	r24, Z
    13ce:	88 23       	and	r24, r24
    13d0:	dc f7       	brge	.-10     	; 0x13c8 <TWI_readWithACK+0x10>
    /* Read Data */
    return TWDR;
    13d2:	e3 e2       	ldi	r30, 0x23	; 35
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
}
    13d8:	cf 91       	pop	r28
    13da:	df 91       	pop	r29
    13dc:	08 95       	ret

000013de <TWI_readWithNACK>:

uint8 TWI_readWithNACK(void)
{
    13de:	df 93       	push	r29
    13e0:	cf 93       	push	r28
    13e2:	cd b7       	in	r28, 0x3d	; 61
    13e4:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    13e6:	e6 e5       	ldi	r30, 0x56	; 86
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	84 e8       	ldi	r24, 0x84	; 132
    13ec:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    13ee:	e6 e5       	ldi	r30, 0x56	; 86
    13f0:	f0 e0       	ldi	r31, 0x00	; 0
    13f2:	80 81       	ld	r24, Z
    13f4:	88 23       	and	r24, r24
    13f6:	dc f7       	brge	.-10     	; 0x13ee <TWI_readWithNACK+0x10>
    /* Read Data */
    return TWDR;
    13f8:	e3 e2       	ldi	r30, 0x23	; 35
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
}
    13fe:	cf 91       	pop	r28
    1400:	df 91       	pop	r29
    1402:	08 95       	ret

00001404 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1404:	df 93       	push	r29
    1406:	cf 93       	push	r28
    1408:	0f 92       	push	r0
    140a:	cd b7       	in	r28, 0x3d	; 61
    140c:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    140e:	e1 e2       	ldi	r30, 0x21	; 33
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	88 7f       	andi	r24, 0xF8	; 248
    1416:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1418:	89 81       	ldd	r24, Y+1	; 0x01
}
    141a:	0f 90       	pop	r0
    141c:	cf 91       	pop	r28
    141e:	df 91       	pop	r29
    1420:	08 95       	ret

00001422 <Motor_run>:
 */

#include <avr/io.h>

void Motor_run(void)
{
    1422:	df 93       	push	r29
    1424:	cf 93       	push	r28
    1426:	cd b7       	in	r28, 0x3d	; 61
    1428:	de b7       	in	r29, 0x3e	; 62
	DDRB|=(1<<PB0)|(1<<PB1);
    142a:	a7 e3       	ldi	r26, 0x37	; 55
    142c:	b0 e0       	ldi	r27, 0x00	; 0
    142e:	e7 e3       	ldi	r30, 0x37	; 55
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	83 60       	ori	r24, 0x03	; 3
    1436:	8c 93       	st	X, r24
	PORTB|=(1<<PB0);
    1438:	a8 e3       	ldi	r26, 0x38	; 56
    143a:	b0 e0       	ldi	r27, 0x00	; 0
    143c:	e8 e3       	ldi	r30, 0x38	; 56
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	81 60       	ori	r24, 0x01	; 1
    1444:	8c 93       	st	X, r24
	PORTB&=~(1<<PB1);
    1446:	a8 e3       	ldi	r26, 0x38	; 56
    1448:	b0 e0       	ldi	r27, 0x00	; 0
    144a:	e8 e3       	ldi	r30, 0x38	; 56
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	8d 7f       	andi	r24, 0xFD	; 253
    1452:	8c 93       	st	X, r24
}
    1454:	cf 91       	pop	r28
    1456:	df 91       	pop	r29
    1458:	08 95       	ret

0000145a <Motor_Reverse>:

void Motor_Reverse(void){
    145a:	df 93       	push	r29
    145c:	cf 93       	push	r28
    145e:	cd b7       	in	r28, 0x3d	; 61
    1460:	de b7       	in	r29, 0x3e	; 62
	PORTB^=(1<<PB1);
    1462:	a8 e3       	ldi	r26, 0x38	; 56
    1464:	b0 e0       	ldi	r27, 0x00	; 0
    1466:	e8 e3       	ldi	r30, 0x38	; 56
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	90 81       	ld	r25, Z
    146c:	82 e0       	ldi	r24, 0x02	; 2
    146e:	89 27       	eor	r24, r25
    1470:	8c 93       	st	X, r24
	PORTB^=(1<<PB0);
    1472:	a8 e3       	ldi	r26, 0x38	; 56
    1474:	b0 e0       	ldi	r27, 0x00	; 0
    1476:	e8 e3       	ldi	r30, 0x38	; 56
    1478:	f0 e0       	ldi	r31, 0x00	; 0
    147a:	90 81       	ld	r25, Z
    147c:	81 e0       	ldi	r24, 0x01	; 1
    147e:	89 27       	eor	r24, r25
    1480:	8c 93       	st	X, r24
}
    1482:	cf 91       	pop	r28
    1484:	df 91       	pop	r29
    1486:	08 95       	ret

00001488 <Motor_Stop>:
void Motor_Stop(void){
    1488:	df 93       	push	r29
    148a:	cf 93       	push	r28
    148c:	cd b7       	in	r28, 0x3d	; 61
    148e:	de b7       	in	r29, 0x3e	; 62
	PORTB&=~(1<<PB1);
    1490:	a8 e3       	ldi	r26, 0x38	; 56
    1492:	b0 e0       	ldi	r27, 0x00	; 0
    1494:	e8 e3       	ldi	r30, 0x38	; 56
    1496:	f0 e0       	ldi	r31, 0x00	; 0
    1498:	80 81       	ld	r24, Z
    149a:	8d 7f       	andi	r24, 0xFD	; 253
    149c:	8c 93       	st	X, r24
	PORTB&=~(1<<PB0);
    149e:	a8 e3       	ldi	r26, 0x38	; 56
    14a0:	b0 e0       	ldi	r27, 0x00	; 0
    14a2:	e8 e3       	ldi	r30, 0x38	; 56
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	80 81       	ld	r24, Z
    14a8:	8e 7f       	andi	r24, 0xFE	; 254
    14aa:	8c 93       	st	X, r24
}
    14ac:	cf 91       	pop	r28
    14ae:	df 91       	pop	r29
    14b0:	08 95       	ret

000014b2 <__vector_9>:
#include "Timer0.h"

static  void (*g_callBackPtr)(void) = NULL;


ISR(TIMER0_OVF_vect){
    14b2:	1f 92       	push	r1
    14b4:	0f 92       	push	r0
    14b6:	0f b6       	in	r0, 0x3f	; 63
    14b8:	0f 92       	push	r0
    14ba:	11 24       	eor	r1, r1
    14bc:	2f 93       	push	r18
    14be:	3f 93       	push	r19
    14c0:	4f 93       	push	r20
    14c2:	5f 93       	push	r21
    14c4:	6f 93       	push	r22
    14c6:	7f 93       	push	r23
    14c8:	8f 93       	push	r24
    14ca:	9f 93       	push	r25
    14cc:	af 93       	push	r26
    14ce:	bf 93       	push	r27
    14d0:	ef 93       	push	r30
    14d2:	ff 93       	push	r31
    14d4:	df 93       	push	r29
    14d6:	cf 93       	push	r28
    14d8:	cd b7       	in	r28, 0x3d	; 61
    14da:	de b7       	in	r29, 0x3e	; 62
		if(g_callBackPtr!=NULL){
    14dc:	80 91 6a 00 	lds	r24, 0x006A
    14e0:	90 91 6b 00 	lds	r25, 0x006B
    14e4:	00 97       	sbiw	r24, 0x00	; 0
    14e6:	29 f0       	breq	.+10     	; 0x14f2 <__vector_9+0x40>
			(*g_callBackPtr)();
    14e8:	e0 91 6a 00 	lds	r30, 0x006A
    14ec:	f0 91 6b 00 	lds	r31, 0x006B
    14f0:	09 95       	icall
		}
}
    14f2:	cf 91       	pop	r28
    14f4:	df 91       	pop	r29
    14f6:	ff 91       	pop	r31
    14f8:	ef 91       	pop	r30
    14fa:	bf 91       	pop	r27
    14fc:	af 91       	pop	r26
    14fe:	9f 91       	pop	r25
    1500:	8f 91       	pop	r24
    1502:	7f 91       	pop	r23
    1504:	6f 91       	pop	r22
    1506:	5f 91       	pop	r21
    1508:	4f 91       	pop	r20
    150a:	3f 91       	pop	r19
    150c:	2f 91       	pop	r18
    150e:	0f 90       	pop	r0
    1510:	0f be       	out	0x3f, r0	; 63
    1512:	0f 90       	pop	r0
    1514:	1f 90       	pop	r1
    1516:	18 95       	reti

00001518 <__vector_19>:

ISR(TIMER0_COMP_vect){
    1518:	1f 92       	push	r1
    151a:	0f 92       	push	r0
    151c:	0f b6       	in	r0, 0x3f	; 63
    151e:	0f 92       	push	r0
    1520:	11 24       	eor	r1, r1
    1522:	2f 93       	push	r18
    1524:	3f 93       	push	r19
    1526:	4f 93       	push	r20
    1528:	5f 93       	push	r21
    152a:	6f 93       	push	r22
    152c:	7f 93       	push	r23
    152e:	8f 93       	push	r24
    1530:	9f 93       	push	r25
    1532:	af 93       	push	r26
    1534:	bf 93       	push	r27
    1536:	ef 93       	push	r30
    1538:	ff 93       	push	r31
    153a:	df 93       	push	r29
    153c:	cf 93       	push	r28
    153e:	cd b7       	in	r28, 0x3d	; 61
    1540:	de b7       	in	r29, 0x3e	; 62
		if(g_callBackPtr!=NULL){
    1542:	80 91 6a 00 	lds	r24, 0x006A
    1546:	90 91 6b 00 	lds	r25, 0x006B
    154a:	00 97       	sbiw	r24, 0x00	; 0
    154c:	29 f0       	breq	.+10     	; 0x1558 <__vector_19+0x40>
			(*g_callBackPtr)();
    154e:	e0 91 6a 00 	lds	r30, 0x006A
    1552:	f0 91 6b 00 	lds	r31, 0x006B
    1556:	09 95       	icall
		}
}
    1558:	cf 91       	pop	r28
    155a:	df 91       	pop	r29
    155c:	ff 91       	pop	r31
    155e:	ef 91       	pop	r30
    1560:	bf 91       	pop	r27
    1562:	af 91       	pop	r26
    1564:	9f 91       	pop	r25
    1566:	8f 91       	pop	r24
    1568:	7f 91       	pop	r23
    156a:	6f 91       	pop	r22
    156c:	5f 91       	pop	r21
    156e:	4f 91       	pop	r20
    1570:	3f 91       	pop	r19
    1572:	2f 91       	pop	r18
    1574:	0f 90       	pop	r0
    1576:	0f be       	out	0x3f, r0	; 63
    1578:	0f 90       	pop	r0
    157a:	1f 90       	pop	r1
    157c:	18 95       	reti

0000157e <Timer0_init_Normal_Mode>:

void Timer0_init_Normal_Mode(Timer0_ConfigType *Timer0_config){
    157e:	df 93       	push	r29
    1580:	cf 93       	push	r28
    1582:	00 d0       	rcall	.+0      	; 0x1584 <Timer0_init_Normal_Mode+0x6>
    1584:	cd b7       	in	r28, 0x3d	; 61
    1586:	de b7       	in	r29, 0x3e	; 62
    1588:	9a 83       	std	Y+2, r25	; 0x02
    158a:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=195;
    158c:	e2 e5       	ldi	r30, 0x52	; 82
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	83 ec       	ldi	r24, 0xC3	; 195
    1592:	80 83       	st	Z, r24
	TCCR0 |=(1<<FOC0)|(Timer0_config->clk);
    1594:	a3 e5       	ldi	r26, 0x53	; 83
    1596:	b0 e0       	ldi	r27, 0x00	; 0
    1598:	e3 e5       	ldi	r30, 0x53	; 83
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	90 81       	ld	r25, Z
    159e:	e9 81       	ldd	r30, Y+1	; 0x01
    15a0:	fa 81       	ldd	r31, Y+2	; 0x02
    15a2:	80 81       	ld	r24, Z
    15a4:	89 2b       	or	r24, r25
    15a6:	80 68       	ori	r24, 0x80	; 128
    15a8:	8c 93       	st	X, r24
	TIMSK|=(1<<TOIE0);
    15aa:	a9 e5       	ldi	r26, 0x59	; 89
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	e9 e5       	ldi	r30, 0x59	; 89
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	81 60       	ori	r24, 0x01	; 1
    15b6:	8c 93       	st	X, r24
}
    15b8:	0f 90       	pop	r0
    15ba:	0f 90       	pop	r0
    15bc:	cf 91       	pop	r28
    15be:	df 91       	pop	r29
    15c0:	08 95       	ret

000015c2 <Timer0_init_Comp_Mode>:

void Timer0_init_Comp_Mode(Timer0_ConfigType *Timer0_config){
    15c2:	df 93       	push	r29
    15c4:	cf 93       	push	r28
    15c6:	00 d0       	rcall	.+0      	; 0x15c8 <Timer0_init_Comp_Mode+0x6>
    15c8:	cd b7       	in	r28, 0x3d	; 61
    15ca:	de b7       	in	r29, 0x3e	; 62
    15cc:	9a 83       	std	Y+2, r25	; 0x02
    15ce:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=0;
    15d0:	e2 e5       	ldi	r30, 0x52	; 82
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	10 82       	st	Z, r1
	TCCR0 |=(1<<FOC0)|(Timer0_config->clk)|(1<<COM01);
    15d6:	a3 e5       	ldi	r26, 0x53	; 83
    15d8:	b0 e0       	ldi	r27, 0x00	; 0
    15da:	e3 e5       	ldi	r30, 0x53	; 83
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	90 81       	ld	r25, Z
    15e0:	e9 81       	ldd	r30, Y+1	; 0x01
    15e2:	fa 81       	ldd	r31, Y+2	; 0x02
    15e4:	80 81       	ld	r24, Z
    15e6:	89 2b       	or	r24, r25
    15e8:	80 6a       	ori	r24, 0xA0	; 160
    15ea:	8c 93       	st	X, r24
	TIMSK|=(1<<OCIE0);
    15ec:	a9 e5       	ldi	r26, 0x59	; 89
    15ee:	b0 e0       	ldi	r27, 0x00	; 0
    15f0:	e9 e5       	ldi	r30, 0x59	; 89
    15f2:	f0 e0       	ldi	r31, 0x00	; 0
    15f4:	80 81       	ld	r24, Z
    15f6:	82 60       	ori	r24, 0x02	; 2
    15f8:	8c 93       	st	X, r24
}
    15fa:	0f 90       	pop	r0
    15fc:	0f 90       	pop	r0
    15fe:	cf 91       	pop	r28
    1600:	df 91       	pop	r29
    1602:	08 95       	ret

00001604 <Set_Callback>:

void Set_Callback(void (*T_callBackPtr)(void)){
    1604:	df 93       	push	r29
    1606:	cf 93       	push	r28
    1608:	00 d0       	rcall	.+0      	; 0x160a <Set_Callback+0x6>
    160a:	cd b7       	in	r28, 0x3d	; 61
    160c:	de b7       	in	r29, 0x3e	; 62
    160e:	9a 83       	std	Y+2, r25	; 0x02
    1610:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr=T_callBackPtr;
    1612:	89 81       	ldd	r24, Y+1	; 0x01
    1614:	9a 81       	ldd	r25, Y+2	; 0x02
    1616:	90 93 6b 00 	sts	0x006B, r25
    161a:	80 93 6a 00 	sts	0x006A, r24
}
    161e:	0f 90       	pop	r0
    1620:	0f 90       	pop	r0
    1622:	cf 91       	pop	r28
    1624:	df 91       	pop	r29
    1626:	08 95       	ret

00001628 <Timer0_Deinit>:

void Timer0_Deinit(void){
    1628:	df 93       	push	r29
    162a:	cf 93       	push	r28
    162c:	cd b7       	in	r28, 0x3d	; 61
    162e:	de b7       	in	r29, 0x3e	; 62
	TCCR0=0;
    1630:	e3 e5       	ldi	r30, 0x53	; 83
    1632:	f0 e0       	ldi	r31, 0x00	; 0
    1634:	10 82       	st	Z, r1
}
    1636:	cf 91       	pop	r28
    1638:	df 91       	pop	r29
    163a:	08 95       	ret

0000163c <UART_init>:
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

void UART_init(void)
{
    163c:	df 93       	push	r29
    163e:	cf 93       	push	r28
    1640:	cd b7       	in	r28, 0x3d	; 61
    1642:	de b7       	in	r29, 0x3e	; 62
	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    1644:	eb e2       	ldi	r30, 0x2B	; 43
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	82 e0       	ldi	r24, 0x02	; 2
    164a:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    164c:	ea e2       	ldi	r30, 0x2A	; 42
    164e:	f0 e0       	ldi	r31, 0x00	; 0
    1650:	88 e1       	ldi	r24, 0x18	; 24
    1652:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL) | (1<<UCSZ0) | (1<<UCSZ1); 
    1654:	e0 e4       	ldi	r30, 0x40	; 64
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	86 e8       	ldi	r24, 0x86	; 134
    165a:	80 83       	st	Z, r24

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = BAUD_PRESCALE>>8;
    165c:	e0 e4       	ldi	r30, 0x40	; 64
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	10 82       	st	Z, r1
	UBRRL = BAUD_PRESCALE;
    1662:	e9 e2       	ldi	r30, 0x29	; 41
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	87 e6       	ldi	r24, 0x67	; 103
    1668:	80 83       	st	Z, r24
}
    166a:	cf 91       	pop	r28
    166c:	df 91       	pop	r29
    166e:	08 95       	ret

00001670 <UART_recieveByte_INT>:

void UART_recieveByte_INT(void){
    1670:	df 93       	push	r29
    1672:	cf 93       	push	r28
    1674:	cd b7       	in	r28, 0x3d	; 61
    1676:	de b7       	in	r29, 0x3e	; 62
	UCSRB|=(1<<RXCIE);
    1678:	aa e2       	ldi	r26, 0x2A	; 42
    167a:	b0 e0       	ldi	r27, 0x00	; 0
    167c:	ea e2       	ldi	r30, 0x2A	; 42
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	80 68       	ori	r24, 0x80	; 128
    1684:	8c 93       	st	X, r24
}
    1686:	cf 91       	pop	r28
    1688:	df 91       	pop	r29
    168a:	08 95       	ret

0000168c <UART_sendByte>:

void UART_sendByte(const uint8 data)
{
    168c:	df 93       	push	r29
    168e:	cf 93       	push	r28
    1690:	0f 92       	push	r0
    1692:	cd b7       	in	r28, 0x3d	; 61
    1694:	de b7       	in	r29, 0x3e	; 62
    1696:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE flag is set when the Tx buffer (UDR) is empty and ready for 
	 * transmitting a new byte so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    1698:	eb e2       	ldi	r30, 0x2B	; 43
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	80 81       	ld	r24, Z
    169e:	88 2f       	mov	r24, r24
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	80 72       	andi	r24, 0x20	; 32
    16a4:	90 70       	andi	r25, 0x00	; 0
    16a6:	00 97       	sbiw	r24, 0x00	; 0
    16a8:	b9 f3       	breq	.-18     	; 0x1698 <UART_sendByte+0xc>
	/* Put the required data in the UDR register and it also clear the UDRE flag as 
	 * the UDR register is not empty now */	 
	UDR = data;
    16aa:	ec e2       	ldi	r30, 0x2C	; 44
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	89 81       	ldd	r24, Y+1	; 0x01
    16b0:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transimission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    16b2:	0f 90       	pop	r0
    16b4:	cf 91       	pop	r28
    16b6:	df 91       	pop	r29
    16b8:	08 95       	ret

000016ba <UART_recieveByte>:

uint8 UART_recieveByte(void)
{
    16ba:	df 93       	push	r29
    16bc:	cf 93       	push	r28
    16be:	cd b7       	in	r28, 0x3d	; 61
    16c0:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this 
	 * flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    16c2:	eb e2       	ldi	r30, 0x2B	; 43
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	88 23       	and	r24, r24
    16ca:	dc f7       	brge	.-10     	; 0x16c2 <UART_recieveByte+0x8>
	/* Read the received data from the Rx buffer (UDR) and the RXC flag 
	   will be cleared after read this data */	 
    return UDR;
    16cc:	ec e2       	ldi	r30, 0x2C	; 44
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
}
    16d2:	cf 91       	pop	r28
    16d4:	df 91       	pop	r29
    16d6:	08 95       	ret

000016d8 <UART_sendString>:

void UART_sendString(const uint8 *Str)
{
    16d8:	df 93       	push	r29
    16da:	cf 93       	push	r28
    16dc:	00 d0       	rcall	.+0      	; 0x16de <UART_sendString+0x6>
    16de:	0f 92       	push	r0
    16e0:	cd b7       	in	r28, 0x3d	; 61
    16e2:	de b7       	in	r29, 0x3e	; 62
    16e4:	9b 83       	std	Y+3, r25	; 0x03
    16e6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    16e8:	19 82       	std	Y+1, r1	; 0x01
    16ea:	0e c0       	rjmp	.+28     	; 0x1708 <UART_sendString+0x30>
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    16ec:	89 81       	ldd	r24, Y+1	; 0x01
    16ee:	28 2f       	mov	r18, r24
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	8a 81       	ldd	r24, Y+2	; 0x02
    16f4:	9b 81       	ldd	r25, Y+3	; 0x03
    16f6:	fc 01       	movw	r30, r24
    16f8:	e2 0f       	add	r30, r18
    16fa:	f3 1f       	adc	r31, r19
    16fc:	80 81       	ld	r24, Z
    16fe:	0e 94 46 0b 	call	0x168c	; 0x168c <UART_sendByte>
		i++;
    1702:	89 81       	ldd	r24, Y+1	; 0x01
    1704:	8f 5f       	subi	r24, 0xFF	; 255
    1706:	89 83       	std	Y+1, r24	; 0x01
}

void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    1708:	89 81       	ldd	r24, Y+1	; 0x01
    170a:	28 2f       	mov	r18, r24
    170c:	30 e0       	ldi	r19, 0x00	; 0
    170e:	8a 81       	ldd	r24, Y+2	; 0x02
    1710:	9b 81       	ldd	r25, Y+3	; 0x03
    1712:	fc 01       	movw	r30, r24
    1714:	e2 0f       	add	r30, r18
    1716:	f3 1f       	adc	r31, r19
    1718:	80 81       	ld	r24, Z
    171a:	88 23       	and	r24, r24
    171c:	39 f7       	brne	.-50     	; 0x16ec <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    171e:	0f 90       	pop	r0
    1720:	0f 90       	pop	r0
    1722:	0f 90       	pop	r0
    1724:	cf 91       	pop	r28
    1726:	df 91       	pop	r29
    1728:	08 95       	ret

0000172a <UART_receiveString>:

void UART_receiveString(uint8 *Str)
{
    172a:	0f 93       	push	r16
    172c:	1f 93       	push	r17
    172e:	df 93       	push	r29
    1730:	cf 93       	push	r28
    1732:	00 d0       	rcall	.+0      	; 0x1734 <UART_receiveString+0xa>
    1734:	0f 92       	push	r0
    1736:	cd b7       	in	r28, 0x3d	; 61
    1738:	de b7       	in	r29, 0x3e	; 62
    173a:	9b 83       	std	Y+3, r25	; 0x03
    173c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    173e:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_recieveByte();
    1740:	89 81       	ldd	r24, Y+1	; 0x01
    1742:	28 2f       	mov	r18, r24
    1744:	30 e0       	ldi	r19, 0x00	; 0
    1746:	8a 81       	ldd	r24, Y+2	; 0x02
    1748:	9b 81       	ldd	r25, Y+3	; 0x03
    174a:	8c 01       	movw	r16, r24
    174c:	02 0f       	add	r16, r18
    174e:	13 1f       	adc	r17, r19
    1750:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <UART_recieveByte>
    1754:	f8 01       	movw	r30, r16
    1756:	80 83       	st	Z, r24
    1758:	0f c0       	rjmp	.+30     	; 0x1778 <UART_receiveString+0x4e>
	while(Str[i] != '#')
	{
		i++;
    175a:	89 81       	ldd	r24, Y+1	; 0x01
    175c:	8f 5f       	subi	r24, 0xFF	; 255
    175e:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    1760:	89 81       	ldd	r24, Y+1	; 0x01
    1762:	28 2f       	mov	r18, r24
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	8a 81       	ldd	r24, Y+2	; 0x02
    1768:	9b 81       	ldd	r25, Y+3	; 0x03
    176a:	8c 01       	movw	r16, r24
    176c:	02 0f       	add	r16, r18
    176e:	13 1f       	adc	r17, r19
    1770:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <UART_recieveByte>
    1774:	f8 01       	movw	r30, r16
    1776:	80 83       	st	Z, r24

void UART_receiveString(uint8 *Str)
{
	uint8 i = 0;
	Str[i] = UART_recieveByte();
	while(Str[i] != '#')
    1778:	89 81       	ldd	r24, Y+1	; 0x01
    177a:	28 2f       	mov	r18, r24
    177c:	30 e0       	ldi	r19, 0x00	; 0
    177e:	8a 81       	ldd	r24, Y+2	; 0x02
    1780:	9b 81       	ldd	r25, Y+3	; 0x03
    1782:	fc 01       	movw	r30, r24
    1784:	e2 0f       	add	r30, r18
    1786:	f3 1f       	adc	r31, r19
    1788:	80 81       	ld	r24, Z
    178a:	83 32       	cpi	r24, 0x23	; 35
    178c:	31 f7       	brne	.-52     	; 0x175a <UART_receiveString+0x30>
	{
		i++;
		Str[i] = UART_recieveByte();
	}
	Str[i] = '\0';
    178e:	89 81       	ldd	r24, Y+1	; 0x01
    1790:	28 2f       	mov	r18, r24
    1792:	30 e0       	ldi	r19, 0x00	; 0
    1794:	8a 81       	ldd	r24, Y+2	; 0x02
    1796:	9b 81       	ldd	r25, Y+3	; 0x03
    1798:	fc 01       	movw	r30, r24
    179a:	e2 0f       	add	r30, r18
    179c:	f3 1f       	adc	r31, r19
    179e:	10 82       	st	Z, r1
}
    17a0:	0f 90       	pop	r0
    17a2:	0f 90       	pop	r0
    17a4:	0f 90       	pop	r0
    17a6:	cf 91       	pop	r28
    17a8:	df 91       	pop	r29
    17aa:	1f 91       	pop	r17
    17ac:	0f 91       	pop	r16
    17ae:	08 95       	ret

000017b0 <__prologue_saves__>:
    17b0:	2f 92       	push	r2
    17b2:	3f 92       	push	r3
    17b4:	4f 92       	push	r4
    17b6:	5f 92       	push	r5
    17b8:	6f 92       	push	r6
    17ba:	7f 92       	push	r7
    17bc:	8f 92       	push	r8
    17be:	9f 92       	push	r9
    17c0:	af 92       	push	r10
    17c2:	bf 92       	push	r11
    17c4:	cf 92       	push	r12
    17c6:	df 92       	push	r13
    17c8:	ef 92       	push	r14
    17ca:	ff 92       	push	r15
    17cc:	0f 93       	push	r16
    17ce:	1f 93       	push	r17
    17d0:	cf 93       	push	r28
    17d2:	df 93       	push	r29
    17d4:	cd b7       	in	r28, 0x3d	; 61
    17d6:	de b7       	in	r29, 0x3e	; 62
    17d8:	ca 1b       	sub	r28, r26
    17da:	db 0b       	sbc	r29, r27
    17dc:	0f b6       	in	r0, 0x3f	; 63
    17de:	f8 94       	cli
    17e0:	de bf       	out	0x3e, r29	; 62
    17e2:	0f be       	out	0x3f, r0	; 63
    17e4:	cd bf       	out	0x3d, r28	; 61
    17e6:	09 94       	ijmp

000017e8 <__epilogue_restores__>:
    17e8:	2a 88       	ldd	r2, Y+18	; 0x12
    17ea:	39 88       	ldd	r3, Y+17	; 0x11
    17ec:	48 88       	ldd	r4, Y+16	; 0x10
    17ee:	5f 84       	ldd	r5, Y+15	; 0x0f
    17f0:	6e 84       	ldd	r6, Y+14	; 0x0e
    17f2:	7d 84       	ldd	r7, Y+13	; 0x0d
    17f4:	8c 84       	ldd	r8, Y+12	; 0x0c
    17f6:	9b 84       	ldd	r9, Y+11	; 0x0b
    17f8:	aa 84       	ldd	r10, Y+10	; 0x0a
    17fa:	b9 84       	ldd	r11, Y+9	; 0x09
    17fc:	c8 84       	ldd	r12, Y+8	; 0x08
    17fe:	df 80       	ldd	r13, Y+7	; 0x07
    1800:	ee 80       	ldd	r14, Y+6	; 0x06
    1802:	fd 80       	ldd	r15, Y+5	; 0x05
    1804:	0c 81       	ldd	r16, Y+4	; 0x04
    1806:	1b 81       	ldd	r17, Y+3	; 0x03
    1808:	aa 81       	ldd	r26, Y+2	; 0x02
    180a:	b9 81       	ldd	r27, Y+1	; 0x01
    180c:	ce 0f       	add	r28, r30
    180e:	d1 1d       	adc	r29, r1
    1810:	0f b6       	in	r0, 0x3f	; 63
    1812:	f8 94       	cli
    1814:	de bf       	out	0x3e, r29	; 62
    1816:	0f be       	out	0x3f, r0	; 63
    1818:	cd bf       	out	0x3d, r28	; 61
    181a:	ed 01       	movw	r28, r26
    181c:	08 95       	ret

0000181e <_exit>:
    181e:	f8 94       	cli

00001820 <__stop_program>:
    1820:	ff cf       	rjmp	.-2      	; 0x1820 <__stop_program>
