Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sat May 27 23:01:11 2023
| Host             : ROGG15 running 64-bit major release  (build 9200)
| Command          : report_power -file Visualizer_power_routed.rpt -pb Visualizer_power_summary_routed.pb -rpx Visualizer_power_routed.rpx
| Design           : Visualizer
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.320 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 16.268                           |
| Device Static (W)        | 1.052                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.673 |    11145 |       --- |             --- |
|   LUT as Logic           |     1.524 |     3527 |     53200 |            6.63 |
|   Register               |     0.064 |     5231 |    106400 |            4.92 |
|   CARRY4                 |     0.063 |      365 |     13300 |            2.74 |
|   BUFG                   |     0.017 |        5 |        32 |           15.63 |
|   LUT as Shift Register  |     0.005 |      354 |     17400 |            2.03 |
|   Others                 |     0.000 |      371 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        2 |     53200 |           <0.01 |
|   LUT as Distributed RAM |     0.000 |        4 |     17400 |            0.02 |
| Signals                  |     4.026 |     8372 |       --- |             --- |
| Block RAM                |     0.021 |      5.5 |       140 |            3.93 |
| MMCM                     |     4.414 |        1 |         4 |           25.00 |
| DSPs                     |     0.000 |       18 |       220 |            8.18 |
| I/O                      |     6.135 |       40 |       200 |           20.00 |
| Static Power             |     1.052 |          |           |                 |
| Total                    |    17.320 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.076 |       5.772 |      0.303 |
| Vccaux    |       1.800 |     2.761 |       2.661 |      0.100 |
| Vcco33    |       3.300 |     1.729 |       1.728 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.034 |       0.002 |      0.033 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| Visualizer                    |    16.268 |
|   Audio                       |     5.677 |
|     Inst_adau1761_izedboard   |     1.148 |
|       Inst_i2c                |     1.014 |
|       Inst_i2s_data_interface |     0.099 |
|       i_ADAU1761_interface    |     0.035 |
|     i_clocking                |     4.439 |
|   DFT                         |     3.676 |
|     DFT_block                 |     0.862 |
|       U0                      |     0.862 |
|     Magnitude_block           |     0.002 |
|     clk_100_100k              |     0.127 |
|     counter_block             |     0.032 |
|   Video                       |     0.669 |
|     VGA_timings               |     0.430 |
|     Video_output              |     0.115 |
|     clk_div_100_25            |     0.124 |
+-------------------------------+-----------+


