============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Sep 30 2020  11:20:09 am
  Module:                 train_FSM
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
   Gate    Instances   Area        Library       
-------------------------------------------------
AND2_X1            2   0.590    NanGate_15nm_OCL 
AOI21_X1          12   3.539    NanGate_15nm_OCL 
AOI22_X1           6   2.064    NanGate_15nm_OCL 
DFFSNQ_X1          4   5.112    NanGate_15nm_OCL 
INV_X1            25   3.686    NanGate_15nm_OCL 
NAND2_X1          27   5.308    NanGate_15nm_OCL 
NAND3_X1           1   0.295    NanGate_15nm_OCL 
NAND4_X1           1   0.344    NanGate_15nm_OCL 
NOR2_X1           20   3.932    NanGate_15nm_OCL 
NOR3_X1            3   0.885    NanGate_15nm_OCL 
NOR4_X1            2   0.688    NanGate_15nm_OCL 
OAI21_X1           9   2.654    NanGate_15nm_OCL 
OAI22_X1           7   2.408    NanGate_15nm_OCL 
OR2_X1             6   1.769    NanGate_15nm_OCL 
TBUF_X1            5   2.703    NanGate_15nm_OCL 
-------------------------------------------------
total            130  35.979                     


                                   
   Type    Instances  Area  Area % 
-----------------------------------
sequential         4  5.112   14.2 
inverter          25  3.686   10.2 
tristate           5  2.703    7.5 
logic             96 24.478   68.0 
-----------------------------------
total            130 35.979  100.0 

