
sil2_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044dc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004664  08004664  00005664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800469c  0800469c  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  0800469c  0800469c  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800469c  0800469c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800469c  0800469c  0000569c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046a0  080046a0  000056a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080046a4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  2000000c  080046b0  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  080046b0  000061e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d35f  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a57  00000000  00000000  0001339b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  00014df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000960  00000000  00000000  000159d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ad6a  00000000  00000000  00016338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ee01  00000000  00000000  000310a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a21eb  00000000  00000000  0003fea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e208e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003210  00000000  00000000  000e20d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000e52e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800464c 	.word	0x0800464c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800464c 	.word	0x0800464c

080001c8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80001ce:	f000 fe59 	bl	8000e84 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80001d2:	f000 f979 	bl	80004c8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80001d6:	f000 fc33 	bl	8000a40 <MX_GPIO_Init>
	MX_TIM2_Init();
 80001da:	f000 fa9d 	bl	8000718 <MX_TIM2_Init>
	MX_TIM1_Init();
 80001de:	f000 f9cb 	bl	8000578 <MX_TIM1_Init>
	MX_TIM16_Init();
 80001e2:	f000 fb83 	bl	80008ec <MX_TIM16_Init>
	MX_USART1_UART_Init();
 80001e6:	f000 fbfb 	bl	80009e0 <MX_USART1_UART_Init>
	MX_TIM15_Init();
 80001ea:	f000 fb2d 	bl	8000848 <MX_TIM15_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80001ee:	2100      	movs	r1, #0
 80001f0:	489b      	ldr	r0, [pc, #620]	@ (8000460 <main+0x298>)
 80001f2:	f002 fe13 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80001f6:	2104      	movs	r1, #4
 80001f8:	4899      	ldr	r0, [pc, #612]	@ (8000460 <main+0x298>)
 80001fa:	f002 fe0f 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80001fe:	2108      	movs	r1, #8
 8000200:	4897      	ldr	r0, [pc, #604]	@ (8000460 <main+0x298>)
 8000202:	f002 fe0b 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000206:	210c      	movs	r1, #12
 8000208:	4895      	ldr	r0, [pc, #596]	@ (8000460 <main+0x298>)
 800020a:	f002 fe07 	bl	8002e1c <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800020e:	2100      	movs	r1, #0
 8000210:	4894      	ldr	r0, [pc, #592]	@ (8000464 <main+0x29c>)
 8000212:	f002 fe03 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000216:	2104      	movs	r1, #4
 8000218:	4892      	ldr	r0, [pc, #584]	@ (8000464 <main+0x29c>)
 800021a:	f002 fdff 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800021e:	2108      	movs	r1, #8
 8000220:	4890      	ldr	r0, [pc, #576]	@ (8000464 <main+0x29c>)
 8000222:	f002 fdfb 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000226:	210c      	movs	r1, #12
 8000228:	488e      	ldr	r0, [pc, #568]	@ (8000464 <main+0x29c>)
 800022a:	f002 fdf7 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 800022e:	2100      	movs	r1, #0
 8000230:	488d      	ldr	r0, [pc, #564]	@ (8000468 <main+0x2a0>)
 8000232:	f002 fdf3 	bl	8002e1c <HAL_TIM_PWM_Start>
	//__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
	//__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,70);
	//__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,0);
	// __HAL_TIM_SET_COMPARE(&htim16,TIM_CHANNEL_1,60);

	HAL_TIM_Base_Start(&htim15);
 8000236:	488d      	ldr	r0, [pc, #564]	@ (800046c <main+0x2a4>)
 8000238:	f002 fd42 	bl	8002cc0 <HAL_TIM_Base_Start>
	uint8_t buffer[20];
	int kier = 1;
 800023c:	2301      	movs	r3, #1
 800023e:	617b      	str	r3, [r7, #20]
	distance=20;
 8000240:	4b8b      	ldr	r3, [pc, #556]	@ (8000470 <main+0x2a8>)
 8000242:	2214      	movs	r2, #20
 8000244:	601a      	str	r2, [r3, #0]

			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
		}
		/* USER CODE END WHILE */
		buffer[0] = 0;
 8000246:	2300      	movs	r3, #0
 8000248:	703b      	strb	r3, [r7, #0]
		HAL_UART_Receive(&huart1, buffer, 1, 200);
 800024a:	4639      	mov	r1, r7
 800024c:	23c8      	movs	r3, #200	@ 0xc8
 800024e:	2201      	movs	r2, #1
 8000250:	4888      	ldr	r0, [pc, #544]	@ (8000474 <main+0x2ac>)
 8000252:	f003 fdb3 	bl	8003dbc <HAL_UART_Receive>
		switch (buffer[0]) {
 8000256:	783b      	ldrb	r3, [r7, #0]
 8000258:	3b61      	subs	r3, #97	@ 0x61
 800025a:	2b16      	cmp	r3, #22
 800025c:	d8f3      	bhi.n	8000246 <main+0x7e>
 800025e:	a201      	add	r2, pc, #4	@ (adr r2, 8000264 <main+0x9c>)
 8000260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000264:	080003d7 	.word	0x080003d7
 8000268:	08000247 	.word	0x08000247
 800026c:	08000247 	.word	0x08000247
 8000270:	0800034d 	.word	0x0800034d
 8000274:	08000247 	.word	0x08000247
 8000278:	08000247 	.word	0x08000247
 800027c:	08000247 	.word	0x08000247
 8000280:	08000247 	.word	0x08000247
 8000284:	08000247 	.word	0x08000247
 8000288:	08000247 	.word	0x08000247
 800028c:	08000247 	.word	0x08000247
 8000290:	08000247 	.word	0x08000247
 8000294:	08000247 	.word	0x08000247
 8000298:	08000247 	.word	0x08000247
 800029c:	08000247 	.word	0x08000247
 80002a0:	08000479 	.word	0x08000479
 80002a4:	08000247 	.word	0x08000247
 80002a8:	08000247 	.word	0x08000247
 80002ac:	08000307 	.word	0x08000307
 80002b0:	08000247 	.word	0x08000247
 80002b4:	08000247 	.word	0x08000247
 80002b8:	08000247 	.word	0x08000247
 80002bc:	080002c1 	.word	0x080002c1
		case 'w':

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80002c0:	4b67      	ldr	r3, [pc, #412]	@ (8000460 <main+0x298>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	2200      	movs	r2, #0
 80002c6:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 80);
 80002c8:	4b65      	ldr	r3, [pc, #404]	@ (8000460 <main+0x298>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2250      	movs	r2, #80	@ 0x50
 80002ce:	635a      	str	r2, [r3, #52]	@ 0x34

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80002d0:	4b63      	ldr	r3, [pc, #396]	@ (8000460 <main+0x298>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2200      	movs	r2, #0
 80002d6:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 80);
 80002d8:	4b61      	ldr	r3, [pc, #388]	@ (8000460 <main+0x298>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	2250      	movs	r2, #80	@ 0x50
 80002de:	641a      	str	r2, [r3, #64]	@ 0x40

			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80002e0:	4b60      	ldr	r3, [pc, #384]	@ (8000464 <main+0x29c>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	2200      	movs	r2, #0
 80002e6:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 80);
 80002e8:	4b5e      	ldr	r3, [pc, #376]	@ (8000464 <main+0x29c>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	2250      	movs	r2, #80	@ 0x50
 80002ee:	639a      	str	r2, [r3, #56]	@ 0x38

			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80002f0:	4b5c      	ldr	r3, [pc, #368]	@ (8000464 <main+0x29c>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	2200      	movs	r2, #0
 80002f6:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 80);
 80002f8:	4b5a      	ldr	r3, [pc, #360]	@ (8000464 <main+0x29c>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	2250      	movs	r2, #80	@ 0x50
 80002fe:	641a      	str	r2, [r3, #64]	@ 0x40

		//	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 60);
			kier = 1;
 8000300:	2301      	movs	r3, #1
 8000302:	617b      	str	r3, [r7, #20]
			break;
 8000304:	e0da      	b.n	80004bc <main+0x2f4>
		case 's':
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 80);
 8000306:	4b56      	ldr	r3, [pc, #344]	@ (8000460 <main+0x298>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	2250      	movs	r2, #80	@ 0x50
 800030c:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800030e:	4b54      	ldr	r3, [pc, #336]	@ (8000460 <main+0x298>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2200      	movs	r2, #0
 8000314:	635a      	str	r2, [r3, #52]	@ 0x34

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 80);
 8000316:	4b52      	ldr	r3, [pc, #328]	@ (8000460 <main+0x298>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	2250      	movs	r2, #80	@ 0x50
 800031c:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 800031e:	4b50      	ldr	r3, [pc, #320]	@ (8000460 <main+0x298>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	2200      	movs	r2, #0
 8000324:	641a      	str	r2, [r3, #64]	@ 0x40

			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 80);
 8000326:	4b4f      	ldr	r3, [pc, #316]	@ (8000464 <main+0x29c>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	2250      	movs	r2, #80	@ 0x50
 800032c:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 800032e:	4b4d      	ldr	r3, [pc, #308]	@ (8000464 <main+0x29c>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	2200      	movs	r2, #0
 8000334:	639a      	str	r2, [r3, #56]	@ 0x38

			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 80);
 8000336:	4b4b      	ldr	r3, [pc, #300]	@ (8000464 <main+0x29c>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	2250      	movs	r2, #80	@ 0x50
 800033c:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800033e:	4b49      	ldr	r3, [pc, #292]	@ (8000464 <main+0x29c>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	2200      	movs	r2, #0
 8000344:	641a      	str	r2, [r3, #64]	@ 0x40
			kier = 0;
 8000346:	2300      	movs	r3, #0
 8000348:	617b      	str	r3, [r7, #20]
			break;
 800034a:	e0b7      	b.n	80004bc <main+0x2f4>
		case 'd':
			//__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 20);
			if (kier) {
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d020      	beq.n	8000394 <main+0x1cc>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000352:	4b43      	ldr	r3, [pc, #268]	@ (8000460 <main+0x298>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	2200      	movs	r2, #0
 8000358:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 50);
 800035a:	4b41      	ldr	r3, [pc, #260]	@ (8000460 <main+0x298>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2232      	movs	r2, #50	@ 0x32
 8000360:	635a      	str	r2, [r3, #52]	@ 0x34

				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000362:	4b3f      	ldr	r3, [pc, #252]	@ (8000460 <main+0x298>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2200      	movs	r2, #0
 8000368:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 20);
 800036a:	4b3d      	ldr	r3, [pc, #244]	@ (8000460 <main+0x298>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	2214      	movs	r2, #20
 8000370:	641a      	str	r2, [r3, #64]	@ 0x40

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000372:	4b3c      	ldr	r3, [pc, #240]	@ (8000464 <main+0x29c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	2200      	movs	r2, #0
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 20);
 800037a:	4b3a      	ldr	r3, [pc, #232]	@ (8000464 <main+0x29c>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	2214      	movs	r2, #20
 8000380:	639a      	str	r2, [r3, #56]	@ 0x38

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8000382:	4b38      	ldr	r3, [pc, #224]	@ (8000464 <main+0x29c>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	2200      	movs	r2, #0
 8000388:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 50);
 800038a:	4b36      	ldr	r3, [pc, #216]	@ (8000464 <main+0x29c>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	2232      	movs	r2, #50	@ 0x32
 8000390:	641a      	str	r2, [r3, #64]	@ 0x40

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 50);
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
			}

			break;
 8000392:	e093      	b.n	80004bc <main+0x2f4>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 50);
 8000394:	4b32      	ldr	r3, [pc, #200]	@ (8000460 <main+0x298>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	2232      	movs	r2, #50	@ 0x32
 800039a:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800039c:	4b30      	ldr	r3, [pc, #192]	@ (8000460 <main+0x298>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	2200      	movs	r2, #0
 80003a2:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 20);
 80003a4:	4b2e      	ldr	r3, [pc, #184]	@ (8000460 <main+0x298>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	2214      	movs	r2, #20
 80003aa:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80003ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000460 <main+0x298>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	2200      	movs	r2, #0
 80003b2:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 20);
 80003b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000464 <main+0x29c>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	2214      	movs	r2, #20
 80003ba:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80003bc:	4b29      	ldr	r3, [pc, #164]	@ (8000464 <main+0x29c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2200      	movs	r2, #0
 80003c2:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 50);
 80003c4:	4b27      	ldr	r3, [pc, #156]	@ (8000464 <main+0x29c>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2232      	movs	r2, #50	@ 0x32
 80003ca:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80003cc:	4b25      	ldr	r3, [pc, #148]	@ (8000464 <main+0x29c>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	2200      	movs	r2, #0
 80003d2:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80003d4:	e072      	b.n	80004bc <main+0x2f4>
		case 'a':
			//__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 120);
			if (kier) {
 80003d6:	697b      	ldr	r3, [r7, #20]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d020      	beq.n	800041e <main+0x256>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80003dc:	4b20      	ldr	r3, [pc, #128]	@ (8000460 <main+0x298>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	2200      	movs	r2, #0
 80003e2:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 20);
 80003e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000460 <main+0x298>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	2214      	movs	r2, #20
 80003ea:	635a      	str	r2, [r3, #52]	@ 0x34

				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80003ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000460 <main+0x298>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	2200      	movs	r2, #0
 80003f2:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 50);
 80003f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000460 <main+0x298>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	2232      	movs	r2, #50	@ 0x32
 80003fa:	641a      	str	r2, [r3, #64]	@ 0x40

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80003fc:	4b19      	ldr	r3, [pc, #100]	@ (8000464 <main+0x29c>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	2200      	movs	r2, #0
 8000402:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 50);
 8000404:	4b17      	ldr	r3, [pc, #92]	@ (8000464 <main+0x29c>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2232      	movs	r2, #50	@ 0x32
 800040a:	639a      	str	r2, [r3, #56]	@ 0x38

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800040c:	4b15      	ldr	r3, [pc, #84]	@ (8000464 <main+0x29c>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	2200      	movs	r2, #0
 8000412:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 20);
 8000414:	4b13      	ldr	r3, [pc, #76]	@ (8000464 <main+0x29c>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	2214      	movs	r2, #20
 800041a:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 20);
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
			}
			break;
 800041c:	e04e      	b.n	80004bc <main+0x2f4>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 20);
 800041e:	4b10      	ldr	r3, [pc, #64]	@ (8000460 <main+0x298>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	2214      	movs	r2, #20
 8000424:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000426:	4b0e      	ldr	r3, [pc, #56]	@ (8000460 <main+0x298>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	2200      	movs	r2, #0
 800042c:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 50);
 800042e:	4b0c      	ldr	r3, [pc, #48]	@ (8000460 <main+0x298>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	2232      	movs	r2, #50	@ 0x32
 8000434:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000436:	4b0a      	ldr	r3, [pc, #40]	@ (8000460 <main+0x298>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	2200      	movs	r2, #0
 800043c:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 50);
 800043e:	4b09      	ldr	r3, [pc, #36]	@ (8000464 <main+0x29c>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2232      	movs	r2, #50	@ 0x32
 8000444:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000446:	4b07      	ldr	r3, [pc, #28]	@ (8000464 <main+0x29c>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	2200      	movs	r2, #0
 800044c:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 20);
 800044e:	4b05      	ldr	r3, [pc, #20]	@ (8000464 <main+0x29c>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	2214      	movs	r2, #20
 8000454:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000456:	4b03      	ldr	r3, [pc, #12]	@ (8000464 <main+0x29c>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	2200      	movs	r2, #0
 800045c:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 800045e:	e02d      	b.n	80004bc <main+0x2f4>
 8000460:	20000028 	.word	0x20000028
 8000464:	20000074 	.word	0x20000074
 8000468:	2000010c 	.word	0x2000010c
 800046c:	200000c0 	.word	0x200000c0
 8000470:	200001e0 	.word	0x200001e0
 8000474:	20000158 	.word	0x20000158
		case 'p':
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000478:	4b11      	ldr	r3, [pc, #68]	@ (80004c0 <main+0x2f8>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	2200      	movs	r2, #0
 800047e:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000480:	4b0f      	ldr	r3, [pc, #60]	@ (80004c0 <main+0x2f8>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2200      	movs	r2, #0
 8000486:	635a      	str	r2, [r3, #52]	@ 0x34

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000488:	4b0d      	ldr	r3, [pc, #52]	@ (80004c0 <main+0x2f8>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	2200      	movs	r2, #0
 800048e:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000490:	4b0b      	ldr	r3, [pc, #44]	@ (80004c0 <main+0x2f8>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	2200      	movs	r2, #0
 8000496:	641a      	str	r2, [r3, #64]	@ 0x40

			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000498:	4b0a      	ldr	r3, [pc, #40]	@ (80004c4 <main+0x2fc>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	2200      	movs	r2, #0
 800049e:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80004a0:	4b08      	ldr	r3, [pc, #32]	@ (80004c4 <main+0x2fc>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	2200      	movs	r2, #0
 80004a6:	639a      	str	r2, [r3, #56]	@ 0x38

			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80004a8:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <main+0x2fc>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	2200      	movs	r2, #0
 80004ae:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80004b0:	4b04      	ldr	r3, [pc, #16]	@ (80004c4 <main+0x2fc>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	2200      	movs	r2, #0
 80004b6:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80004b8:	bf00      	nop
 80004ba:	e6c4      	b.n	8000246 <main+0x7e>
		if (distance < 0) {
 80004bc:	e6c3      	b.n	8000246 <main+0x7e>
 80004be:	bf00      	nop
 80004c0:	20000028 	.word	0x20000028
 80004c4:	20000074 	.word	0x20000074

080004c8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b09c      	sub	sp, #112	@ 0x70
 80004cc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80004ce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80004d2:	2228      	movs	r2, #40	@ 0x28
 80004d4:	2100      	movs	r1, #0
 80004d6:	4618      	mov	r0, r3
 80004d8:	f004 f88b 	bl	80045f2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80004dc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80004e0:	2200      	movs	r2, #0
 80004e2:	601a      	str	r2, [r3, #0]
 80004e4:	605a      	str	r2, [r3, #4]
 80004e6:	609a      	str	r2, [r3, #8]
 80004e8:	60da      	str	r2, [r3, #12]
 80004ea:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80004ec:	463b      	mov	r3, r7
 80004ee:	2234      	movs	r2, #52	@ 0x34
 80004f0:	2100      	movs	r1, #0
 80004f2:	4618      	mov	r0, r3
 80004f4:	f004 f87d 	bl	80045f2 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004f8:	2302      	movs	r3, #2
 80004fa:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004fc:	2301      	movs	r3, #1
 80004fe:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000500:	2310      	movs	r3, #16
 8000502:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000504:	2300      	movs	r3, #0
 8000506:	667b      	str	r3, [r7, #100]	@ 0x64
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000508:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800050c:	4618      	mov	r0, r3
 800050e:	f000 ff8f 	bl	8001430 <HAL_RCC_OscConfig>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <SystemClock_Config+0x54>
		Error_Handler();
 8000518:	f000 faec 	bl	8000af4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800051c:	230f      	movs	r3, #15
 800051e:	637b      	str	r3, [r7, #52]	@ 0x34
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000520:	2300      	movs	r3, #0
 8000522:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000524:	2300      	movs	r3, #0
 8000526:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000528:	2300      	movs	r3, #0
 800052a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800052c:	2300      	movs	r3, #0
 800052e:	647b      	str	r3, [r7, #68]	@ 0x44

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000530:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f001 ffb8 	bl	80024ac <HAL_RCC_ClockConfig>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d001      	beq.n	8000546 <SystemClock_Config+0x7e>
		Error_Handler();
 8000542:	f000 fad7 	bl	8000af4 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8000546:	4b0b      	ldr	r3, [pc, #44]	@ (8000574 <SystemClock_Config+0xac>)
 8000548:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM15 | RCC_PERIPHCLK_TIM16;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800054a:	2300      	movs	r3, #0
 800054c:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800054e:	2300      	movs	r3, #0
 8000550:	623b      	str	r3, [r7, #32]
	PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 8000552:	2300      	movs	r3, #0
 8000554:	627b      	str	r3, [r7, #36]	@ 0x24
	PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8000556:	2300      	movs	r3, #0
 8000558:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800055a:	463b      	mov	r3, r7
 800055c:	4618      	mov	r0, r3
 800055e:	f002 f9c5 	bl	80028ec <HAL_RCCEx_PeriphCLKConfig>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <SystemClock_Config+0xa4>
		Error_Handler();
 8000568:	f000 fac4 	bl	8000af4 <Error_Handler>
	}
}
 800056c:	bf00      	nop
 800056e:	3770      	adds	r7, #112	@ 0x70
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	000c1001 	.word	0x000c1001

08000578 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b09a      	sub	sp, #104	@ 0x68
 800057c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800057e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]
 8000588:	609a      	str	r2, [r3, #8]
 800058a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800058c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000598:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]
 80005a8:	615a      	str	r2, [r3, #20]
 80005aa:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	222c      	movs	r2, #44	@ 0x2c
 80005b0:	2100      	movs	r1, #0
 80005b2:	4618      	mov	r0, r3
 80005b4:	f004 f81d 	bl	80045f2 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80005b8:	4b55      	ldr	r3, [pc, #340]	@ (8000710 <MX_TIM1_Init+0x198>)
 80005ba:	4a56      	ldr	r2, [pc, #344]	@ (8000714 <MX_TIM1_Init+0x19c>)
 80005bc:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 8000;
 80005be:	4b54      	ldr	r3, [pc, #336]	@ (8000710 <MX_TIM1_Init+0x198>)
 80005c0:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80005c4:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005c6:	4b52      	ldr	r3, [pc, #328]	@ (8000710 <MX_TIM1_Init+0x198>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 80;
 80005cc:	4b50      	ldr	r3, [pc, #320]	@ (8000710 <MX_TIM1_Init+0x198>)
 80005ce:	2250      	movs	r2, #80	@ 0x50
 80005d0:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005d2:	4b4f      	ldr	r3, [pc, #316]	@ (8000710 <MX_TIM1_Init+0x198>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80005d8:	4b4d      	ldr	r3, [pc, #308]	@ (8000710 <MX_TIM1_Init+0x198>)
 80005da:	2200      	movs	r2, #0
 80005dc:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005de:	4b4c      	ldr	r3, [pc, #304]	@ (8000710 <MX_TIM1_Init+0x198>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80005e4:	484a      	ldr	r0, [pc, #296]	@ (8000710 <MX_TIM1_Init+0x198>)
 80005e6:	f002 fb13 	bl	8002c10 <HAL_TIM_Base_Init>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <MX_TIM1_Init+0x7c>
		Error_Handler();
 80005f0:	f000 fa80 	bl	8000af4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005f8:	65bb      	str	r3, [r7, #88]	@ 0x58
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80005fa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80005fe:	4619      	mov	r1, r3
 8000600:	4843      	ldr	r0, [pc, #268]	@ (8000710 <MX_TIM1_Init+0x198>)
 8000602:	f002 fe05 	bl	8003210 <HAL_TIM_ConfigClockSource>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_TIM1_Init+0x98>
		Error_Handler();
 800060c:	f000 fa72 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000610:	483f      	ldr	r0, [pc, #252]	@ (8000710 <MX_TIM1_Init+0x198>)
 8000612:	f002 fba1 	bl	8002d58 <HAL_TIM_PWM_Init>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <MX_TIM1_Init+0xa8>
		Error_Handler();
 800061c:	f000 fa6a 	bl	8000af4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000620:	2300      	movs	r3, #0
 8000622:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000624:	2300      	movs	r3, #0
 8000626:	653b      	str	r3, [r7, #80]	@ 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000628:	2300      	movs	r3, #0
 800062a:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 800062c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000630:	4619      	mov	r1, r3
 8000632:	4837      	ldr	r0, [pc, #220]	@ (8000710 <MX_TIM1_Init+0x198>)
 8000634:	f003 fa96 	bl	8003b64 <HAL_TIMEx_MasterConfigSynchronization>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <MX_TIM1_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 800063e:	f000 fa59 	bl	8000af4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000642:	2360      	movs	r3, #96	@ 0x60
 8000644:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.Pulse = 0;
 8000646:	2300      	movs	r3, #0
 8000648:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800064a:	2300      	movs	r3, #0
 800064c:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800064e:	2300      	movs	r3, #0
 8000650:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000652:	2300      	movs	r3, #0
 8000654:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000656:	2300      	movs	r3, #0
 8000658:	647b      	str	r3, [r7, #68]	@ 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800065a:	2300      	movs	r3, #0
 800065c:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 800065e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000662:	2200      	movs	r2, #0
 8000664:	4619      	mov	r1, r3
 8000666:	482a      	ldr	r0, [pc, #168]	@ (8000710 <MX_TIM1_Init+0x198>)
 8000668:	f002 fcbe 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_TIM1_Init+0xfe>
			!= HAL_OK) {
		Error_Handler();
 8000672:	f000 fa3f 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 8000676:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800067a:	2204      	movs	r2, #4
 800067c:	4619      	mov	r1, r3
 800067e:	4824      	ldr	r0, [pc, #144]	@ (8000710 <MX_TIM1_Init+0x198>)
 8000680:	f002 fcb2 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <MX_TIM1_Init+0x116>
			!= HAL_OK) {
		Error_Handler();
 800068a:	f000 fa33 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3)
 800068e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000692:	2208      	movs	r2, #8
 8000694:	4619      	mov	r1, r3
 8000696:	481e      	ldr	r0, [pc, #120]	@ (8000710 <MX_TIM1_Init+0x198>)
 8000698:	f002 fca6 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <MX_TIM1_Init+0x12e>
			!= HAL_OK) {
		Error_Handler();
 80006a2:	f000 fa27 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4)
 80006a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80006aa:	220c      	movs	r2, #12
 80006ac:	4619      	mov	r1, r3
 80006ae:	4818      	ldr	r0, [pc, #96]	@ (8000710 <MX_TIM1_Init+0x198>)
 80006b0:	f002 fc9a 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_TIM1_Init+0x146>
			!= HAL_OK) {
		Error_Handler();
 80006ba:	f000 fa1b 	bl	8000af4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80006be:	2300      	movs	r3, #0
 80006c0:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80006d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006d6:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80006dc:	2300      	movs	r3, #0
 80006de:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80006e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80006e4:	627b      	str	r3, [r7, #36]	@ 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80006ea:	2300      	movs	r3, #0
 80006ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	4619      	mov	r1, r3
 80006f2:	4807      	ldr	r0, [pc, #28]	@ (8000710 <MX_TIM1_Init+0x198>)
 80006f4:	f003 fa9c 	bl	8003c30 <HAL_TIMEx_ConfigBreakDeadTime>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <MX_TIM1_Init+0x18a>
			!= HAL_OK) {
		Error_Handler();
 80006fe:	f000 f9f9 	bl	8000af4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000702:	4803      	ldr	r0, [pc, #12]	@ (8000710 <MX_TIM1_Init+0x198>)
 8000704:	f000 fa7a 	bl	8000bfc <HAL_TIM_MspPostInit>

}
 8000708:	bf00      	nop
 800070a:	3768      	adds	r7, #104	@ 0x68
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000028 	.word	0x20000028
 8000714:	40012c00 	.word	0x40012c00

08000718 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b08e      	sub	sp, #56	@ 0x38
 800071c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800071e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800072c:	f107 031c 	add.w	r3, r7, #28
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
 8000736:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000738:	463b      	mov	r3, r7
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
 8000744:	611a      	str	r2, [r3, #16]
 8000746:	615a      	str	r2, [r3, #20]
 8000748:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800074a:	4b3e      	ldr	r3, [pc, #248]	@ (8000844 <MX_TIM2_Init+0x12c>)
 800074c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000750:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 8000;
 8000752:	4b3c      	ldr	r3, [pc, #240]	@ (8000844 <MX_TIM2_Init+0x12c>)
 8000754:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000758:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075a:	4b3a      	ldr	r3, [pc, #232]	@ (8000844 <MX_TIM2_Init+0x12c>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 80;
 8000760:	4b38      	ldr	r3, [pc, #224]	@ (8000844 <MX_TIM2_Init+0x12c>)
 8000762:	2250      	movs	r2, #80	@ 0x50
 8000764:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000766:	4b37      	ldr	r3, [pc, #220]	@ (8000844 <MX_TIM2_Init+0x12c>)
 8000768:	2200      	movs	r2, #0
 800076a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800076c:	4b35      	ldr	r3, [pc, #212]	@ (8000844 <MX_TIM2_Init+0x12c>)
 800076e:	2200      	movs	r2, #0
 8000770:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000772:	4834      	ldr	r0, [pc, #208]	@ (8000844 <MX_TIM2_Init+0x12c>)
 8000774:	f002 fa4c 	bl	8002c10 <HAL_TIM_Base_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_TIM2_Init+0x6a>
		Error_Handler();
 800077e:	f000 f9b9 	bl	8000af4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000782:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000786:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000788:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800078c:	4619      	mov	r1, r3
 800078e:	482d      	ldr	r0, [pc, #180]	@ (8000844 <MX_TIM2_Init+0x12c>)
 8000790:	f002 fd3e 	bl	8003210 <HAL_TIM_ConfigClockSource>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM2_Init+0x86>
		Error_Handler();
 800079a:	f000 f9ab 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800079e:	4829      	ldr	r0, [pc, #164]	@ (8000844 <MX_TIM2_Init+0x12c>)
 80007a0:	f002 fada 	bl	8002d58 <HAL_TIM_PWM_Init>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_TIM2_Init+0x96>
		Error_Handler();
 80007aa:	f000 f9a3 	bl	8000af4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ae:	2300      	movs	r3, #0
 80007b0:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b2:	2300      	movs	r3, #0
 80007b4:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80007b6:	f107 031c 	add.w	r3, r7, #28
 80007ba:	4619      	mov	r1, r3
 80007bc:	4821      	ldr	r0, [pc, #132]	@ (8000844 <MX_TIM2_Init+0x12c>)
 80007be:	f003 f9d1 	bl	8003b64 <HAL_TIMEx_MasterConfigSynchronization>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM2_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 80007c8:	f000 f994 	bl	8000af4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007cc:	2360      	movs	r3, #96	@ 0x60
 80007ce:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007d8:	2300      	movs	r3, #0
 80007da:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 80007dc:	463b      	mov	r3, r7
 80007de:	2200      	movs	r2, #0
 80007e0:	4619      	mov	r1, r3
 80007e2:	4818      	ldr	r0, [pc, #96]	@ (8000844 <MX_TIM2_Init+0x12c>)
 80007e4:	f002 fc00 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_TIM2_Init+0xda>
			!= HAL_OK) {
		Error_Handler();
 80007ee:	f000 f981 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 80007f2:	463b      	mov	r3, r7
 80007f4:	2204      	movs	r2, #4
 80007f6:	4619      	mov	r1, r3
 80007f8:	4812      	ldr	r0, [pc, #72]	@ (8000844 <MX_TIM2_Init+0x12c>)
 80007fa:	f002 fbf5 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_TIM2_Init+0xf0>
			!= HAL_OK) {
		Error_Handler();
 8000804:	f000 f976 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8000808:	463b      	mov	r3, r7
 800080a:	2208      	movs	r2, #8
 800080c:	4619      	mov	r1, r3
 800080e:	480d      	ldr	r0, [pc, #52]	@ (8000844 <MX_TIM2_Init+0x12c>)
 8000810:	f002 fbea 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_TIM2_Init+0x106>
			!= HAL_OK) {
		Error_Handler();
 800081a:	f000 f96b 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4)
 800081e:	463b      	mov	r3, r7
 8000820:	220c      	movs	r2, #12
 8000822:	4619      	mov	r1, r3
 8000824:	4807      	ldr	r0, [pc, #28]	@ (8000844 <MX_TIM2_Init+0x12c>)
 8000826:	f002 fbdf 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_TIM2_Init+0x11c>
			!= HAL_OK) {
		Error_Handler();
 8000830:	f000 f960 	bl	8000af4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000834:	4803      	ldr	r0, [pc, #12]	@ (8000844 <MX_TIM2_Init+0x12c>)
 8000836:	f000 f9e1 	bl	8000bfc <HAL_TIM_MspPostInit>

}
 800083a:	bf00      	nop
 800083c:	3738      	adds	r7, #56	@ 0x38
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	20000074 	.word	0x20000074

08000848 <MX_TIM15_Init>:
/**
 * @brief TIM15 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM15_Init(void) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b088      	sub	sp, #32
 800084c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM15_Init 0 */

	/* USER CODE END TIM15_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800084e:	f107 0310 	add.w	r3, r7, #16
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM15_Init 1 */

	/* USER CODE END TIM15_Init 1 */
	htim15.Instance = TIM15;
 8000866:	4b1f      	ldr	r3, [pc, #124]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 8000868:	4a1f      	ldr	r2, [pc, #124]	@ (80008e8 <MX_TIM15_Init+0xa0>)
 800086a:	601a      	str	r2, [r3, #0]
	htim15.Init.Prescaler = 7;
 800086c:	4b1d      	ldr	r3, [pc, #116]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 800086e:	2207      	movs	r2, #7
 8000870:	605a      	str	r2, [r3, #4]
	htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000872:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
	htim15.Init.Period = 65535;
 8000878:	4b1a      	ldr	r3, [pc, #104]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 800087a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800087e:	60da      	str	r2, [r3, #12]
	htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000880:	4b18      	ldr	r3, [pc, #96]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
	htim15.Init.RepetitionCounter = 0;
 8000886:	4b17      	ldr	r3, [pc, #92]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
	htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800088c:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 800088e:	2200      	movs	r2, #0
 8000890:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim15) != HAL_OK) {
 8000892:	4814      	ldr	r0, [pc, #80]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 8000894:	f002 f9bc 	bl	8002c10 <HAL_TIM_Base_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_TIM15_Init+0x5a>
		Error_Handler();
 800089e:	f000 f929 	bl	8000af4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008a6:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK) {
 80008a8:	f107 0310 	add.w	r3, r7, #16
 80008ac:	4619      	mov	r1, r3
 80008ae:	480d      	ldr	r0, [pc, #52]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 80008b0:	f002 fcae 	bl	8003210 <HAL_TIM_ConfigClockSource>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_TIM15_Init+0x76>
		Error_Handler();
 80008ba:	f000 f91b 	bl	8000af4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008be:	2300      	movs	r3, #0
 80008c0:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig)
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	4619      	mov	r1, r3
 80008ca:	4806      	ldr	r0, [pc, #24]	@ (80008e4 <MX_TIM15_Init+0x9c>)
 80008cc:	f003 f94a 	bl	8003b64 <HAL_TIMEx_MasterConfigSynchronization>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_TIM15_Init+0x92>
			!= HAL_OK) {
		Error_Handler();
 80008d6:	f000 f90d 	bl	8000af4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM15_Init 2 */

	/* USER CODE END TIM15_Init 2 */

}
 80008da:	bf00      	nop
 80008dc:	3720      	adds	r7, #32
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	200000c0 	.word	0x200000c0
 80008e8:	40014000 	.word	0x40014000

080008ec <MX_TIM16_Init>:
/**
 * @brief TIM16 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM16_Init(void) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b092      	sub	sp, #72	@ 0x48
 80008f0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM16_Init 0 */

	/* USER CODE END TIM16_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80008f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
 80008fc:	609a      	str	r2, [r3, #8]
 80008fe:	60da      	str	r2, [r3, #12]
 8000900:	611a      	str	r2, [r3, #16]
 8000902:	615a      	str	r2, [r3, #20]
 8000904:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000906:	463b      	mov	r3, r7
 8000908:	222c      	movs	r2, #44	@ 0x2c
 800090a:	2100      	movs	r1, #0
 800090c:	4618      	mov	r0, r3
 800090e:	f003 fe70 	bl	80045f2 <memset>

	/* USER CODE BEGIN TIM16_Init 1 */

	/* USER CODE END TIM16_Init 1 */
	htim16.Instance = TIM16;
 8000912:	4b31      	ldr	r3, [pc, #196]	@ (80009d8 <MX_TIM16_Init+0xec>)
 8000914:	4a31      	ldr	r2, [pc, #196]	@ (80009dc <MX_TIM16_Init+0xf0>)
 8000916:	601a      	str	r2, [r3, #0]
	htim16.Init.Prescaler = 159;
 8000918:	4b2f      	ldr	r3, [pc, #188]	@ (80009d8 <MX_TIM16_Init+0xec>)
 800091a:	229f      	movs	r2, #159	@ 0x9f
 800091c:	605a      	str	r2, [r3, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800091e:	4b2e      	ldr	r3, [pc, #184]	@ (80009d8 <MX_TIM16_Init+0xec>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
	htim16.Init.Period = 1000;
 8000924:	4b2c      	ldr	r3, [pc, #176]	@ (80009d8 <MX_TIM16_Init+0xec>)
 8000926:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800092a:	60da      	str	r2, [r3, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800092c:	4b2a      	ldr	r3, [pc, #168]	@ (80009d8 <MX_TIM16_Init+0xec>)
 800092e:	2200      	movs	r2, #0
 8000930:	611a      	str	r2, [r3, #16]
	htim16.Init.RepetitionCounter = 0;
 8000932:	4b29      	ldr	r3, [pc, #164]	@ (80009d8 <MX_TIM16_Init+0xec>)
 8000934:	2200      	movs	r2, #0
 8000936:	615a      	str	r2, [r3, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000938:	4b27      	ldr	r3, [pc, #156]	@ (80009d8 <MX_TIM16_Init+0xec>)
 800093a:	2200      	movs	r2, #0
 800093c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK) {
 800093e:	4826      	ldr	r0, [pc, #152]	@ (80009d8 <MX_TIM16_Init+0xec>)
 8000940:	f002 f966 	bl	8002c10 <HAL_TIM_Base_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_TIM16_Init+0x62>
		Error_Handler();
 800094a:	f000 f8d3 	bl	8000af4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim16) != HAL_OK) {
 800094e:	4822      	ldr	r0, [pc, #136]	@ (80009d8 <MX_TIM16_Init+0xec>)
 8000950:	f002 fa02 	bl	8002d58 <HAL_TIM_PWM_Init>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_TIM16_Init+0x72>
		Error_Handler();
 800095a:	f000 f8cb 	bl	8000af4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800095e:	2360      	movs	r3, #96	@ 0x60
 8000960:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.Pulse = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000966:	2300      	movs	r3, #0
 8000968:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800096a:	2300      	movs	r3, #0
 800096c:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800096e:	2300      	movs	r3, #0
 8000970:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000972:	2300      	movs	r3, #0
 8000974:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000976:	2300      	movs	r3, #0
 8000978:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1)
 800097a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800097e:	2200      	movs	r2, #0
 8000980:	4619      	mov	r1, r3
 8000982:	4815      	ldr	r0, [pc, #84]	@ (80009d8 <MX_TIM16_Init+0xec>)
 8000984:	f002 fb30 	bl	8002fe8 <HAL_TIM_PWM_ConfigChannel>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_TIM16_Init+0xa6>
			!= HAL_OK) {
		Error_Handler();
 800098e:	f000 f8b1 	bl	8000af4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000992:	2300      	movs	r3, #0
 8000994:	603b      	str	r3, [r7, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009a2:	2300      	movs	r3, #0
 80009a4:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80009a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009aa:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakFilter = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig)
 80009b4:	463b      	mov	r3, r7
 80009b6:	4619      	mov	r1, r3
 80009b8:	4807      	ldr	r0, [pc, #28]	@ (80009d8 <MX_TIM16_Init+0xec>)
 80009ba:	f003 f939 	bl	8003c30 <HAL_TIMEx_ConfigBreakDeadTime>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_TIM16_Init+0xdc>
			!= HAL_OK) {
		Error_Handler();
 80009c4:	f000 f896 	bl	8000af4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM16_Init 2 */

	/* USER CODE END TIM16_Init 2 */
	HAL_TIM_MspPostInit(&htim16);
 80009c8:	4803      	ldr	r0, [pc, #12]	@ (80009d8 <MX_TIM16_Init+0xec>)
 80009ca:	f000 f917 	bl	8000bfc <HAL_TIM_MspPostInit>

}
 80009ce:	bf00      	nop
 80009d0:	3748      	adds	r7, #72	@ 0x48
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	2000010c 	.word	0x2000010c
 80009dc:	40014400 	.word	0x40014400

080009e0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 80009e6:	4a15      	ldr	r2, [pc, #84]	@ (8000a3c <MX_USART1_UART_Init+0x5c>)
 80009e8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 80009ea:	4b13      	ldr	r3, [pc, #76]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 80009ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80009f0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009f2:	4b11      	ldr	r3, [pc, #68]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80009f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80009fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000a04:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 8000a06:	220c      	movs	r2, #12
 8000a08:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a10:	4b09      	ldr	r3, [pc, #36]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a16:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000a22:	4805      	ldr	r0, [pc, #20]	@ (8000a38 <MX_USART1_UART_Init+0x58>)
 8000a24:	f003 f97c 	bl	8003d20 <HAL_UART_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8000a2e:	f000 f861 	bl	8000af4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000158 	.word	0x20000158
 8000a3c:	40013800 	.word	0x40013800

08000a40 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000a46:	f107 030c 	add.w	r3, r7, #12
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a56:	4b25      	ldr	r3, [pc, #148]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a58:	695b      	ldr	r3, [r3, #20]
 8000a5a:	4a24      	ldr	r2, [pc, #144]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000a60:	6153      	str	r3, [r2, #20]
 8000a62:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a70:	695b      	ldr	r3, [r3, #20]
 8000a72:	4a1e      	ldr	r2, [pc, #120]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a78:	6153      	str	r3, [r2, #20]
 8000a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a7c:	695b      	ldr	r3, [r3, #20]
 8000a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	4a18      	ldr	r2, [pc, #96]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a90:	6153      	str	r3, [r2, #20]
 8000a92:	4b16      	ldr	r3, [pc, #88]	@ (8000aec <MX_GPIO_Init+0xac>)
 8000a94:	695b      	ldr	r3, [r3, #20]
 8000a96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a9a:	603b      	str	r3, [r7, #0]
 8000a9c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000aa4:	4812      	ldr	r0, [pc, #72]	@ (8000af0 <MX_GPIO_Init+0xb0>)
 8000aa6:	f000 fcab 	bl	8001400 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : Trig_Pin */
	GPIO_InitStruct.Pin = Trig_Pin;
 8000aaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aae:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 030c 	add.w	r3, r7, #12
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	480b      	ldr	r0, [pc, #44]	@ (8000af0 <MX_GPIO_Init+0xb0>)
 8000ac4:	f000 fb2a 	bl	800111c <HAL_GPIO_Init>

	/*Configure GPIO pin : Echo_Pin */
	GPIO_InitStruct.Pin = Echo_Pin;
 8000ac8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000acc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8000ad6:	f107 030c 	add.w	r3, r7, #12
 8000ada:	4619      	mov	r1, r3
 8000adc:	4804      	ldr	r0, [pc, #16]	@ (8000af0 <MX_GPIO_Init+0xb0>)
 8000ade:	f000 fb1d 	bl	800111c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000ae2:	bf00      	nop
 8000ae4:	3720      	adds	r7, #32
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40021000 	.word	0x40021000
 8000af0:	48000800 	.word	0x48000800

08000af4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <Error_Handler+0x8>

08000b00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b06:	4b0f      	ldr	r3, [pc, #60]	@ (8000b44 <HAL_MspInit+0x44>)
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	4a0e      	ldr	r2, [pc, #56]	@ (8000b44 <HAL_MspInit+0x44>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6193      	str	r3, [r2, #24]
 8000b12:	4b0c      	ldr	r3, [pc, #48]	@ (8000b44 <HAL_MspInit+0x44>)
 8000b14:	699b      	ldr	r3, [r3, #24]
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	4b09      	ldr	r3, [pc, #36]	@ (8000b44 <HAL_MspInit+0x44>)
 8000b20:	69db      	ldr	r3, [r3, #28]
 8000b22:	4a08      	ldr	r2, [pc, #32]	@ (8000b44 <HAL_MspInit+0x44>)
 8000b24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b28:	61d3      	str	r3, [r2, #28]
 8000b2a:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <HAL_MspInit+0x44>)
 8000b2c:	69db      	ldr	r3, [r3, #28]
 8000b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40021000 	.word	0x40021000

08000b48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b087      	sub	sp, #28
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a25      	ldr	r2, [pc, #148]	@ (8000bec <HAL_TIM_Base_MspInit+0xa4>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d10c      	bne.n	8000b74 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b5a:	4b25      	ldr	r3, [pc, #148]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000b5c:	699b      	ldr	r3, [r3, #24]
 8000b5e:	4a24      	ldr	r2, [pc, #144]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000b60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b64:	6193      	str	r3, [r2, #24]
 8000b66:	4b22      	ldr	r3, [pc, #136]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000b68:	699b      	ldr	r3, [r3, #24]
 8000b6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b6e:	617b      	str	r3, [r7, #20]
 8000b70:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000b72:	e034      	b.n	8000bde <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM2)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b7c:	d10c      	bne.n	8000b98 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000b80:	69db      	ldr	r3, [r3, #28]
 8000b82:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000b84:	f043 0301 	orr.w	r3, r3, #1
 8000b88:	61d3      	str	r3, [r2, #28]
 8000b8a:	4b19      	ldr	r3, [pc, #100]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000b8c:	69db      	ldr	r3, [r3, #28]
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	613b      	str	r3, [r7, #16]
 8000b94:	693b      	ldr	r3, [r7, #16]
}
 8000b96:	e022      	b.n	8000bde <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM15)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a15      	ldr	r2, [pc, #84]	@ (8000bf4 <HAL_TIM_Base_MspInit+0xac>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d10c      	bne.n	8000bbc <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000ba2:	4b13      	ldr	r3, [pc, #76]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000ba4:	699b      	ldr	r3, [r3, #24]
 8000ba6:	4a12      	ldr	r2, [pc, #72]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000bac:	6193      	str	r3, [r2, #24]
 8000bae:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
}
 8000bba:	e010      	b.n	8000bde <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM16)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <HAL_TIM_Base_MspInit+0xb0>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d10b      	bne.n	8000bde <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000bc8:	699b      	ldr	r3, [r3, #24]
 8000bca:	4a09      	ldr	r2, [pc, #36]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bd0:	6193      	str	r3, [r2, #24]
 8000bd2:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <HAL_TIM_Base_MspInit+0xa8>)
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	68bb      	ldr	r3, [r7, #8]
}
 8000bde:	bf00      	nop
 8000be0:	371c      	adds	r7, #28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	40012c00 	.word	0x40012c00
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	40014000 	.word	0x40014000
 8000bf8:	40014400 	.word	0x40014400

08000bfc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	@ 0x28
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c04:	f107 0314 	add.w	r3, r7, #20
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a3d      	ldr	r2, [pc, #244]	@ (8000d10 <HAL_TIM_MspPostInit+0x114>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d11c      	bne.n	8000c58 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000c20:	695b      	ldr	r3, [r3, #20]
 8000c22:	4a3c      	ldr	r2, [pc, #240]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000c24:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c28:	6153      	str	r3, [r2, #20]
 8000c2a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000c2c:	695b      	ldr	r3, [r3, #20]
 8000c2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000c32:	613b      	str	r3, [r7, #16]
 8000c34:	693b      	ldr	r3, [r7, #16]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c36:	230f      	movs	r3, #15
 8000c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	2300      	movs	r3, #0
 8000c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000c46:	2302      	movs	r3, #2
 8000c48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4a:	f107 0314 	add.w	r3, r7, #20
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4831      	ldr	r0, [pc, #196]	@ (8000d18 <HAL_TIM_MspPostInit+0x11c>)
 8000c52:	f000 fa63 	bl	800111c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8000c56:	e056      	b.n	8000d06 <HAL_TIM_MspPostInit+0x10a>
  else if(htim->Instance==TIM2)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c60:	d12f      	bne.n	8000cc2 <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	4b2c      	ldr	r3, [pc, #176]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000c64:	695b      	ldr	r3, [r3, #20]
 8000c66:	4a2b      	ldr	r2, [pc, #172]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000c68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c6c:	6153      	str	r3, [r2, #20]
 8000c6e:	4b29      	ldr	r3, [pc, #164]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000c70:	695b      	ldr	r3, [r3, #20]
 8000c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c86:	2300      	movs	r3, #0
 8000c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8e:	f107 0314 	add.w	r3, r7, #20
 8000c92:	4619      	mov	r1, r3
 8000c94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c98:	f000 fa40 	bl	800111c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c9c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ca0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000caa:	2300      	movs	r3, #0
 8000cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8000cae:	230a      	movs	r3, #10
 8000cb0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cbc:	f000 fa2e 	bl	800111c <HAL_GPIO_Init>
}
 8000cc0:	e021      	b.n	8000d06 <HAL_TIM_MspPostInit+0x10a>
  else if(htim->Instance==TIM16)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a15      	ldr	r2, [pc, #84]	@ (8000d1c <HAL_TIM_MspPostInit+0x120>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d11c      	bne.n	8000d06 <HAL_TIM_MspPostInit+0x10a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	4a10      	ldr	r2, [pc, #64]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000cd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cd6:	6153      	str	r3, [r2, #20]
 8000cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <HAL_TIM_MspPostInit+0x118>)
 8000cda:	695b      	ldr	r3, [r3, #20]
 8000cdc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ce0:	60bb      	str	r3, [r7, #8]
 8000ce2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ce4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cea:	2302      	movs	r3, #2
 8000cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4807      	ldr	r0, [pc, #28]	@ (8000d20 <HAL_TIM_MspPostInit+0x124>)
 8000d02:	f000 fa0b 	bl	800111c <HAL_GPIO_Init>
}
 8000d06:	bf00      	nop
 8000d08:	3728      	adds	r7, #40	@ 0x28
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40012c00 	.word	0x40012c00
 8000d14:	40021000 	.word	0x40021000
 8000d18:	48000800 	.word	0x48000800
 8000d1c:	40014400 	.word	0x40014400
 8000d20:	48000400 	.word	0x48000400

08000d24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	@ 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a17      	ldr	r2, [pc, #92]	@ (8000da0 <HAL_UART_MspInit+0x7c>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d127      	bne.n	8000d96 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d46:	4b17      	ldr	r3, [pc, #92]	@ (8000da4 <HAL_UART_MspInit+0x80>)
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	4a16      	ldr	r2, [pc, #88]	@ (8000da4 <HAL_UART_MspInit+0x80>)
 8000d4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d50:	6193      	str	r3, [r2, #24]
 8000d52:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <HAL_UART_MspInit+0x80>)
 8000d54:	699b      	ldr	r3, [r3, #24]
 8000d56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d5a:	613b      	str	r3, [r7, #16]
 8000d5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5e:	4b11      	ldr	r3, [pc, #68]	@ (8000da4 <HAL_UART_MspInit+0x80>)
 8000d60:	695b      	ldr	r3, [r3, #20]
 8000d62:	4a10      	ldr	r2, [pc, #64]	@ (8000da4 <HAL_UART_MspInit+0x80>)
 8000d64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000d68:	6153      	str	r3, [r2, #20]
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000da4 <HAL_UART_MspInit+0x80>)
 8000d6c:	695b      	ldr	r3, [r3, #20]
 8000d6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000d76:	2330      	movs	r3, #48	@ 0x30
 8000d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d82:	2303      	movs	r3, #3
 8000d84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d86:	2307      	movs	r3, #7
 8000d88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8a:	f107 0314 	add.w	r3, r7, #20
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4805      	ldr	r0, [pc, #20]	@ (8000da8 <HAL_UART_MspInit+0x84>)
 8000d92:	f000 f9c3 	bl	800111c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d96:	bf00      	nop
 8000d98:	3728      	adds	r7, #40	@ 0x28
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40013800 	.word	0x40013800
 8000da4:	40021000 	.word	0x40021000
 8000da8:	48000800 	.word	0x48000800

08000dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <NMI_Handler+0x4>

08000db4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <HardFault_Handler+0x4>

08000dbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <MemManage_Handler+0x4>

08000dc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <BusFault_Handler+0x4>

08000dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <UsageFault_Handler+0x4>

08000dd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr

08000de2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e02:	f000 f885 	bl	8000f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e10:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <SystemInit+0x20>)
 8000e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e16:	4a05      	ldr	r2, [pc, #20]	@ (8000e2c <SystemInit+0x20>)
 8000e18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e68 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e34:	f7ff ffea 	bl	8000e0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e38:	480c      	ldr	r0, [pc, #48]	@ (8000e6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e3a:	490d      	ldr	r1, [pc, #52]	@ (8000e70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e74 <LoopForever+0xe>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e40:	e002      	b.n	8000e48 <LoopCopyDataInit>

08000e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e46:	3304      	adds	r3, #4

08000e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e4c:	d3f9      	bcc.n	8000e42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e50:	4c0a      	ldr	r4, [pc, #40]	@ (8000e7c <LoopForever+0x16>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e54:	e001      	b.n	8000e5a <LoopFillZerobss>

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e58:	3204      	adds	r2, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e5e:	f003 fbd1 	bl	8004604 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e62:	f7ff f9b1 	bl	80001c8 <main>

08000e66 <LoopForever>:

LoopForever:
    b LoopForever
 8000e66:	e7fe      	b.n	8000e66 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e68:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000e6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e70:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e74:	080046a4 	.word	0x080046a4
  ldr r2, =_sbss
 8000e78:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e7c:	200001e8 	.word	0x200001e8

08000e80 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e80:	e7fe      	b.n	8000e80 <ADC1_IRQHandler>
	...

08000e84 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e88:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <HAL_Init+0x28>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a07      	ldr	r2, [pc, #28]	@ (8000eac <HAL_Init+0x28>)
 8000e8e:	f043 0310 	orr.w	r3, r3, #16
 8000e92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e94:	2003      	movs	r0, #3
 8000e96:	f000 f90d 	bl	80010b4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e9a:	200f      	movs	r0, #15
 8000e9c:	f000 f808 	bl	8000eb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ea0:	f7ff fe2e 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40022000 	.word	0x40022000

08000eb0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb8:	4b12      	ldr	r3, [pc, #72]	@ (8000f04 <HAL_InitTick+0x54>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b12      	ldr	r3, [pc, #72]	@ (8000f08 <HAL_InitTick+0x58>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 f917 	bl	8001102 <HAL_SYSTICK_Config>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e00e      	b.n	8000efc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2b0f      	cmp	r3, #15
 8000ee2:	d80a      	bhi.n	8000efa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	6879      	ldr	r1, [r7, #4]
 8000ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8000eec:	f000 f8ed 	bl	80010ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef0:	4a06      	ldr	r2, [pc, #24]	@ (8000f0c <HAL_InitTick+0x5c>)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	e000      	b.n	8000efc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000000 	.word	0x20000000
 8000f08:	20000008 	.word	0x20000008
 8000f0c:	20000004 	.word	0x20000004

08000f10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f14:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <HAL_IncTick+0x20>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <HAL_IncTick+0x24>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4413      	add	r3, r2
 8000f20:	4a04      	ldr	r2, [pc, #16]	@ (8000f34 <HAL_IncTick+0x24>)
 8000f22:	6013      	str	r3, [r2, #0]
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000008 	.word	0x20000008
 8000f34:	200001e4 	.word	0x200001e4

08000f38 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000f3c:	4b03      	ldr	r3, [pc, #12]	@ (8000f4c <HAL_GetTick+0x14>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	200001e4 	.word	0x200001e4

08000f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f60:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f82:	4a04      	ldr	r2, [pc, #16]	@ (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	60d3      	str	r3, [r2, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f9c:	4b04      	ldr	r3, [pc, #16]	@ (8000fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	f003 0307 	and.w	r3, r3, #7
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	6039      	str	r1, [r7, #0]
 8000fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	db0a      	blt.n	8000fde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	490c      	ldr	r1, [pc, #48]	@ (8001000 <__NVIC_SetPriority+0x4c>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	0112      	lsls	r2, r2, #4
 8000fd4:	b2d2      	uxtb	r2, r2
 8000fd6:	440b      	add	r3, r1
 8000fd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fdc:	e00a      	b.n	8000ff4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	4908      	ldr	r1, [pc, #32]	@ (8001004 <__NVIC_SetPriority+0x50>)
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	f003 030f 	and.w	r3, r3, #15
 8000fea:	3b04      	subs	r3, #4
 8000fec:	0112      	lsls	r2, r2, #4
 8000fee:	b2d2      	uxtb	r2, r2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	761a      	strb	r2, [r3, #24]
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000e100 	.word	0xe000e100
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001008:	b480      	push	{r7}
 800100a:	b089      	sub	sp, #36	@ 0x24
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	f1c3 0307 	rsb	r3, r3, #7
 8001022:	2b04      	cmp	r3, #4
 8001024:	bf28      	it	cs
 8001026:	2304      	movcs	r3, #4
 8001028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3304      	adds	r3, #4
 800102e:	2b06      	cmp	r3, #6
 8001030:	d902      	bls.n	8001038 <NVIC_EncodePriority+0x30>
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	3b03      	subs	r3, #3
 8001036:	e000      	b.n	800103a <NVIC_EncodePriority+0x32>
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103c:	f04f 32ff 	mov.w	r2, #4294967295
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	43da      	mvns	r2, r3
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	401a      	ands	r2, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001050:	f04f 31ff 	mov.w	r1, #4294967295
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	fa01 f303 	lsl.w	r3, r1, r3
 800105a:	43d9      	mvns	r1, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001060:	4313      	orrs	r3, r2
         );
}
 8001062:	4618      	mov	r0, r3
 8001064:	3724      	adds	r7, #36	@ 0x24
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
	...

08001070 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3b01      	subs	r3, #1
 800107c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001080:	d301      	bcc.n	8001086 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001082:	2301      	movs	r3, #1
 8001084:	e00f      	b.n	80010a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001086:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <SysTick_Config+0x40>)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3b01      	subs	r3, #1
 800108c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800108e:	210f      	movs	r1, #15
 8001090:	f04f 30ff 	mov.w	r0, #4294967295
 8001094:	f7ff ff8e 	bl	8000fb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001098:	4b05      	ldr	r3, [pc, #20]	@ (80010b0 <SysTick_Config+0x40>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800109e:	4b04      	ldr	r3, [pc, #16]	@ (80010b0 <SysTick_Config+0x40>)
 80010a0:	2207      	movs	r2, #7
 80010a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	e000e010 	.word	0xe000e010

080010b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ff47 	bl	8000f50 <__NVIC_SetPriorityGrouping>
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b086      	sub	sp, #24
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	4603      	mov	r3, r0
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010dc:	f7ff ff5c 	bl	8000f98 <__NVIC_GetPriorityGrouping>
 80010e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	6978      	ldr	r0, [r7, #20]
 80010e8:	f7ff ff8e 	bl	8001008 <NVIC_EncodePriority>
 80010ec:	4602      	mov	r2, r0
 80010ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f2:	4611      	mov	r1, r2
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff5d 	bl	8000fb4 <__NVIC_SetPriority>
}
 80010fa:	bf00      	nop
 80010fc:	3718      	adds	r7, #24
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff ffb0 	bl	8001070 <SysTick_Config>
 8001110:	4603      	mov	r3, r0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800111c:	b480      	push	{r7}
 800111e:	b087      	sub	sp, #28
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800112a:	e14e      	b.n	80013ca <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	2101      	movs	r1, #1
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	fa01 f303 	lsl.w	r3, r1, r3
 8001138:	4013      	ands	r3, r2
 800113a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	2b00      	cmp	r3, #0
 8001140:	f000 8140 	beq.w	80013c4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 0303 	and.w	r3, r3, #3
 800114c:	2b01      	cmp	r3, #1
 800114e:	d005      	beq.n	800115c <HAL_GPIO_Init+0x40>
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f003 0303 	and.w	r3, r3, #3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d130      	bne.n	80011be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	2203      	movs	r2, #3
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	4013      	ands	r3, r2
 8001172:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	68da      	ldr	r2, [r3, #12]
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001192:	2201      	movs	r2, #1
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	091b      	lsrs	r3, r3, #4
 80011a8:	f003 0201 	and.w	r2, r3, #1
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d017      	beq.n	80011fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	2203      	movs	r2, #3
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43db      	mvns	r3, r3
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	4013      	ands	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	689a      	ldr	r2, [r3, #8]
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 0303 	and.w	r3, r3, #3
 8001202:	2b02      	cmp	r3, #2
 8001204:	d123      	bne.n	800124e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	08da      	lsrs	r2, r3, #3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3208      	adds	r2, #8
 800120e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001212:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	220f      	movs	r2, #15
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	4013      	ands	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	691a      	ldr	r2, [r3, #16]
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	f003 0307 	and.w	r3, r3, #7
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	08da      	lsrs	r2, r3, #3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3208      	adds	r2, #8
 8001248:	6939      	ldr	r1, [r7, #16]
 800124a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	2203      	movs	r2, #3
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	4013      	ands	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f003 0203 	and.w	r2, r3, #3
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	4313      	orrs	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800128a:	2b00      	cmp	r3, #0
 800128c:	f000 809a 	beq.w	80013c4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001290:	4b55      	ldr	r3, [pc, #340]	@ (80013e8 <HAL_GPIO_Init+0x2cc>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	4a54      	ldr	r2, [pc, #336]	@ (80013e8 <HAL_GPIO_Init+0x2cc>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	6193      	str	r3, [r2, #24]
 800129c:	4b52      	ldr	r3, [pc, #328]	@ (80013e8 <HAL_GPIO_Init+0x2cc>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80012a8:	4a50      	ldr	r2, [pc, #320]	@ (80013ec <HAL_GPIO_Init+0x2d0>)
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	089b      	lsrs	r3, r3, #2
 80012ae:	3302      	adds	r3, #2
 80012b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	f003 0303 	and.w	r3, r3, #3
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	220f      	movs	r2, #15
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	43db      	mvns	r3, r3
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4013      	ands	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80012d2:	d013      	beq.n	80012fc <HAL_GPIO_Init+0x1e0>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a46      	ldr	r2, [pc, #280]	@ (80013f0 <HAL_GPIO_Init+0x2d4>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d00d      	beq.n	80012f8 <HAL_GPIO_Init+0x1dc>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a45      	ldr	r2, [pc, #276]	@ (80013f4 <HAL_GPIO_Init+0x2d8>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d007      	beq.n	80012f4 <HAL_GPIO_Init+0x1d8>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a44      	ldr	r2, [pc, #272]	@ (80013f8 <HAL_GPIO_Init+0x2dc>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d101      	bne.n	80012f0 <HAL_GPIO_Init+0x1d4>
 80012ec:	2303      	movs	r3, #3
 80012ee:	e006      	b.n	80012fe <HAL_GPIO_Init+0x1e2>
 80012f0:	2305      	movs	r3, #5
 80012f2:	e004      	b.n	80012fe <HAL_GPIO_Init+0x1e2>
 80012f4:	2302      	movs	r3, #2
 80012f6:	e002      	b.n	80012fe <HAL_GPIO_Init+0x1e2>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <HAL_GPIO_Init+0x1e2>
 80012fc:	2300      	movs	r3, #0
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	f002 0203 	and.w	r2, r2, #3
 8001304:	0092      	lsls	r2, r2, #2
 8001306:	4093      	lsls	r3, r2
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4313      	orrs	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800130e:	4937      	ldr	r1, [pc, #220]	@ (80013ec <HAL_GPIO_Init+0x2d0>)
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	089b      	lsrs	r3, r3, #2
 8001314:	3302      	adds	r3, #2
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800131c:	4b37      	ldr	r3, [pc, #220]	@ (80013fc <HAL_GPIO_Init+0x2e0>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	43db      	mvns	r3, r3
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d003      	beq.n	8001340 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4313      	orrs	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001340:	4a2e      	ldr	r2, [pc, #184]	@ (80013fc <HAL_GPIO_Init+0x2e0>)
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001346:	4b2d      	ldr	r3, [pc, #180]	@ (80013fc <HAL_GPIO_Init+0x2e0>)
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	43db      	mvns	r3, r3
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4313      	orrs	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800136a:	4a24      	ldr	r2, [pc, #144]	@ (80013fc <HAL_GPIO_Init+0x2e0>)
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001370:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <HAL_GPIO_Init+0x2e0>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	43db      	mvns	r3, r3
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4013      	ands	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d003      	beq.n	8001394 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4313      	orrs	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001394:	4a19      	ldr	r2, [pc, #100]	@ (80013fc <HAL_GPIO_Init+0x2e0>)
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800139a:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <HAL_GPIO_Init+0x2e0>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	43db      	mvns	r3, r3
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	4013      	ands	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013be:	4a0f      	ldr	r2, [pc, #60]	@ (80013fc <HAL_GPIO_Init+0x2e0>)
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	3301      	adds	r3, #1
 80013c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	fa22 f303 	lsr.w	r3, r2, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	f47f aea9 	bne.w	800112c <HAL_GPIO_Init+0x10>
  }
}
 80013da:	bf00      	nop
 80013dc:	bf00      	nop
 80013de:	371c      	adds	r7, #28
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40010000 	.word	0x40010000
 80013f0:	48000400 	.word	0x48000400
 80013f4:	48000800 	.word	0x48000800
 80013f8:	48000c00 	.word	0x48000c00
 80013fc:	40010400 	.word	0x40010400

08001400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	807b      	strh	r3, [r7, #2]
 800140c:	4613      	mov	r3, r2
 800140e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001410:	787b      	ldrb	r3, [r7, #1]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d003      	beq.n	800141e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001416:	887a      	ldrh	r2, [r7, #2]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800141c:	e002      	b.n	8001424 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800141e:	887a      	ldrh	r2, [r7, #2]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001436:	af00      	add	r7, sp, #0
 8001438:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800143c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001440:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001442:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001446:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d102      	bne.n	8001456 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	f001 b823 	b.w	800249c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800145a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	f000 817d 	beq.w	8001766 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800146c:	4bbc      	ldr	r3, [pc, #752]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f003 030c 	and.w	r3, r3, #12
 8001474:	2b04      	cmp	r3, #4
 8001476:	d00c      	beq.n	8001492 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001478:	4bb9      	ldr	r3, [pc, #740]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f003 030c 	and.w	r3, r3, #12
 8001480:	2b08      	cmp	r3, #8
 8001482:	d15c      	bne.n	800153e <HAL_RCC_OscConfig+0x10e>
 8001484:	4bb6      	ldr	r3, [pc, #728]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800148c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001490:	d155      	bne.n	800153e <HAL_RCC_OscConfig+0x10e>
 8001492:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001496:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800149e:	fa93 f3a3 	rbit	r3, r3
 80014a2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80014a6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014aa:	fab3 f383 	clz	r3, r3
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	095b      	lsrs	r3, r3, #5
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d102      	bne.n	80014c4 <HAL_RCC_OscConfig+0x94>
 80014be:	4ba8      	ldr	r3, [pc, #672]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	e015      	b.n	80014f0 <HAL_RCC_OscConfig+0xc0>
 80014c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014c8:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014cc:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80014d0:	fa93 f3a3 	rbit	r3, r3
 80014d4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80014d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014dc:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80014e0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80014e4:	fa93 f3a3 	rbit	r3, r3
 80014e8:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80014ec:	4b9c      	ldr	r3, [pc, #624]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80014ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80014f4:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80014f8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80014fc:	fa92 f2a2 	rbit	r2, r2
 8001500:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001504:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001508:	fab2 f282 	clz	r2, r2
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	f042 0220 	orr.w	r2, r2, #32
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	f002 021f 	and.w	r2, r2, #31
 8001518:	2101      	movs	r1, #1
 800151a:	fa01 f202 	lsl.w	r2, r1, r2
 800151e:	4013      	ands	r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	f000 811f 	beq.w	8001764 <HAL_RCC_OscConfig+0x334>
 8001526:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800152a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	f040 8116 	bne.w	8001764 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	f000 bfaf 	b.w	800249c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800153e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001542:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800154e:	d106      	bne.n	800155e <HAL_RCC_OscConfig+0x12e>
 8001550:	4b83      	ldr	r3, [pc, #524]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a82      	ldr	r2, [pc, #520]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001556:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	e036      	b.n	80015cc <HAL_RCC_OscConfig+0x19c>
 800155e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001562:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x158>
 800156e:	4b7c      	ldr	r3, [pc, #496]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a7b      	ldr	r2, [pc, #492]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001574:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001578:	6013      	str	r3, [r2, #0]
 800157a:	4b79      	ldr	r3, [pc, #484]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a78      	ldr	r2, [pc, #480]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001580:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	e021      	b.n	80015cc <HAL_RCC_OscConfig+0x19c>
 8001588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800158c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001598:	d10c      	bne.n	80015b4 <HAL_RCC_OscConfig+0x184>
 800159a:	4b71      	ldr	r3, [pc, #452]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a70      	ldr	r2, [pc, #448]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	4b6e      	ldr	r3, [pc, #440]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a6d      	ldr	r2, [pc, #436]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	e00b      	b.n	80015cc <HAL_RCC_OscConfig+0x19c>
 80015b4:	4b6a      	ldr	r3, [pc, #424]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a69      	ldr	r2, [pc, #420]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015be:	6013      	str	r3, [r2, #0]
 80015c0:	4b67      	ldr	r3, [pc, #412]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a66      	ldr	r2, [pc, #408]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015ca:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015cc:	4b64      	ldr	r3, [pc, #400]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d0:	f023 020f 	bic.w	r2, r3, #15
 80015d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	495f      	ldr	r1, [pc, #380]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d059      	beq.n	80016aa <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f6:	f7ff fc9f 	bl	8000f38 <HAL_GetTick>
 80015fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015fe:	e00a      	b.n	8001616 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001600:	f7ff fc9a 	bl	8000f38 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b64      	cmp	r3, #100	@ 0x64
 800160e:	d902      	bls.n	8001616 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	f000 bf43 	b.w	800249c <HAL_RCC_OscConfig+0x106c>
 8001616:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800161a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001622:	fa93 f3a3 	rbit	r3, r3
 8001626:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800162a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800162e:	fab3 f383 	clz	r3, r3
 8001632:	b2db      	uxtb	r3, r3
 8001634:	095b      	lsrs	r3, r3, #5
 8001636:	b2db      	uxtb	r3, r3
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2b01      	cmp	r3, #1
 8001640:	d102      	bne.n	8001648 <HAL_RCC_OscConfig+0x218>
 8001642:	4b47      	ldr	r3, [pc, #284]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	e015      	b.n	8001674 <HAL_RCC_OscConfig+0x244>
 8001648:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800164c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001650:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001654:	fa93 f3a3 	rbit	r3, r3
 8001658:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800165c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001660:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001664:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001668:	fa93 f3a3 	rbit	r3, r3
 800166c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001670:	4b3b      	ldr	r3, [pc, #236]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001674:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001678:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 800167c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001680:	fa92 f2a2 	rbit	r2, r2
 8001684:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001688:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800168c:	fab2 f282 	clz	r2, r2
 8001690:	b2d2      	uxtb	r2, r2
 8001692:	f042 0220 	orr.w	r2, r2, #32
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	f002 021f 	and.w	r2, r2, #31
 800169c:	2101      	movs	r1, #1
 800169e:	fa01 f202 	lsl.w	r2, r1, r2
 80016a2:	4013      	ands	r3, r2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0ab      	beq.n	8001600 <HAL_RCC_OscConfig+0x1d0>
 80016a8:	e05d      	b.n	8001766 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016aa:	f7ff fc45 	bl	8000f38 <HAL_GetTick>
 80016ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b2:	e00a      	b.n	80016ca <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016b4:	f7ff fc40 	bl	8000f38 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b64      	cmp	r3, #100	@ 0x64
 80016c2:	d902      	bls.n	80016ca <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	f000 bee9 	b.w	800249c <HAL_RCC_OscConfig+0x106c>
 80016ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016ce:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80016d6:	fa93 f3a3 	rbit	r3, r3
 80016da:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80016de:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016e2:	fab3 f383 	clz	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	095b      	lsrs	r3, r3, #5
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d102      	bne.n	80016fc <HAL_RCC_OscConfig+0x2cc>
 80016f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	e015      	b.n	8001728 <HAL_RCC_OscConfig+0x2f8>
 80016fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001700:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001704:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001708:	fa93 f3a3 	rbit	r3, r3
 800170c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001710:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001714:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001718:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800171c:	fa93 f3a3 	rbit	r3, r3
 8001720:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001724:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <HAL_RCC_OscConfig+0x330>)
 8001726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001728:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800172c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001730:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001734:	fa92 f2a2 	rbit	r2, r2
 8001738:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800173c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001740:	fab2 f282 	clz	r2, r2
 8001744:	b2d2      	uxtb	r2, r2
 8001746:	f042 0220 	orr.w	r2, r2, #32
 800174a:	b2d2      	uxtb	r2, r2
 800174c:	f002 021f 	and.w	r2, r2, #31
 8001750:	2101      	movs	r1, #1
 8001752:	fa01 f202 	lsl.w	r2, r1, r2
 8001756:	4013      	ands	r3, r2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1ab      	bne.n	80016b4 <HAL_RCC_OscConfig+0x284>
 800175c:	e003      	b.n	8001766 <HAL_RCC_OscConfig+0x336>
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001764:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001766:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800176a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	2b00      	cmp	r3, #0
 8001778:	f000 817d 	beq.w	8001a76 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800177c:	4ba6      	ldr	r3, [pc, #664]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 030c 	and.w	r3, r3, #12
 8001784:	2b00      	cmp	r3, #0
 8001786:	d00b      	beq.n	80017a0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001788:	4ba3      	ldr	r3, [pc, #652]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f003 030c 	and.w	r3, r3, #12
 8001790:	2b08      	cmp	r3, #8
 8001792:	d172      	bne.n	800187a <HAL_RCC_OscConfig+0x44a>
 8001794:	4ba0      	ldr	r3, [pc, #640]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d16c      	bne.n	800187a <HAL_RCC_OscConfig+0x44a>
 80017a0:	2302      	movs	r3, #2
 80017a2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80017aa:	fa93 f3a3 	rbit	r3, r3
 80017ae:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80017b2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017b6:	fab3 f383 	clz	r3, r3
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	095b      	lsrs	r3, r3, #5
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d102      	bne.n	80017d0 <HAL_RCC_OscConfig+0x3a0>
 80017ca:	4b93      	ldr	r3, [pc, #588]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	e013      	b.n	80017f8 <HAL_RCC_OscConfig+0x3c8>
 80017d0:	2302      	movs	r3, #2
 80017d2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80017da:	fa93 f3a3 	rbit	r3, r3
 80017de:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80017e2:	2302      	movs	r3, #2
 80017e4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80017e8:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80017ec:	fa93 f3a3 	rbit	r3, r3
 80017f0:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80017f4:	4b88      	ldr	r3, [pc, #544]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 80017f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f8:	2202      	movs	r2, #2
 80017fa:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80017fe:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001802:	fa92 f2a2 	rbit	r2, r2
 8001806:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800180a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800180e:	fab2 f282 	clz	r2, r2
 8001812:	b2d2      	uxtb	r2, r2
 8001814:	f042 0220 	orr.w	r2, r2, #32
 8001818:	b2d2      	uxtb	r2, r2
 800181a:	f002 021f 	and.w	r2, r2, #31
 800181e:	2101      	movs	r1, #1
 8001820:	fa01 f202 	lsl.w	r2, r1, r2
 8001824:	4013      	ands	r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d00a      	beq.n	8001840 <HAL_RCC_OscConfig+0x410>
 800182a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800182e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	691b      	ldr	r3, [r3, #16]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d002      	beq.n	8001840 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	f000 be2e 	b.w	800249c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001840:	4b75      	ldr	r3, [pc, #468]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001848:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800184c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	695b      	ldr	r3, [r3, #20]
 8001854:	21f8      	movs	r1, #248	@ 0xf8
 8001856:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800185e:	fa91 f1a1 	rbit	r1, r1
 8001862:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001866:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800186a:	fab1 f181 	clz	r1, r1
 800186e:	b2c9      	uxtb	r1, r1
 8001870:	408b      	lsls	r3, r1
 8001872:	4969      	ldr	r1, [pc, #420]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 8001874:	4313      	orrs	r3, r2
 8001876:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001878:	e0fd      	b.n	8001a76 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800187a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800187e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 8088 	beq.w	800199c <HAL_RCC_OscConfig+0x56c>
 800188c:	2301      	movs	r3, #1
 800188e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001892:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001896:	fa93 f3a3 	rbit	r3, r3
 800189a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800189e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018a2:	fab3 f383 	clz	r3, r3
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80018ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	461a      	mov	r2, r3
 80018b4:	2301      	movs	r3, #1
 80018b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b8:	f7ff fb3e 	bl	8000f38 <HAL_GetTick>
 80018bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c0:	e00a      	b.n	80018d8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018c2:	f7ff fb39 	bl	8000f38 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d902      	bls.n	80018d8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	f000 bde2 	b.w	800249c <HAL_RCC_OscConfig+0x106c>
 80018d8:	2302      	movs	r3, #2
 80018da:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018de:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80018e2:	fa93 f3a3 	rbit	r3, r3
 80018e6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80018ea:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ee:	fab3 f383 	clz	r3, r3
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	095b      	lsrs	r3, r3, #5
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d102      	bne.n	8001908 <HAL_RCC_OscConfig+0x4d8>
 8001902:	4b45      	ldr	r3, [pc, #276]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	e013      	b.n	8001930 <HAL_RCC_OscConfig+0x500>
 8001908:	2302      	movs	r3, #2
 800190a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001912:	fa93 f3a3 	rbit	r3, r3
 8001916:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800191a:	2302      	movs	r3, #2
 800191c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001920:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001924:	fa93 f3a3 	rbit	r3, r3
 8001928:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800192c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 800192e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001930:	2202      	movs	r2, #2
 8001932:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001936:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800193a:	fa92 f2a2 	rbit	r2, r2
 800193e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001942:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001946:	fab2 f282 	clz	r2, r2
 800194a:	b2d2      	uxtb	r2, r2
 800194c:	f042 0220 	orr.w	r2, r2, #32
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	f002 021f 	and.w	r2, r2, #31
 8001956:	2101      	movs	r1, #1
 8001958:	fa01 f202 	lsl.w	r2, r1, r2
 800195c:	4013      	ands	r3, r2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0af      	beq.n	80018c2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001962:	4b2d      	ldr	r3, [pc, #180]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800196a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	695b      	ldr	r3, [r3, #20]
 8001976:	21f8      	movs	r1, #248	@ 0xf8
 8001978:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001980:	fa91 f1a1 	rbit	r1, r1
 8001984:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001988:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800198c:	fab1 f181 	clz	r1, r1
 8001990:	b2c9      	uxtb	r1, r1
 8001992:	408b      	lsls	r3, r1
 8001994:	4920      	ldr	r1, [pc, #128]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 8001996:	4313      	orrs	r3, r2
 8001998:	600b      	str	r3, [r1, #0]
 800199a:	e06c      	b.n	8001a76 <HAL_RCC_OscConfig+0x646>
 800199c:	2301      	movs	r3, #1
 800199e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80019a6:	fa93 f3a3 	rbit	r3, r3
 80019aa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80019ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019b2:	fab3 f383 	clz	r3, r3
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80019bc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	461a      	mov	r2, r3
 80019c4:	2300      	movs	r3, #0
 80019c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c8:	f7ff fab6 	bl	8000f38 <HAL_GetTick>
 80019cc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d0:	e00a      	b.n	80019e8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019d2:	f7ff fab1 	bl	8000f38 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d902      	bls.n	80019e8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	f000 bd5a 	b.w	800249c <HAL_RCC_OscConfig+0x106c>
 80019e8:	2302      	movs	r3, #2
 80019ea:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019f2:	fa93 f3a3 	rbit	r3, r3
 80019f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80019fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019fe:	fab3 f383 	clz	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	095b      	lsrs	r3, r3, #5
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d104      	bne.n	8001a1c <HAL_RCC_OscConfig+0x5ec>
 8001a12:	4b01      	ldr	r3, [pc, #4]	@ (8001a18 <HAL_RCC_OscConfig+0x5e8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	e015      	b.n	8001a44 <HAL_RCC_OscConfig+0x614>
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a26:	fa93 f3a3 	rbit	r3, r3
 8001a2a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001a2e:	2302      	movs	r3, #2
 8001a30:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001a34:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001a38:	fa93 f3a3 	rbit	r3, r3
 8001a3c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001a40:	4bc8      	ldr	r3, [pc, #800]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a44:	2202      	movs	r2, #2
 8001a46:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001a4a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001a4e:	fa92 f2a2 	rbit	r2, r2
 8001a52:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001a56:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001a5a:	fab2 f282 	clz	r2, r2
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	f042 0220 	orr.w	r2, r2, #32
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	f002 021f 	and.w	r2, r2, #31
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a70:	4013      	ands	r3, r2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1ad      	bne.n	80019d2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0308 	and.w	r3, r3, #8
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f000 8110 	beq.w	8001cac <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d079      	beq.n	8001b90 <HAL_RCC_OscConfig+0x760>
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001aa6:	fa93 f3a3 	rbit	r3, r3
 8001aaa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001aae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ab2:	fab3 f383 	clz	r3, r3
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4bab      	ldr	r3, [pc, #684]	@ (8001d68 <HAL_RCC_OscConfig+0x938>)
 8001abc:	4413      	add	r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac6:	f7ff fa37 	bl	8000f38 <HAL_GetTick>
 8001aca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ace:	e00a      	b.n	8001ae6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ad0:	f7ff fa32 	bl	8000f38 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d902      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	f000 bcdb 	b.w	800249c <HAL_RCC_OscConfig+0x106c>
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aec:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001af0:	fa93 f3a3 	rbit	r3, r3
 8001af4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001af8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001afc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001b00:	2202      	movs	r2, #2
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b08:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	fa93 f2a3 	rbit	r2, r3
 8001b12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b24:	2202      	movs	r2, #2
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	fa93 f2a3 	rbit	r2, r3
 8001b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b3a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b3e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b40:	4b88      	ldr	r3, [pc, #544]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001b42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b48:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001b4c:	2102      	movs	r1, #2
 8001b4e:	6019      	str	r1, [r3, #0]
 8001b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b54:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	fa93 f1a3 	rbit	r1, r3
 8001b5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b62:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001b66:	6019      	str	r1, [r3, #0]
  return result;
 8001b68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b6c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	fab3 f383 	clz	r3, r3
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	f003 031f 	and.w	r3, r3, #31
 8001b82:	2101      	movs	r1, #1
 8001b84:	fa01 f303 	lsl.w	r3, r1, r3
 8001b88:	4013      	ands	r3, r2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d0a0      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x6a0>
 8001b8e:	e08d      	b.n	8001cac <HAL_RCC_OscConfig+0x87c>
 8001b90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b94:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b98:	2201      	movs	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ba0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	fa93 f2a3 	rbit	r2, r3
 8001baa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001bb2:	601a      	str	r2, [r3, #0]
  return result;
 8001bb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bb8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001bbc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bbe:	fab3 f383 	clz	r3, r3
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b68      	ldr	r3, [pc, #416]	@ (8001d68 <HAL_RCC_OscConfig+0x938>)
 8001bc8:	4413      	add	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	461a      	mov	r2, r3
 8001bce:	2300      	movs	r3, #0
 8001bd0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd2:	f7ff f9b1 	bl	8000f38 <HAL_GetTick>
 8001bd6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bda:	e00a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bdc:	f7ff f9ac 	bl	8000f38 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d902      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	f000 bc55 	b.w	800249c <HAL_RCC_OscConfig+0x106c>
 8001bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c02:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	fa93 f2a3 	rbit	r2, r3
 8001c0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c10:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c1a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001c1e:	2202      	movs	r2, #2
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c26:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	fa93 f2a3 	rbit	r2, r3
 8001c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c34:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c3e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001c42:	2202      	movs	r2, #2
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c4a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	fa93 f2a3 	rbit	r2, r3
 8001c54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c58:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001c5c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c5e:	4b41      	ldr	r3, [pc, #260]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001c60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c66:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001c6a:	2102      	movs	r1, #2
 8001c6c:	6019      	str	r1, [r3, #0]
 8001c6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c72:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	fa93 f1a3 	rbit	r1, r3
 8001c7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c80:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001c84:	6019      	str	r1, [r3, #0]
  return result;
 8001c86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c8a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	fab3 f383 	clz	r3, r3
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	f003 031f 	and.w	r3, r3, #31
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d197      	bne.n	8001bdc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cb0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f000 81a1 	beq.w	8002004 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cc8:	4b26      	ldr	r3, [pc, #152]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001cca:	69db      	ldr	r3, [r3, #28]
 8001ccc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d116      	bne.n	8001d02 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cd4:	4b23      	ldr	r3, [pc, #140]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001cd6:	69db      	ldr	r3, [r3, #28]
 8001cd8:	4a22      	ldr	r2, [pc, #136]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001cda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cde:	61d3      	str	r3, [r2, #28]
 8001ce0:	4b20      	ldr	r3, [pc, #128]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cec:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cf6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001cfa:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d02:	4b1a      	ldr	r3, [pc, #104]	@ (8001d6c <HAL_RCC_OscConfig+0x93c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d11a      	bne.n	8001d44 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d0e:	4b17      	ldr	r3, [pc, #92]	@ (8001d6c <HAL_RCC_OscConfig+0x93c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a16      	ldr	r2, [pc, #88]	@ (8001d6c <HAL_RCC_OscConfig+0x93c>)
 8001d14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d18:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d1a:	f7ff f90d 	bl	8000f38 <HAL_GetTick>
 8001d1e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d22:	e009      	b.n	8001d38 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d24:	f7ff f908 	bl	8000f38 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b64      	cmp	r3, #100	@ 0x64
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e3b1      	b.n	800249c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d38:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <HAL_RCC_OscConfig+0x93c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d0ef      	beq.n	8001d24 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d10d      	bne.n	8001d70 <HAL_RCC_OscConfig+0x940>
 8001d54:	4b03      	ldr	r3, [pc, #12]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	4a02      	ldr	r2, [pc, #8]	@ (8001d64 <HAL_RCC_OscConfig+0x934>)
 8001d5a:	f043 0301 	orr.w	r3, r3, #1
 8001d5e:	6213      	str	r3, [r2, #32]
 8001d60:	e03c      	b.n	8001ddc <HAL_RCC_OscConfig+0x9ac>
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000
 8001d68:	10908120 	.word	0x10908120
 8001d6c:	40007000 	.word	0x40007000
 8001d70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d74:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10c      	bne.n	8001d9a <HAL_RCC_OscConfig+0x96a>
 8001d80:	4bc1      	ldr	r3, [pc, #772]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	4ac0      	ldr	r2, [pc, #768]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001d86:	f023 0301 	bic.w	r3, r3, #1
 8001d8a:	6213      	str	r3, [r2, #32]
 8001d8c:	4bbe      	ldr	r3, [pc, #760]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	4abd      	ldr	r2, [pc, #756]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001d92:	f023 0304 	bic.w	r3, r3, #4
 8001d96:	6213      	str	r3, [r2, #32]
 8001d98:	e020      	b.n	8001ddc <HAL_RCC_OscConfig+0x9ac>
 8001d9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	2b05      	cmp	r3, #5
 8001da8:	d10c      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x994>
 8001daa:	4bb7      	ldr	r3, [pc, #732]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	4ab6      	ldr	r2, [pc, #728]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001db0:	f043 0304 	orr.w	r3, r3, #4
 8001db4:	6213      	str	r3, [r2, #32]
 8001db6:	4bb4      	ldr	r3, [pc, #720]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	4ab3      	ldr	r2, [pc, #716]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6213      	str	r3, [r2, #32]
 8001dc2:	e00b      	b.n	8001ddc <HAL_RCC_OscConfig+0x9ac>
 8001dc4:	4bb0      	ldr	r3, [pc, #704]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	4aaf      	ldr	r2, [pc, #700]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001dca:	f023 0301 	bic.w	r3, r3, #1
 8001dce:	6213      	str	r3, [r2, #32]
 8001dd0:	4bad      	ldr	r3, [pc, #692]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	4aac      	ldr	r2, [pc, #688]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001dd6:	f023 0304 	bic.w	r3, r3, #4
 8001dda:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ddc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001de0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 8081 	beq.w	8001ef0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dee:	f7ff f8a3 	bl	8000f38 <HAL_GetTick>
 8001df2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df6:	e00b      	b.n	8001e10 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001df8:	f7ff f89e 	bl	8000f38 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d901      	bls.n	8001e10 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e345      	b.n	800249c <HAL_RCC_OscConfig+0x106c>
 8001e10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e14:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001e18:	2202      	movs	r2, #2
 8001e1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e20:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	fa93 f2a3 	rbit	r2, r3
 8001e2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e2e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e38:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001e3c:	2202      	movs	r2, #2
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e44:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	fa93 f2a3 	rbit	r2, r3
 8001e4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e52:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001e56:	601a      	str	r2, [r3, #0]
  return result;
 8001e58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e5c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001e60:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e62:	fab3 f383 	clz	r3, r3
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	095b      	lsrs	r3, r3, #5
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d102      	bne.n	8001e7c <HAL_RCC_OscConfig+0xa4c>
 8001e76:	4b84      	ldr	r3, [pc, #528]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	e013      	b.n	8001ea4 <HAL_RCC_OscConfig+0xa74>
 8001e7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e80:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001e84:	2202      	movs	r2, #2
 8001e86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e8c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	fa93 f2a3 	rbit	r2, r3
 8001e96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e9a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	4b79      	ldr	r3, [pc, #484]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ea8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001eac:	2102      	movs	r1, #2
 8001eae:	6011      	str	r1, [r2, #0]
 8001eb0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001eb4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001eb8:	6812      	ldr	r2, [r2, #0]
 8001eba:	fa92 f1a2 	rbit	r1, r2
 8001ebe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ec2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001ec6:	6011      	str	r1, [r2, #0]
  return result;
 8001ec8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ecc:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001ed0:	6812      	ldr	r2, [r2, #0]
 8001ed2:	fab2 f282 	clz	r2, r2
 8001ed6:	b2d2      	uxtb	r2, r2
 8001ed8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	f002 021f 	and.w	r2, r2, #31
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee8:	4013      	ands	r3, r2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d084      	beq.n	8001df8 <HAL_RCC_OscConfig+0x9c8>
 8001eee:	e07f      	b.n	8001ff0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef0:	f7ff f822 	bl	8000f38 <HAL_GetTick>
 8001ef4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef8:	e00b      	b.n	8001f12 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001efa:	f7ff f81d 	bl	8000f38 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e2c4      	b.n	800249c <HAL_RCC_OscConfig+0x106c>
 8001f12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f16:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f22:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	fa93 f2a3 	rbit	r2, r3
 8001f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f30:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f3a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001f3e:	2202      	movs	r2, #2
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f46:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	fa93 f2a3 	rbit	r2, r3
 8001f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f54:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001f58:	601a      	str	r2, [r3, #0]
  return result;
 8001f5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f5e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001f62:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f64:	fab3 f383 	clz	r3, r3
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	095b      	lsrs	r3, r3, #5
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	f043 0302 	orr.w	r3, r3, #2
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d102      	bne.n	8001f7e <HAL_RCC_OscConfig+0xb4e>
 8001f78:	4b43      	ldr	r3, [pc, #268]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	e013      	b.n	8001fa6 <HAL_RCC_OscConfig+0xb76>
 8001f7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f82:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001f86:	2202      	movs	r2, #2
 8001f88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f8e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	fa93 f2a3 	rbit	r2, r3
 8001f98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f9c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	4b39      	ldr	r3, [pc, #228]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001faa:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001fae:	2102      	movs	r1, #2
 8001fb0:	6011      	str	r1, [r2, #0]
 8001fb2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001fb6:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001fba:	6812      	ldr	r2, [r2, #0]
 8001fbc:	fa92 f1a2 	rbit	r1, r2
 8001fc0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001fc4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001fc8:	6011      	str	r1, [r2, #0]
  return result;
 8001fca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001fce:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	fab2 f282 	clz	r2, r2
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001fde:	b2d2      	uxtb	r2, r2
 8001fe0:	f002 021f 	and.w	r2, r2, #31
 8001fe4:	2101      	movs	r1, #1
 8001fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8001fea:	4013      	ands	r3, r2
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d184      	bne.n	8001efa <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ff0:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d105      	bne.n	8002004 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff8:	4b23      	ldr	r3, [pc, #140]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001ffa:	69db      	ldr	r3, [r3, #28]
 8001ffc:	4a22      	ldr	r2, [pc, #136]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8001ffe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002002:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002008:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	69db      	ldr	r3, [r3, #28]
 8002010:	2b00      	cmp	r3, #0
 8002012:	f000 8242 	beq.w	800249a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002016:	4b1c      	ldr	r3, [pc, #112]	@ (8002088 <HAL_RCC_OscConfig+0xc58>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f003 030c 	and.w	r3, r3, #12
 800201e:	2b08      	cmp	r3, #8
 8002020:	f000 8213 	beq.w	800244a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002024:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002028:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	2b02      	cmp	r3, #2
 8002032:	f040 8162 	bne.w	80022fa <HAL_RCC_OscConfig+0xeca>
 8002036:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800203a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800203e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002042:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002044:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002048:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	fa93 f2a3 	rbit	r2, r3
 8002052:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002056:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800205a:	601a      	str	r2, [r3, #0]
  return result;
 800205c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002060:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002064:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002066:	fab3 f383 	clz	r3, r3
 800206a:	b2db      	uxtb	r3, r3
 800206c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002070:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	461a      	mov	r2, r3
 8002078:	2300      	movs	r3, #0
 800207a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207c:	f7fe ff5c 	bl	8000f38 <HAL_GetTick>
 8002080:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002084:	e00c      	b.n	80020a0 <HAL_RCC_OscConfig+0xc70>
 8002086:	bf00      	nop
 8002088:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800208c:	f7fe ff54 	bl	8000f38 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e1fd      	b.n	800249c <HAL_RCC_OscConfig+0x106c>
 80020a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80020a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80020ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020b2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	fa93 f2a3 	rbit	r2, r3
 80020bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020c0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80020c4:	601a      	str	r2, [r3, #0]
  return result;
 80020c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020ca:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80020ce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d0:	fab3 f383 	clz	r3, r3
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	095b      	lsrs	r3, r3, #5
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d102      	bne.n	80020ea <HAL_RCC_OscConfig+0xcba>
 80020e4:	4bb0      	ldr	r3, [pc, #704]	@ (80023a8 <HAL_RCC_OscConfig+0xf78>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	e027      	b.n	800213a <HAL_RCC_OscConfig+0xd0a>
 80020ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020ee:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80020f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80020f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020fc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	fa93 f2a3 	rbit	r2, r3
 8002106:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800210a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002114:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002118:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002122:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	fa93 f2a3 	rbit	r2, r3
 800212c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002130:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	4b9c      	ldr	r3, [pc, #624]	@ (80023a8 <HAL_RCC_OscConfig+0xf78>)
 8002138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800213e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002142:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002146:	6011      	str	r1, [r2, #0]
 8002148:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800214c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002150:	6812      	ldr	r2, [r2, #0]
 8002152:	fa92 f1a2 	rbit	r1, r2
 8002156:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800215a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800215e:	6011      	str	r1, [r2, #0]
  return result;
 8002160:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002164:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	fab2 f282 	clz	r2, r2
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	f042 0220 	orr.w	r2, r2, #32
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	f002 021f 	and.w	r2, r2, #31
 800217a:	2101      	movs	r1, #1
 800217c:	fa01 f202 	lsl.w	r2, r1, r2
 8002180:	4013      	ands	r3, r2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d182      	bne.n	800208c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002186:	4b88      	ldr	r3, [pc, #544]	@ (80023a8 <HAL_RCC_OscConfig+0xf78>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800218e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002192:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800219a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800219e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	430b      	orrs	r3, r1
 80021a8:	497f      	ldr	r1, [pc, #508]	@ (80023a8 <HAL_RCC_OscConfig+0xf78>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	604b      	str	r3, [r1, #4]
 80021ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80021b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80021ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	fa93 f2a3 	rbit	r2, r3
 80021ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80021d2:	601a      	str	r2, [r3, #0]
  return result;
 80021d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021d8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80021dc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021de:	fab3 f383 	clz	r3, r3
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80021e8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	461a      	mov	r2, r3
 80021f0:	2301      	movs	r3, #1
 80021f2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f4:	f7fe fea0 	bl	8000f38 <HAL_GetTick>
 80021f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021fc:	e009      	b.n	8002212 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021fe:	f7fe fe9b 	bl	8000f38 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e144      	b.n	800249c <HAL_RCC_OscConfig+0x106c>
 8002212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002216:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800221a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800221e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002220:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002224:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	fa93 f2a3 	rbit	r2, r3
 800222e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002232:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002236:	601a      	str	r2, [r3, #0]
  return result;
 8002238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800223c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002240:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002242:	fab3 f383 	clz	r3, r3
 8002246:	b2db      	uxtb	r3, r3
 8002248:	095b      	lsrs	r3, r3, #5
 800224a:	b2db      	uxtb	r3, r3
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b01      	cmp	r3, #1
 8002254:	d102      	bne.n	800225c <HAL_RCC_OscConfig+0xe2c>
 8002256:	4b54      	ldr	r3, [pc, #336]	@ (80023a8 <HAL_RCC_OscConfig+0xf78>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	e027      	b.n	80022ac <HAL_RCC_OscConfig+0xe7c>
 800225c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002260:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002264:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002268:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800226e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	fa93 f2a3 	rbit	r2, r3
 8002278:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800227c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002286:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800228a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002294:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	fa93 f2a3 	rbit	r2, r3
 800229e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	4b3f      	ldr	r3, [pc, #252]	@ (80023a8 <HAL_RCC_OscConfig+0xf78>)
 80022aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022b0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80022b4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80022b8:	6011      	str	r1, [r2, #0]
 80022ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022be:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	fa92 f1a2 	rbit	r1, r2
 80022c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022cc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80022d0:	6011      	str	r1, [r2, #0]
  return result;
 80022d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022d6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	fab2 f282 	clz	r2, r2
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	f042 0220 	orr.w	r2, r2, #32
 80022e6:	b2d2      	uxtb	r2, r2
 80022e8:	f002 021f 	and.w	r2, r2, #31
 80022ec:	2101      	movs	r1, #1
 80022ee:	fa01 f202 	lsl.w	r2, r1, r2
 80022f2:	4013      	ands	r3, r2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d082      	beq.n	80021fe <HAL_RCC_OscConfig+0xdce>
 80022f8:	e0cf      	b.n	800249a <HAL_RCC_OscConfig+0x106a>
 80022fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022fe:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002302:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002306:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800230c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	fa93 f2a3 	rbit	r2, r3
 8002316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800231a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800231e:	601a      	str	r2, [r3, #0]
  return result;
 8002320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002324:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002328:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800232a:	fab3 f383 	clz	r3, r3
 800232e:	b2db      	uxtb	r3, r3
 8002330:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002334:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	461a      	mov	r2, r3
 800233c:	2300      	movs	r3, #0
 800233e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002340:	f7fe fdfa 	bl	8000f38 <HAL_GetTick>
 8002344:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002348:	e009      	b.n	800235e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800234a:	f7fe fdf5 	bl	8000f38 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e09e      	b.n	800249c <HAL_RCC_OscConfig+0x106c>
 800235e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002362:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002366:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800236a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002370:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	fa93 f2a3 	rbit	r2, r3
 800237a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800237e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002382:	601a      	str	r2, [r3, #0]
  return result;
 8002384:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002388:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800238c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800238e:	fab3 f383 	clz	r3, r3
 8002392:	b2db      	uxtb	r3, r3
 8002394:	095b      	lsrs	r3, r3, #5
 8002396:	b2db      	uxtb	r3, r3
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d104      	bne.n	80023ac <HAL_RCC_OscConfig+0xf7c>
 80023a2:	4b01      	ldr	r3, [pc, #4]	@ (80023a8 <HAL_RCC_OscConfig+0xf78>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	e029      	b.n	80023fc <HAL_RCC_OscConfig+0xfcc>
 80023a8:	40021000 	.word	0x40021000
 80023ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80023b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023be:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	fa93 f2a3 	rbit	r2, r3
 80023c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023cc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023d6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80023da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	fa93 f2a3 	rbit	r2, r3
 80023ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f2:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	4b2b      	ldr	r3, [pc, #172]	@ (80024a8 <HAL_RCC_OscConfig+0x1078>)
 80023fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002400:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002404:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002408:	6011      	str	r1, [r2, #0]
 800240a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800240e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002412:	6812      	ldr	r2, [r2, #0]
 8002414:	fa92 f1a2 	rbit	r1, r2
 8002418:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800241c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002420:	6011      	str	r1, [r2, #0]
  return result;
 8002422:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002426:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	fab2 f282 	clz	r2, r2
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	f042 0220 	orr.w	r2, r2, #32
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	f002 021f 	and.w	r2, r2, #31
 800243c:	2101      	movs	r1, #1
 800243e:	fa01 f202 	lsl.w	r2, r1, r2
 8002442:	4013      	ands	r3, r2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d180      	bne.n	800234a <HAL_RCC_OscConfig+0xf1a>
 8002448:	e027      	b.n	800249a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800244a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d101      	bne.n	800245e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e01e      	b.n	800249c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800245e:	4b12      	ldr	r3, [pc, #72]	@ (80024a8 <HAL_RCC_OscConfig+0x1078>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002466:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800246a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800246e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002472:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	429a      	cmp	r2, r3
 800247c:	d10b      	bne.n	8002496 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800247e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002482:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002486:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800248a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002492:	429a      	cmp	r2, r3
 8002494:	d001      	beq.n	800249a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e000      	b.n	800249c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40021000 	.word	0x40021000

080024ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b09e      	sub	sp, #120	@ 0x78
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d101      	bne.n	80024c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e162      	b.n	800278a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024c4:	4b90      	ldr	r3, [pc, #576]	@ (8002708 <HAL_RCC_ClockConfig+0x25c>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0307 	and.w	r3, r3, #7
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d910      	bls.n	80024f4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d2:	4b8d      	ldr	r3, [pc, #564]	@ (8002708 <HAL_RCC_ClockConfig+0x25c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f023 0207 	bic.w	r2, r3, #7
 80024da:	498b      	ldr	r1, [pc, #556]	@ (8002708 <HAL_RCC_ClockConfig+0x25c>)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	4313      	orrs	r3, r2
 80024e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e2:	4b89      	ldr	r3, [pc, #548]	@ (8002708 <HAL_RCC_ClockConfig+0x25c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e14a      	b.n	800278a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0302 	and.w	r3, r3, #2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d008      	beq.n	8002512 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002500:	4b82      	ldr	r3, [pc, #520]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	497f      	ldr	r1, [pc, #508]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 800250e:	4313      	orrs	r3, r2
 8002510:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 80dc 	beq.w	80026d8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d13c      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xf6>
 8002528:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800252c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002530:	fa93 f3a3 	rbit	r3, r3
 8002534:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002536:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002538:	fab3 f383 	clz	r3, r3
 800253c:	b2db      	uxtb	r3, r3
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	b2db      	uxtb	r3, r3
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b01      	cmp	r3, #1
 800254a:	d102      	bne.n	8002552 <HAL_RCC_ClockConfig+0xa6>
 800254c:	4b6f      	ldr	r3, [pc, #444]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	e00f      	b.n	8002572 <HAL_RCC_ClockConfig+0xc6>
 8002552:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002556:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002558:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800255a:	fa93 f3a3 	rbit	r3, r3
 800255e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002560:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002564:	663b      	str	r3, [r7, #96]	@ 0x60
 8002566:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002568:	fa93 f3a3 	rbit	r3, r3
 800256c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800256e:	4b67      	ldr	r3, [pc, #412]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 8002570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002572:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002576:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002578:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800257a:	fa92 f2a2 	rbit	r2, r2
 800257e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002580:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002582:	fab2 f282 	clz	r2, r2
 8002586:	b2d2      	uxtb	r2, r2
 8002588:	f042 0220 	orr.w	r2, r2, #32
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	f002 021f 	and.w	r2, r2, #31
 8002592:	2101      	movs	r1, #1
 8002594:	fa01 f202 	lsl.w	r2, r1, r2
 8002598:	4013      	ands	r3, r2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d17b      	bne.n	8002696 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e0f3      	b.n	800278a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d13c      	bne.n	8002624 <HAL_RCC_ClockConfig+0x178>
 80025aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025ae:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025b2:	fa93 f3a3 	rbit	r3, r3
 80025b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80025b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ba:	fab3 f383 	clz	r3, r3
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	095b      	lsrs	r3, r3, #5
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	f043 0301 	orr.w	r3, r3, #1
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d102      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x128>
 80025ce:	4b4f      	ldr	r3, [pc, #316]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	e00f      	b.n	80025f4 <HAL_RCC_ClockConfig+0x148>
 80025d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025dc:	fa93 f3a3 	rbit	r3, r3
 80025e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80025e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80025e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025ea:	fa93 f3a3 	rbit	r3, r3
 80025ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025f0:	4b46      	ldr	r3, [pc, #280]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025f8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80025fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80025fc:	fa92 f2a2 	rbit	r2, r2
 8002600:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002602:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002604:	fab2 f282 	clz	r2, r2
 8002608:	b2d2      	uxtb	r2, r2
 800260a:	f042 0220 	orr.w	r2, r2, #32
 800260e:	b2d2      	uxtb	r2, r2
 8002610:	f002 021f 	and.w	r2, r2, #31
 8002614:	2101      	movs	r1, #1
 8002616:	fa01 f202 	lsl.w	r2, r1, r2
 800261a:	4013      	ands	r3, r2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d13a      	bne.n	8002696 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e0b2      	b.n	800278a <HAL_RCC_ClockConfig+0x2de>
 8002624:	2302      	movs	r3, #2
 8002626:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800262a:	fa93 f3a3 	rbit	r3, r3
 800262e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002632:	fab3 f383 	clz	r3, r3
 8002636:	b2db      	uxtb	r3, r3
 8002638:	095b      	lsrs	r3, r3, #5
 800263a:	b2db      	uxtb	r3, r3
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b01      	cmp	r3, #1
 8002644:	d102      	bne.n	800264c <HAL_RCC_ClockConfig+0x1a0>
 8002646:	4b31      	ldr	r3, [pc, #196]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	e00d      	b.n	8002668 <HAL_RCC_ClockConfig+0x1bc>
 800264c:	2302      	movs	r3, #2
 800264e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002652:	fa93 f3a3 	rbit	r3, r3
 8002656:	627b      	str	r3, [r7, #36]	@ 0x24
 8002658:	2302      	movs	r3, #2
 800265a:	623b      	str	r3, [r7, #32]
 800265c:	6a3b      	ldr	r3, [r7, #32]
 800265e:	fa93 f3a3 	rbit	r3, r3
 8002662:	61fb      	str	r3, [r7, #28]
 8002664:	4b29      	ldr	r3, [pc, #164]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 8002666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002668:	2202      	movs	r2, #2
 800266a:	61ba      	str	r2, [r7, #24]
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	fa92 f2a2 	rbit	r2, r2
 8002672:	617a      	str	r2, [r7, #20]
  return result;
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	fab2 f282 	clz	r2, r2
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	f042 0220 	orr.w	r2, r2, #32
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	f002 021f 	and.w	r2, r2, #31
 8002686:	2101      	movs	r1, #1
 8002688:	fa01 f202 	lsl.w	r2, r1, r2
 800268c:	4013      	ands	r3, r2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e079      	b.n	800278a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002696:	4b1d      	ldr	r3, [pc, #116]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f023 0203 	bic.w	r2, r3, #3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	491a      	ldr	r1, [pc, #104]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 80026a4:	4313      	orrs	r3, r2
 80026a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026a8:	f7fe fc46 	bl	8000f38 <HAL_GetTick>
 80026ac:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ae:	e00a      	b.n	80026c6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b0:	f7fe fc42 	bl	8000f38 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026be:	4293      	cmp	r3, r2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e061      	b.n	800278a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026c6:	4b11      	ldr	r3, [pc, #68]	@ (800270c <HAL_RCC_ClockConfig+0x260>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 020c 	and.w	r2, r3, #12
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d1eb      	bne.n	80026b0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002708 <HAL_RCC_ClockConfig+0x25c>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d214      	bcs.n	8002710 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e6:	4b08      	ldr	r3, [pc, #32]	@ (8002708 <HAL_RCC_ClockConfig+0x25c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 0207 	bic.w	r2, r3, #7
 80026ee:	4906      	ldr	r1, [pc, #24]	@ (8002708 <HAL_RCC_ClockConfig+0x25c>)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f6:	4b04      	ldr	r3, [pc, #16]	@ (8002708 <HAL_RCC_ClockConfig+0x25c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d005      	beq.n	8002710 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e040      	b.n	800278a <HAL_RCC_ClockConfig+0x2de>
 8002708:	40022000 	.word	0x40022000
 800270c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	d008      	beq.n	800272e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800271c:	4b1d      	ldr	r3, [pc, #116]	@ (8002794 <HAL_RCC_ClockConfig+0x2e8>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	491a      	ldr	r1, [pc, #104]	@ (8002794 <HAL_RCC_ClockConfig+0x2e8>)
 800272a:	4313      	orrs	r3, r2
 800272c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0308 	and.w	r3, r3, #8
 8002736:	2b00      	cmp	r3, #0
 8002738:	d009      	beq.n	800274e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800273a:	4b16      	ldr	r3, [pc, #88]	@ (8002794 <HAL_RCC_ClockConfig+0x2e8>)
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	4912      	ldr	r1, [pc, #72]	@ (8002794 <HAL_RCC_ClockConfig+0x2e8>)
 800274a:	4313      	orrs	r3, r2
 800274c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800274e:	f000 f829 	bl	80027a4 <HAL_RCC_GetSysClockFreq>
 8002752:	4601      	mov	r1, r0
 8002754:	4b0f      	ldr	r3, [pc, #60]	@ (8002794 <HAL_RCC_ClockConfig+0x2e8>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800275c:	22f0      	movs	r2, #240	@ 0xf0
 800275e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	fa92 f2a2 	rbit	r2, r2
 8002766:	60fa      	str	r2, [r7, #12]
  return result;
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	fab2 f282 	clz	r2, r2
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	40d3      	lsrs	r3, r2
 8002772:	4a09      	ldr	r2, [pc, #36]	@ (8002798 <HAL_RCC_ClockConfig+0x2ec>)
 8002774:	5cd3      	ldrb	r3, [r2, r3]
 8002776:	fa21 f303 	lsr.w	r3, r1, r3
 800277a:	4a08      	ldr	r2, [pc, #32]	@ (800279c <HAL_RCC_ClockConfig+0x2f0>)
 800277c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800277e:	4b08      	ldr	r3, [pc, #32]	@ (80027a0 <HAL_RCC_ClockConfig+0x2f4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7fe fb94 	bl	8000eb0 <HAL_InitTick>
  
  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3778      	adds	r7, #120	@ 0x78
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40021000 	.word	0x40021000
 8002798:	08004664 	.word	0x08004664
 800279c:	20000000 	.word	0x20000000
 80027a0:	20000004 	.word	0x20000004

080027a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b087      	sub	sp, #28
 80027a8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	60fb      	str	r3, [r7, #12]
 80027ae:	2300      	movs	r3, #0
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	2300      	movs	r3, #0
 80027b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80027be:	4b1e      	ldr	r3, [pc, #120]	@ (8002838 <HAL_RCC_GetSysClockFreq+0x94>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f003 030c 	and.w	r3, r3, #12
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	d002      	beq.n	80027d4 <HAL_RCC_GetSysClockFreq+0x30>
 80027ce:	2b08      	cmp	r3, #8
 80027d0:	d003      	beq.n	80027da <HAL_RCC_GetSysClockFreq+0x36>
 80027d2:	e026      	b.n	8002822 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027d4:	4b19      	ldr	r3, [pc, #100]	@ (800283c <HAL_RCC_GetSysClockFreq+0x98>)
 80027d6:	613b      	str	r3, [r7, #16]
      break;
 80027d8:	e026      	b.n	8002828 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	0c9b      	lsrs	r3, r3, #18
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	4a17      	ldr	r2, [pc, #92]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x9c>)
 80027e4:	5cd3      	ldrb	r3, [r2, r3]
 80027e6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80027e8:	4b13      	ldr	r3, [pc, #76]	@ (8002838 <HAL_RCC_GetSysClockFreq+0x94>)
 80027ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ec:	f003 030f 	and.w	r3, r3, #15
 80027f0:	4a14      	ldr	r2, [pc, #80]	@ (8002844 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027f2:	5cd3      	ldrb	r3, [r2, r3]
 80027f4:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d008      	beq.n	8002812 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002800:	4a0e      	ldr	r2, [pc, #56]	@ (800283c <HAL_RCC_GetSysClockFreq+0x98>)
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	fbb2 f2f3 	udiv	r2, r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	fb02 f303 	mul.w	r3, r2, r3
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	e004      	b.n	800281c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a0c      	ldr	r2, [pc, #48]	@ (8002848 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002816:	fb02 f303 	mul.w	r3, r2, r3
 800281a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	613b      	str	r3, [r7, #16]
      break;
 8002820:	e002      	b.n	8002828 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002822:	4b06      	ldr	r3, [pc, #24]	@ (800283c <HAL_RCC_GetSysClockFreq+0x98>)
 8002824:	613b      	str	r3, [r7, #16]
      break;
 8002826:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002828:	693b      	ldr	r3, [r7, #16]
}
 800282a:	4618      	mov	r0, r3
 800282c:	371c      	adds	r7, #28
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40021000 	.word	0x40021000
 800283c:	007a1200 	.word	0x007a1200
 8002840:	0800467c 	.word	0x0800467c
 8002844:	0800468c 	.word	0x0800468c
 8002848:	003d0900 	.word	0x003d0900

0800284c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002850:	4b03      	ldr	r3, [pc, #12]	@ (8002860 <HAL_RCC_GetHCLKFreq+0x14>)
 8002852:	681b      	ldr	r3, [r3, #0]
}
 8002854:	4618      	mov	r0, r3
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	20000000 	.word	0x20000000

08002864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800286a:	f7ff ffef 	bl	800284c <HAL_RCC_GetHCLKFreq>
 800286e:	4601      	mov	r1, r0
 8002870:	4b0b      	ldr	r3, [pc, #44]	@ (80028a0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002878:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800287c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	fa92 f2a2 	rbit	r2, r2
 8002884:	603a      	str	r2, [r7, #0]
  return result;
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	fab2 f282 	clz	r2, r2
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	40d3      	lsrs	r3, r2
 8002890:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002892:	5cd3      	ldrb	r3, [r2, r3]
 8002894:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002898:	4618      	mov	r0, r3
 800289a:	3708      	adds	r7, #8
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40021000 	.word	0x40021000
 80028a4:	08004674 	.word	0x08004674

080028a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80028ae:	f7ff ffcd 	bl	800284c <HAL_RCC_GetHCLKFreq>
 80028b2:	4601      	mov	r1, r0
 80028b4:	4b0b      	ldr	r3, [pc, #44]	@ (80028e4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80028bc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80028c0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	fa92 f2a2 	rbit	r2, r2
 80028c8:	603a      	str	r2, [r7, #0]
  return result;
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	fab2 f282 	clz	r2, r2
 80028d0:	b2d2      	uxtb	r2, r2
 80028d2:	40d3      	lsrs	r3, r2
 80028d4:	4a04      	ldr	r2, [pc, #16]	@ (80028e8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80028d6:	5cd3      	ldrb	r3, [r2, r3]
 80028d8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80028dc:	4618      	mov	r0, r3
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40021000 	.word	0x40021000
 80028e8:	08004674 	.word	0x08004674

080028ec <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b092      	sub	sp, #72	@ 0x48
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80028f8:	2300      	movs	r3, #0
 80028fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80028fc:	2300      	movs	r3, #0
 80028fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 80d4 	beq.w	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002910:	4b4e      	ldr	r3, [pc, #312]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10e      	bne.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800291c:	4b4b      	ldr	r3, [pc, #300]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800291e:	69db      	ldr	r3, [r3, #28]
 8002920:	4a4a      	ldr	r2, [pc, #296]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002922:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002926:	61d3      	str	r3, [r2, #28]
 8002928:	4b48      	ldr	r3, [pc, #288]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800292a:	69db      	ldr	r3, [r3, #28]
 800292c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002934:	2301      	movs	r3, #1
 8002936:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800293a:	4b45      	ldr	r3, [pc, #276]	@ (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002942:	2b00      	cmp	r3, #0
 8002944:	d118      	bne.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002946:	4b42      	ldr	r3, [pc, #264]	@ (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a41      	ldr	r2, [pc, #260]	@ (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800294c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002950:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002952:	f7fe faf1 	bl	8000f38 <HAL_GetTick>
 8002956:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002958:	e008      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800295a:	f7fe faed 	bl	8000f38 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b64      	cmp	r3, #100	@ 0x64
 8002966:	d901      	bls.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e14b      	b.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800296c:	4b38      	ldr	r3, [pc, #224]	@ (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0f0      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002978:	4b34      	ldr	r3, [pc, #208]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002980:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 8084 	beq.w	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002992:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002994:	429a      	cmp	r2, r3
 8002996:	d07c      	beq.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002998:	4b2c      	ldr	r3, [pc, #176]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029a6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029aa:	fa93 f3a3 	rbit	r3, r3
 80029ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80029b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029b2:	fab3 f383 	clz	r3, r3
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	461a      	mov	r2, r3
 80029ba:	4b26      	ldr	r3, [pc, #152]	@ (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029bc:	4413      	add	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	461a      	mov	r2, r3
 80029c2:	2301      	movs	r3, #1
 80029c4:	6013      	str	r3, [r2, #0]
 80029c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ce:	fa93 f3a3 	rbit	r3, r3
 80029d2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80029d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029d6:	fab3 f383 	clz	r3, r3
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	461a      	mov	r2, r3
 80029de:	4b1d      	ldr	r3, [pc, #116]	@ (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029e0:	4413      	add	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	461a      	mov	r2, r3
 80029e6:	2300      	movs	r3, #0
 80029e8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80029ea:	4a18      	ldr	r2, [pc, #96]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029ee:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80029f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d04b      	beq.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fa:	f7fe fa9d 	bl	8000f38 <HAL_GetTick>
 80029fe:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a00:	e00a      	b.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a02:	f7fe fa99 	bl	8000f38 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e0f5      	b.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8002a18:	2302      	movs	r3, #2
 8002a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a1e:	fa93 f3a3 	rbit	r3, r3
 8002a22:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a24:	2302      	movs	r3, #2
 8002a26:	623b      	str	r3, [r7, #32]
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	fa93 f3a3 	rbit	r3, r3
 8002a2e:	61fb      	str	r3, [r7, #28]
  return result;
 8002a30:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a32:	fab3 f383 	clz	r3, r3
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	095b      	lsrs	r3, r3, #5
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	f043 0302 	orr.w	r3, r3, #2
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d108      	bne.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002a46:	4b01      	ldr	r3, [pc, #4]	@ (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	e00d      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	40007000 	.word	0x40007000
 8002a54:	10908100 	.word	0x10908100
 8002a58:	2302      	movs	r3, #2
 8002a5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	fa93 f3a3 	rbit	r3, r3
 8002a62:	617b      	str	r3, [r7, #20]
 8002a64:	4b69      	ldr	r3, [pc, #420]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a68:	2202      	movs	r2, #2
 8002a6a:	613a      	str	r2, [r7, #16]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	fa92 f2a2 	rbit	r2, r2
 8002a72:	60fa      	str	r2, [r7, #12]
  return result;
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	fab2 f282 	clz	r2, r2
 8002a7a:	b2d2      	uxtb	r2, r2
 8002a7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a80:	b2d2      	uxtb	r2, r2
 8002a82:	f002 021f 	and.w	r2, r2, #31
 8002a86:	2101      	movs	r1, #1
 8002a88:	fa01 f202 	lsl.w	r2, r1, r2
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d0b7      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002a92:	4b5e      	ldr	r3, [pc, #376]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	495b      	ldr	r1, [pc, #364]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002aa4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d105      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002aac:	4b57      	ldr	r3, [pc, #348]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002aae:	69db      	ldr	r3, [r3, #28]
 8002ab0:	4a56      	ldr	r2, [pc, #344]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ab2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ab6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0301 	and.w	r3, r3, #1
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d008      	beq.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ac4:	4b51      	ldr	r3, [pc, #324]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac8:	f023 0203 	bic.w	r2, r3, #3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	494e      	ldr	r1, [pc, #312]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d008      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ae2:	4b4a      	ldr	r3, [pc, #296]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae6:	f023 0210 	bic.w	r2, r3, #16
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	4947      	ldr	r1, [pc, #284]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d008      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002b00:	4b42      	ldr	r3, [pc, #264]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0c:	493f      	ldr	r1, [pc, #252]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d008      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b22:	f023 0220 	bic.w	r2, r3, #32
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	4938      	ldr	r1, [pc, #224]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d008      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b3c:	4b33      	ldr	r3, [pc, #204]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b40:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	695b      	ldr	r3, [r3, #20]
 8002b48:	4930      	ldr	r1, [pc, #192]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d008      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	4929      	ldr	r1, [pc, #164]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8002b78:	4b24      	ldr	r3, [pc, #144]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	4921      	ldr	r1, [pc, #132]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d008      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002b96:	4b1d      	ldr	r3, [pc, #116]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
 8002ba2:	491a      	ldr	r1, [pc, #104]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d008      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002bb4:	4b15      	ldr	r3, [pc, #84]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc0:	4912      	ldr	r1, [pc, #72]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d008      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bde:	490b      	ldr	r1, [pc, #44]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d008      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002bf0:	4b06      	ldr	r3, [pc, #24]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bfc:	4903      	ldr	r1, [pc, #12]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3748      	adds	r7, #72	@ 0x48
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40021000 	.word	0x40021000

08002c10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e049      	b.n	8002cb6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d106      	bne.n	8002c3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f7fd ff86 	bl	8000b48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2202      	movs	r2, #2
 8002c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	3304      	adds	r3, #4
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4610      	mov	r0, r2
 8002c50:	f000 fba8 	bl	80033a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d001      	beq.n	8002cd8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e033      	b.n	8002d40 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a19      	ldr	r2, [pc, #100]	@ (8002d4c <HAL_TIM_Base_Start+0x8c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d009      	beq.n	8002cfe <HAL_TIM_Base_Start+0x3e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cf2:	d004      	beq.n	8002cfe <HAL_TIM_Base_Start+0x3e>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a15      	ldr	r2, [pc, #84]	@ (8002d50 <HAL_TIM_Base_Start+0x90>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d115      	bne.n	8002d2a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	4b13      	ldr	r3, [pc, #76]	@ (8002d54 <HAL_TIM_Base_Start+0x94>)
 8002d06:	4013      	ands	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2b06      	cmp	r3, #6
 8002d0e:	d015      	beq.n	8002d3c <HAL_TIM_Base_Start+0x7c>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d16:	d011      	beq.n	8002d3c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0201 	orr.w	r2, r2, #1
 8002d26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d28:	e008      	b.n	8002d3c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f042 0201 	orr.w	r2, r2, #1
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	e000      	b.n	8002d3e <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d3c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	40012c00 	.word	0x40012c00
 8002d50:	40014000 	.word	0x40014000
 8002d54:	00010007 	.word	0x00010007

08002d58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e049      	b.n	8002dfe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f841 	bl	8002e06 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3304      	adds	r3, #4
 8002d94:	4619      	mov	r1, r3
 8002d96:	4610      	mov	r0, r2
 8002d98:	f000 fb04 	bl	80033a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d109      	bne.n	8002e40 <HAL_TIM_PWM_Start+0x24>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	bf14      	ite	ne
 8002e38:	2301      	movne	r3, #1
 8002e3a:	2300      	moveq	r3, #0
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	e03c      	b.n	8002eba <HAL_TIM_PWM_Start+0x9e>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d109      	bne.n	8002e5a <HAL_TIM_PWM_Start+0x3e>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	bf14      	ite	ne
 8002e52:	2301      	movne	r3, #1
 8002e54:	2300      	moveq	r3, #0
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	e02f      	b.n	8002eba <HAL_TIM_PWM_Start+0x9e>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d109      	bne.n	8002e74 <HAL_TIM_PWM_Start+0x58>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	bf14      	ite	ne
 8002e6c:	2301      	movne	r3, #1
 8002e6e:	2300      	moveq	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	e022      	b.n	8002eba <HAL_TIM_PWM_Start+0x9e>
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2b0c      	cmp	r3, #12
 8002e78:	d109      	bne.n	8002e8e <HAL_TIM_PWM_Start+0x72>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	bf14      	ite	ne
 8002e86:	2301      	movne	r3, #1
 8002e88:	2300      	moveq	r3, #0
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	e015      	b.n	8002eba <HAL_TIM_PWM_Start+0x9e>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	2b10      	cmp	r3, #16
 8002e92:	d109      	bne.n	8002ea8 <HAL_TIM_PWM_Start+0x8c>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	bf14      	ite	ne
 8002ea0:	2301      	movne	r3, #1
 8002ea2:	2300      	moveq	r3, #0
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	e008      	b.n	8002eba <HAL_TIM_PWM_Start+0x9e>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	bf14      	ite	ne
 8002eb4:	2301      	movne	r3, #1
 8002eb6:	2300      	moveq	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e083      	b.n	8002fca <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d104      	bne.n	8002ed2 <HAL_TIM_PWM_Start+0xb6>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ed0:	e023      	b.n	8002f1a <HAL_TIM_PWM_Start+0xfe>
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	2b04      	cmp	r3, #4
 8002ed6:	d104      	bne.n	8002ee2 <HAL_TIM_PWM_Start+0xc6>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ee0:	e01b      	b.n	8002f1a <HAL_TIM_PWM_Start+0xfe>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d104      	bne.n	8002ef2 <HAL_TIM_PWM_Start+0xd6>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2202      	movs	r2, #2
 8002eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ef0:	e013      	b.n	8002f1a <HAL_TIM_PWM_Start+0xfe>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	2b0c      	cmp	r3, #12
 8002ef6:	d104      	bne.n	8002f02 <HAL_TIM_PWM_Start+0xe6>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2202      	movs	r2, #2
 8002efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f00:	e00b      	b.n	8002f1a <HAL_TIM_PWM_Start+0xfe>
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	2b10      	cmp	r3, #16
 8002f06:	d104      	bne.n	8002f12 <HAL_TIM_PWM_Start+0xf6>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f10:	e003      	b.n	8002f1a <HAL_TIM_PWM_Start+0xfe>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2202      	movs	r2, #2
 8002f16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	6839      	ldr	r1, [r7, #0]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 fdf8 	bl	8003b18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a29      	ldr	r2, [pc, #164]	@ (8002fd4 <HAL_TIM_PWM_Start+0x1b8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d00e      	beq.n	8002f50 <HAL_TIM_PWM_Start+0x134>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a28      	ldr	r2, [pc, #160]	@ (8002fd8 <HAL_TIM_PWM_Start+0x1bc>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d009      	beq.n	8002f50 <HAL_TIM_PWM_Start+0x134>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a26      	ldr	r2, [pc, #152]	@ (8002fdc <HAL_TIM_PWM_Start+0x1c0>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d004      	beq.n	8002f50 <HAL_TIM_PWM_Start+0x134>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a25      	ldr	r2, [pc, #148]	@ (8002fe0 <HAL_TIM_PWM_Start+0x1c4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d101      	bne.n	8002f54 <HAL_TIM_PWM_Start+0x138>
 8002f50:	2301      	movs	r3, #1
 8002f52:	e000      	b.n	8002f56 <HAL_TIM_PWM_Start+0x13a>
 8002f54:	2300      	movs	r3, #0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d007      	beq.n	8002f6a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f68:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a19      	ldr	r2, [pc, #100]	@ (8002fd4 <HAL_TIM_PWM_Start+0x1b8>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d009      	beq.n	8002f88 <HAL_TIM_PWM_Start+0x16c>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f7c:	d004      	beq.n	8002f88 <HAL_TIM_PWM_Start+0x16c>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a15      	ldr	r2, [pc, #84]	@ (8002fd8 <HAL_TIM_PWM_Start+0x1bc>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d115      	bne.n	8002fb4 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	4b15      	ldr	r3, [pc, #84]	@ (8002fe4 <HAL_TIM_PWM_Start+0x1c8>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2b06      	cmp	r3, #6
 8002f98:	d015      	beq.n	8002fc6 <HAL_TIM_PWM_Start+0x1aa>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa0:	d011      	beq.n	8002fc6 <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f042 0201 	orr.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fb2:	e008      	b.n	8002fc6 <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	e000      	b.n	8002fc8 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40012c00 	.word	0x40012c00
 8002fd8:	40014000 	.word	0x40014000
 8002fdc:	40014400 	.word	0x40014400
 8002fe0:	40014800 	.word	0x40014800
 8002fe4:	00010007 	.word	0x00010007

08002fe8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d101      	bne.n	8003006 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003002:	2302      	movs	r3, #2
 8003004:	e0ff      	b.n	8003206 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2b14      	cmp	r3, #20
 8003012:	f200 80f0 	bhi.w	80031f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003016:	a201      	add	r2, pc, #4	@ (adr r2, 800301c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301c:	08003071 	.word	0x08003071
 8003020:	080031f7 	.word	0x080031f7
 8003024:	080031f7 	.word	0x080031f7
 8003028:	080031f7 	.word	0x080031f7
 800302c:	080030b1 	.word	0x080030b1
 8003030:	080031f7 	.word	0x080031f7
 8003034:	080031f7 	.word	0x080031f7
 8003038:	080031f7 	.word	0x080031f7
 800303c:	080030f3 	.word	0x080030f3
 8003040:	080031f7 	.word	0x080031f7
 8003044:	080031f7 	.word	0x080031f7
 8003048:	080031f7 	.word	0x080031f7
 800304c:	08003133 	.word	0x08003133
 8003050:	080031f7 	.word	0x080031f7
 8003054:	080031f7 	.word	0x080031f7
 8003058:	080031f7 	.word	0x080031f7
 800305c:	08003175 	.word	0x08003175
 8003060:	080031f7 	.word	0x080031f7
 8003064:	080031f7 	.word	0x080031f7
 8003068:	080031f7 	.word	0x080031f7
 800306c:	080031b5 	.word	0x080031b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68b9      	ldr	r1, [r7, #8]
 8003076:	4618      	mov	r0, r3
 8003078:	f000 fa0e 	bl	8003498 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	699a      	ldr	r2, [r3, #24]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f042 0208 	orr.w	r2, r2, #8
 800308a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	699a      	ldr	r2, [r3, #24]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0204 	bic.w	r2, r2, #4
 800309a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6999      	ldr	r1, [r3, #24]
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	691a      	ldr	r2, [r3, #16]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	619a      	str	r2, [r3, #24]
      break;
 80030ae:	e0a5      	b.n	80031fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68b9      	ldr	r1, [r7, #8]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fa74 	bl	80035a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	699a      	ldr	r2, [r3, #24]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	699a      	ldr	r2, [r3, #24]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6999      	ldr	r1, [r3, #24]
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	021a      	lsls	r2, r3, #8
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	619a      	str	r2, [r3, #24]
      break;
 80030f0:	e084      	b.n	80031fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68b9      	ldr	r1, [r7, #8]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 fad3 	bl	80036a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	69da      	ldr	r2, [r3, #28]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f042 0208 	orr.w	r2, r2, #8
 800310c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	69da      	ldr	r2, [r3, #28]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0204 	bic.w	r2, r2, #4
 800311c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	69d9      	ldr	r1, [r3, #28]
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	691a      	ldr	r2, [r3, #16]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	61da      	str	r2, [r3, #28]
      break;
 8003130:	e064      	b.n	80031fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68b9      	ldr	r1, [r7, #8]
 8003138:	4618      	mov	r0, r3
 800313a:	f000 fb31 	bl	80037a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	69da      	ldr	r2, [r3, #28]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800314c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	69da      	ldr	r2, [r3, #28]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800315c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	69d9      	ldr	r1, [r3, #28]
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	021a      	lsls	r2, r3, #8
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	61da      	str	r2, [r3, #28]
      break;
 8003172:	e043      	b.n	80031fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	68b9      	ldr	r1, [r7, #8]
 800317a:	4618      	mov	r0, r3
 800317c:	f000 fb74 	bl	8003868 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0208 	orr.w	r2, r2, #8
 800318e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0204 	bic.w	r2, r2, #4
 800319e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	691a      	ldr	r2, [r3, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80031b2:	e023      	b.n	80031fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68b9      	ldr	r1, [r7, #8]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 fbb2 	bl	8003924 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	021a      	lsls	r2, r3, #8
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80031f4:	e002      	b.n	80031fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	75fb      	strb	r3, [r7, #23]
      break;
 80031fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003204:	7dfb      	ldrb	r3, [r7, #23]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3718      	adds	r7, #24
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop

08003210 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800321a:	2300      	movs	r3, #0
 800321c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003224:	2b01      	cmp	r3, #1
 8003226:	d101      	bne.n	800322c <HAL_TIM_ConfigClockSource+0x1c>
 8003228:	2302      	movs	r3, #2
 800322a:	e0b6      	b.n	800339a <HAL_TIM_ConfigClockSource+0x18a>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2202      	movs	r2, #2
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800324a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800324e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003256:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68ba      	ldr	r2, [r7, #8]
 800325e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003268:	d03e      	beq.n	80032e8 <HAL_TIM_ConfigClockSource+0xd8>
 800326a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800326e:	f200 8087 	bhi.w	8003380 <HAL_TIM_ConfigClockSource+0x170>
 8003272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003276:	f000 8086 	beq.w	8003386 <HAL_TIM_ConfigClockSource+0x176>
 800327a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800327e:	d87f      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x170>
 8003280:	2b70      	cmp	r3, #112	@ 0x70
 8003282:	d01a      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0xaa>
 8003284:	2b70      	cmp	r3, #112	@ 0x70
 8003286:	d87b      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x170>
 8003288:	2b60      	cmp	r3, #96	@ 0x60
 800328a:	d050      	beq.n	800332e <HAL_TIM_ConfigClockSource+0x11e>
 800328c:	2b60      	cmp	r3, #96	@ 0x60
 800328e:	d877      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x170>
 8003290:	2b50      	cmp	r3, #80	@ 0x50
 8003292:	d03c      	beq.n	800330e <HAL_TIM_ConfigClockSource+0xfe>
 8003294:	2b50      	cmp	r3, #80	@ 0x50
 8003296:	d873      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x170>
 8003298:	2b40      	cmp	r3, #64	@ 0x40
 800329a:	d058      	beq.n	800334e <HAL_TIM_ConfigClockSource+0x13e>
 800329c:	2b40      	cmp	r3, #64	@ 0x40
 800329e:	d86f      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x170>
 80032a0:	2b30      	cmp	r3, #48	@ 0x30
 80032a2:	d064      	beq.n	800336e <HAL_TIM_ConfigClockSource+0x15e>
 80032a4:	2b30      	cmp	r3, #48	@ 0x30
 80032a6:	d86b      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x170>
 80032a8:	2b20      	cmp	r3, #32
 80032aa:	d060      	beq.n	800336e <HAL_TIM_ConfigClockSource+0x15e>
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	d867      	bhi.n	8003380 <HAL_TIM_ConfigClockSource+0x170>
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d05c      	beq.n	800336e <HAL_TIM_ConfigClockSource+0x15e>
 80032b4:	2b10      	cmp	r3, #16
 80032b6:	d05a      	beq.n	800336e <HAL_TIM_ConfigClockSource+0x15e>
 80032b8:	e062      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032ca:	f000 fc05 	bl	8003ad8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80032dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	68ba      	ldr	r2, [r7, #8]
 80032e4:	609a      	str	r2, [r3, #8]
      break;
 80032e6:	e04f      	b.n	8003388 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032f8:	f000 fbee 	bl	8003ad8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800330a:	609a      	str	r2, [r3, #8]
      break;
 800330c:	e03c      	b.n	8003388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800331a:	461a      	mov	r2, r3
 800331c:	f000 fb62 	bl	80039e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2150      	movs	r1, #80	@ 0x50
 8003326:	4618      	mov	r0, r3
 8003328:	f000 fbbb 	bl	8003aa2 <TIM_ITRx_SetConfig>
      break;
 800332c:	e02c      	b.n	8003388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800333a:	461a      	mov	r2, r3
 800333c:	f000 fb81 	bl	8003a42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2160      	movs	r1, #96	@ 0x60
 8003346:	4618      	mov	r0, r3
 8003348:	f000 fbab 	bl	8003aa2 <TIM_ITRx_SetConfig>
      break;
 800334c:	e01c      	b.n	8003388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800335a:	461a      	mov	r2, r3
 800335c:	f000 fb42 	bl	80039e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2140      	movs	r1, #64	@ 0x40
 8003366:	4618      	mov	r0, r3
 8003368:	f000 fb9b 	bl	8003aa2 <TIM_ITRx_SetConfig>
      break;
 800336c:	e00c      	b.n	8003388 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4619      	mov	r1, r3
 8003378:	4610      	mov	r0, r2
 800337a:	f000 fb92 	bl	8003aa2 <TIM_ITRx_SetConfig>
      break;
 800337e:	e003      	b.n	8003388 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	73fb      	strb	r3, [r7, #15]
      break;
 8003384:	e000      	b.n	8003388 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003386:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003398:	7bfb      	ldrb	r3, [r7, #15]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
	...

080033a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a34      	ldr	r2, [pc, #208]	@ (8003488 <TIM_Base_SetConfig+0xe4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d003      	beq.n	80033c4 <TIM_Base_SetConfig+0x20>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033c2:	d108      	bne.n	80033d6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a2b      	ldr	r2, [pc, #172]	@ (8003488 <TIM_Base_SetConfig+0xe4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d00f      	beq.n	80033fe <TIM_Base_SetConfig+0x5a>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033e4:	d00b      	beq.n	80033fe <TIM_Base_SetConfig+0x5a>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a28      	ldr	r2, [pc, #160]	@ (800348c <TIM_Base_SetConfig+0xe8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d007      	beq.n	80033fe <TIM_Base_SetConfig+0x5a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a27      	ldr	r2, [pc, #156]	@ (8003490 <TIM_Base_SetConfig+0xec>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d003      	beq.n	80033fe <TIM_Base_SetConfig+0x5a>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a26      	ldr	r2, [pc, #152]	@ (8003494 <TIM_Base_SetConfig+0xf0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d108      	bne.n	8003410 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	4313      	orrs	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a14      	ldr	r2, [pc, #80]	@ (8003488 <TIM_Base_SetConfig+0xe4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d00b      	beq.n	8003454 <TIM_Base_SetConfig+0xb0>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a13      	ldr	r2, [pc, #76]	@ (800348c <TIM_Base_SetConfig+0xe8>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d007      	beq.n	8003454 <TIM_Base_SetConfig+0xb0>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a12      	ldr	r2, [pc, #72]	@ (8003490 <TIM_Base_SetConfig+0xec>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d003      	beq.n	8003454 <TIM_Base_SetConfig+0xb0>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a11      	ldr	r2, [pc, #68]	@ (8003494 <TIM_Base_SetConfig+0xf0>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d103      	bne.n	800345c <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	691a      	ldr	r2, [r3, #16]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b01      	cmp	r3, #1
 800346c:	d105      	bne.n	800347a <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	f023 0201 	bic.w	r2, r3, #1
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	611a      	str	r2, [r3, #16]
  }
}
 800347a:	bf00      	nop
 800347c:	3714      	adds	r7, #20
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	40012c00 	.word	0x40012c00
 800348c:	40014000 	.word	0x40014000
 8003490:	40014400 	.word	0x40014400
 8003494:	40014800 	.word	0x40014800

08003498 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003498:	b480      	push	{r7}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a1b      	ldr	r3, [r3, #32]
 80034ac:	f023 0201 	bic.w	r2, r3, #1
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f023 0303 	bic.w	r3, r3, #3
 80034d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	4313      	orrs	r3, r2
 80034dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f023 0302 	bic.w	r3, r3, #2
 80034e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a28      	ldr	r2, [pc, #160]	@ (8003594 <TIM_OC1_SetConfig+0xfc>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d00b      	beq.n	8003510 <TIM_OC1_SetConfig+0x78>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a27      	ldr	r2, [pc, #156]	@ (8003598 <TIM_OC1_SetConfig+0x100>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d007      	beq.n	8003510 <TIM_OC1_SetConfig+0x78>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a26      	ldr	r2, [pc, #152]	@ (800359c <TIM_OC1_SetConfig+0x104>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d003      	beq.n	8003510 <TIM_OC1_SetConfig+0x78>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a25      	ldr	r2, [pc, #148]	@ (80035a0 <TIM_OC1_SetConfig+0x108>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d10c      	bne.n	800352a <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f023 0308 	bic.w	r3, r3, #8
 8003516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	4313      	orrs	r3, r2
 8003520:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f023 0304 	bic.w	r3, r3, #4
 8003528:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a19      	ldr	r2, [pc, #100]	@ (8003594 <TIM_OC1_SetConfig+0xfc>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00b      	beq.n	800354a <TIM_OC1_SetConfig+0xb2>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a18      	ldr	r2, [pc, #96]	@ (8003598 <TIM_OC1_SetConfig+0x100>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d007      	beq.n	800354a <TIM_OC1_SetConfig+0xb2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a17      	ldr	r2, [pc, #92]	@ (800359c <TIM_OC1_SetConfig+0x104>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d003      	beq.n	800354a <TIM_OC1_SetConfig+0xb2>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a16      	ldr	r2, [pc, #88]	@ (80035a0 <TIM_OC1_SetConfig+0x108>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d111      	bne.n	800356e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003550:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003558:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	4313      	orrs	r3, r2
 800356c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	621a      	str	r2, [r3, #32]
}
 8003588:	bf00      	nop
 800358a:	371c      	adds	r7, #28
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr
 8003594:	40012c00 	.word	0x40012c00
 8003598:	40014000 	.word	0x40014000
 800359c:	40014400 	.word	0x40014400
 80035a0:	40014800 	.word	0x40014800

080035a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b087      	sub	sp, #28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	f023 0210 	bic.w	r2, r3, #16
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	021b      	lsls	r3, r3, #8
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	f023 0320 	bic.w	r3, r3, #32
 80035f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a24      	ldr	r2, [pc, #144]	@ (8003694 <TIM_OC2_SetConfig+0xf0>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d10d      	bne.n	8003624 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800360e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003622:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a1b      	ldr	r2, [pc, #108]	@ (8003694 <TIM_OC2_SetConfig+0xf0>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d00b      	beq.n	8003644 <TIM_OC2_SetConfig+0xa0>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a1a      	ldr	r2, [pc, #104]	@ (8003698 <TIM_OC2_SetConfig+0xf4>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d007      	beq.n	8003644 <TIM_OC2_SetConfig+0xa0>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a19      	ldr	r2, [pc, #100]	@ (800369c <TIM_OC2_SetConfig+0xf8>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d003      	beq.n	8003644 <TIM_OC2_SetConfig+0xa0>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a18      	ldr	r2, [pc, #96]	@ (80036a0 <TIM_OC2_SetConfig+0xfc>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d113      	bne.n	800366c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800364a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003652:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	699b      	ldr	r3, [r3, #24]
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	4313      	orrs	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	621a      	str	r2, [r3, #32]
}
 8003686:	bf00      	nop
 8003688:	371c      	adds	r7, #28
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40012c00 	.word	0x40012c00
 8003698:	40014000 	.word	0x40014000
 800369c:	40014400 	.word	0x40014400
 80036a0:	40014800 	.word	0x40014800

080036a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f023 0303 	bic.w	r3, r3, #3
 80036de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80036f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	021b      	lsls	r3, r3, #8
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a23      	ldr	r2, [pc, #140]	@ (8003790 <TIM_OC3_SetConfig+0xec>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d10d      	bne.n	8003722 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800370c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	021b      	lsls	r3, r3, #8
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	4313      	orrs	r3, r2
 8003718:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003720:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a1a      	ldr	r2, [pc, #104]	@ (8003790 <TIM_OC3_SetConfig+0xec>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d00b      	beq.n	8003742 <TIM_OC3_SetConfig+0x9e>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a19      	ldr	r2, [pc, #100]	@ (8003794 <TIM_OC3_SetConfig+0xf0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d007      	beq.n	8003742 <TIM_OC3_SetConfig+0x9e>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a18      	ldr	r2, [pc, #96]	@ (8003798 <TIM_OC3_SetConfig+0xf4>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d003      	beq.n	8003742 <TIM_OC3_SetConfig+0x9e>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a17      	ldr	r2, [pc, #92]	@ (800379c <TIM_OC3_SetConfig+0xf8>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d113      	bne.n	800376a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003748:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003750:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	011b      	lsls	r3, r3, #4
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4313      	orrs	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	4313      	orrs	r3, r2
 8003768:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	621a      	str	r2, [r3, #32]
}
 8003784:	bf00      	nop
 8003786:	371c      	adds	r7, #28
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	40012c00 	.word	0x40012c00
 8003794:	40014000 	.word	0x40014000
 8003798:	40014400 	.word	0x40014400
 800379c:	40014800 	.word	0x40014800

080037a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b087      	sub	sp, #28
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	021b      	lsls	r3, r3, #8
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80037ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	031b      	lsls	r3, r3, #12
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a16      	ldr	r2, [pc, #88]	@ (8003858 <TIM_OC4_SetConfig+0xb8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d00b      	beq.n	800381c <TIM_OC4_SetConfig+0x7c>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a15      	ldr	r2, [pc, #84]	@ (800385c <TIM_OC4_SetConfig+0xbc>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d007      	beq.n	800381c <TIM_OC4_SetConfig+0x7c>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a14      	ldr	r2, [pc, #80]	@ (8003860 <TIM_OC4_SetConfig+0xc0>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d003      	beq.n	800381c <TIM_OC4_SetConfig+0x7c>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a13      	ldr	r2, [pc, #76]	@ (8003864 <TIM_OC4_SetConfig+0xc4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d109      	bne.n	8003830 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003822:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	019b      	lsls	r3, r3, #6
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4313      	orrs	r3, r2
 800382e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685a      	ldr	r2, [r3, #4]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	621a      	str	r2, [r3, #32]
}
 800384a:	bf00      	nop
 800384c:	371c      	adds	r7, #28
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	40012c00 	.word	0x40012c00
 800385c:	40014000 	.word	0x40014000
 8003860:	40014400 	.word	0x40014400
 8003864:	40014800 	.word	0x40014800

08003868 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003868:	b480      	push	{r7}
 800386a:	b087      	sub	sp, #28
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800389a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80038ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	041b      	lsls	r3, r3, #16
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a15      	ldr	r2, [pc, #84]	@ (8003914 <TIM_OC5_SetConfig+0xac>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d00b      	beq.n	80038da <TIM_OC5_SetConfig+0x72>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a14      	ldr	r2, [pc, #80]	@ (8003918 <TIM_OC5_SetConfig+0xb0>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d007      	beq.n	80038da <TIM_OC5_SetConfig+0x72>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a13      	ldr	r2, [pc, #76]	@ (800391c <TIM_OC5_SetConfig+0xb4>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d003      	beq.n	80038da <TIM_OC5_SetConfig+0x72>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a12      	ldr	r2, [pc, #72]	@ (8003920 <TIM_OC5_SetConfig+0xb8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d109      	bne.n	80038ee <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038e0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	021b      	lsls	r3, r3, #8
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685a      	ldr	r2, [r3, #4]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	621a      	str	r2, [r3, #32]
}
 8003908:	bf00      	nop
 800390a:	371c      	adds	r7, #28
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	40012c00 	.word	0x40012c00
 8003918:	40014000 	.word	0x40014000
 800391c:	40014400 	.word	0x40014400
 8003920:	40014800 	.word	0x40014800

08003924 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003924:	b480      	push	{r7}
 8003926:	b087      	sub	sp, #28
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003956:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	021b      	lsls	r3, r3, #8
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	4313      	orrs	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800396a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	051b      	lsls	r3, r3, #20
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4313      	orrs	r3, r2
 8003976:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a16      	ldr	r2, [pc, #88]	@ (80039d4 <TIM_OC6_SetConfig+0xb0>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d00b      	beq.n	8003998 <TIM_OC6_SetConfig+0x74>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a15      	ldr	r2, [pc, #84]	@ (80039d8 <TIM_OC6_SetConfig+0xb4>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d007      	beq.n	8003998 <TIM_OC6_SetConfig+0x74>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a14      	ldr	r2, [pc, #80]	@ (80039dc <TIM_OC6_SetConfig+0xb8>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d003      	beq.n	8003998 <TIM_OC6_SetConfig+0x74>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a13      	ldr	r2, [pc, #76]	@ (80039e0 <TIM_OC6_SetConfig+0xbc>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d109      	bne.n	80039ac <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800399e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	029b      	lsls	r3, r3, #10
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685a      	ldr	r2, [r3, #4]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	621a      	str	r2, [r3, #32]
}
 80039c6:	bf00      	nop
 80039c8:	371c      	adds	r7, #28
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	40012c00 	.word	0x40012c00
 80039d8:	40014000 	.word	0x40014000
 80039dc:	40014400 	.word	0x40014400
 80039e0:	40014800 	.word	0x40014800

080039e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	f023 0201 	bic.w	r2, r3, #1
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	011b      	lsls	r3, r3, #4
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f023 030a 	bic.w	r3, r3, #10
 8003a20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	621a      	str	r2, [r3, #32]
}
 8003a36:	bf00      	nop
 8003a38:	371c      	adds	r7, #28
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b087      	sub	sp, #28
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	f023 0210 	bic.w	r2, r3, #16
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	031b      	lsls	r3, r3, #12
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003a7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	621a      	str	r2, [r3, #32]
}
 8003a96:	bf00      	nop
 8003a98:	371c      	adds	r7, #28
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b085      	sub	sp, #20
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
 8003aaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ab8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f043 0307 	orr.w	r3, r3, #7
 8003ac4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	609a      	str	r2, [r3, #8]
}
 8003acc:	bf00      	nop
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b087      	sub	sp, #28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
 8003ae4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003af2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	021a      	lsls	r2, r3, #8
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	431a      	orrs	r2, r3
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	609a      	str	r2, [r3, #8]
}
 8003b0c:	bf00      	nop
 8003b0e:	371c      	adds	r7, #28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	f003 031f 	and.w	r3, r3, #31
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6a1a      	ldr	r2, [r3, #32]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	43db      	mvns	r3, r3
 8003b3a:	401a      	ands	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6a1a      	ldr	r2, [r3, #32]
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f003 031f 	and.w	r3, r3, #31
 8003b4a:	6879      	ldr	r1, [r7, #4]
 8003b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b50:	431a      	orrs	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	621a      	str	r2, [r3, #32]
}
 8003b56:	bf00      	nop
 8003b58:	371c      	adds	r7, #28
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
	...

08003b64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d101      	bne.n	8003b7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b78:	2302      	movs	r3, #2
 8003b7a:	e04f      	b.n	8003c1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2202      	movs	r2, #2
 8003b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a21      	ldr	r2, [pc, #132]	@ (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d108      	bne.n	8003bb8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003bac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a14      	ldr	r2, [pc, #80]	@ (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d009      	beq.n	8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003be4:	d004      	beq.n	8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a10      	ldr	r2, [pc, #64]	@ (8003c2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d10c      	bne.n	8003c0a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bf6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr
 8003c28:	40012c00 	.word	0x40012c00
 8003c2c:	40014000 	.word	0x40014000

08003c30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b085      	sub	sp, #20
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d101      	bne.n	8003c4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003c48:	2302      	movs	r3, #2
 8003c4a:	e060      	b.n	8003d0e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	041b      	lsls	r3, r3, #16
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a14      	ldr	r2, [pc, #80]	@ (8003d1c <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d115      	bne.n	8003cfc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cda:	051b      	lsls	r3, r3, #20
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	69db      	ldr	r3, [r3, #28]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3714      	adds	r7, #20
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	40012c00 	.word	0x40012c00

08003d20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e040      	b.n	8003db4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d106      	bne.n	8003d48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7fc ffee 	bl	8000d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2224      	movs	r2, #36	@ 0x24
 8003d4c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0201 	bic.w	r2, r2, #1
 8003d5c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d002      	beq.n	8003d6c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 fa28 	bl	80041bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f000 f8ef 	bl	8003f50 <UART_SetConfig>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d101      	bne.n	8003d7c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e01b      	b.n	8003db4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f042 0201 	orr.w	r2, r2, #1
 8003daa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 faa7 	bl	8004300 <UART_CheckIdleState>
 8003db2:	4603      	mov	r3, r0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3708      	adds	r7, #8
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08a      	sub	sp, #40	@ 0x28
 8003dc0:	af02      	add	r7, sp, #8
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	603b      	str	r3, [r7, #0]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dd2:	2b20      	cmp	r3, #32
 8003dd4:	f040 80b6 	bne.w	8003f44 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d002      	beq.n	8003de4 <HAL_UART_Receive+0x28>
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d101      	bne.n	8003de8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e0ae      	b.n	8003f46 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2222      	movs	r2, #34	@ 0x22
 8003df4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dfe:	f7fd f89b 	bl	8000f38 <HAL_GetTick>
 8003e02:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	88fa      	ldrh	r2, [r7, #6]
 8003e08:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	88fa      	ldrh	r2, [r7, #6]
 8003e10:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e1c:	d10e      	bne.n	8003e3c <HAL_UART_Receive+0x80>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d105      	bne.n	8003e32 <HAL_UART_Receive+0x76>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003e2c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e30:	e02d      	b.n	8003e8e <HAL_UART_Receive+0xd2>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	22ff      	movs	r2, #255	@ 0xff
 8003e36:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e3a:	e028      	b.n	8003e8e <HAL_UART_Receive+0xd2>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10d      	bne.n	8003e60 <HAL_UART_Receive+0xa4>
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d104      	bne.n	8003e56 <HAL_UART_Receive+0x9a>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	22ff      	movs	r2, #255	@ 0xff
 8003e50:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e54:	e01b      	b.n	8003e8e <HAL_UART_Receive+0xd2>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	227f      	movs	r2, #127	@ 0x7f
 8003e5a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e5e:	e016      	b.n	8003e8e <HAL_UART_Receive+0xd2>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e68:	d10d      	bne.n	8003e86 <HAL_UART_Receive+0xca>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d104      	bne.n	8003e7c <HAL_UART_Receive+0xc0>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	227f      	movs	r2, #127	@ 0x7f
 8003e76:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e7a:	e008      	b.n	8003e8e <HAL_UART_Receive+0xd2>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	223f      	movs	r2, #63	@ 0x3f
 8003e80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003e84:	e003      	b.n	8003e8e <HAL_UART_Receive+0xd2>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003e94:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e9e:	d108      	bne.n	8003eb2 <HAL_UART_Receive+0xf6>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d104      	bne.n	8003eb2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	61bb      	str	r3, [r7, #24]
 8003eb0:	e003      	b.n	8003eba <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003eba:	e037      	b.n	8003f2c <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	9300      	str	r3, [sp, #0]
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2120      	movs	r1, #32
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fac2 	bl	8004450 <UART_WaitOnFlagUntilTimeout>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d005      	beq.n	8003ede <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e033      	b.n	8003f46 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d10c      	bne.n	8003efe <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	8a7b      	ldrh	r3, [r7, #18]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	3302      	adds	r3, #2
 8003efa:	61bb      	str	r3, [r7, #24]
 8003efc:	e00d      	b.n	8003f1a <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	b2da      	uxtb	r2, r3
 8003f08:	8a7b      	ldrh	r3, [r7, #18]
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	3301      	adds	r3, #1
 8003f18:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1c1      	bne.n	8003ebc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8003f40:	2300      	movs	r3, #0
 8003f42:	e000      	b.n	8003f46 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8003f44:	2302      	movs	r3, #2
  }
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3720      	adds	r7, #32
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
	...

08003f50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b088      	sub	sp, #32
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	431a      	orrs	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	431a      	orrs	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	69db      	ldr	r3, [r3, #28]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	4b8a      	ldr	r3, [pc, #552]	@ (80041a4 <UART_SetConfig+0x254>)
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	6812      	ldr	r2, [r2, #0]
 8003f82:	6979      	ldr	r1, [r7, #20]
 8003f84:	430b      	orrs	r3, r1
 8003f86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68da      	ldr	r2, [r3, #12]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	697a      	ldr	r2, [r7, #20]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a78      	ldr	r2, [pc, #480]	@ (80041a8 <UART_SetConfig+0x258>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d120      	bne.n	800400e <UART_SetConfig+0xbe>
 8003fcc:	4b77      	ldr	r3, [pc, #476]	@ (80041ac <UART_SetConfig+0x25c>)
 8003fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	2b03      	cmp	r3, #3
 8003fd6:	d817      	bhi.n	8004008 <UART_SetConfig+0xb8>
 8003fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8003fe0 <UART_SetConfig+0x90>)
 8003fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fde:	bf00      	nop
 8003fe0:	08003ff1 	.word	0x08003ff1
 8003fe4:	08003ffd 	.word	0x08003ffd
 8003fe8:	08004003 	.word	0x08004003
 8003fec:	08003ff7 	.word	0x08003ff7
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	77fb      	strb	r3, [r7, #31]
 8003ff4:	e01d      	b.n	8004032 <UART_SetConfig+0xe2>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	77fb      	strb	r3, [r7, #31]
 8003ffa:	e01a      	b.n	8004032 <UART_SetConfig+0xe2>
 8003ffc:	2304      	movs	r3, #4
 8003ffe:	77fb      	strb	r3, [r7, #31]
 8004000:	e017      	b.n	8004032 <UART_SetConfig+0xe2>
 8004002:	2308      	movs	r3, #8
 8004004:	77fb      	strb	r3, [r7, #31]
 8004006:	e014      	b.n	8004032 <UART_SetConfig+0xe2>
 8004008:	2310      	movs	r3, #16
 800400a:	77fb      	strb	r3, [r7, #31]
 800400c:	e011      	b.n	8004032 <UART_SetConfig+0xe2>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a67      	ldr	r2, [pc, #412]	@ (80041b0 <UART_SetConfig+0x260>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d102      	bne.n	800401e <UART_SetConfig+0xce>
 8004018:	2300      	movs	r3, #0
 800401a:	77fb      	strb	r3, [r7, #31]
 800401c:	e009      	b.n	8004032 <UART_SetConfig+0xe2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a64      	ldr	r2, [pc, #400]	@ (80041b4 <UART_SetConfig+0x264>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d102      	bne.n	800402e <UART_SetConfig+0xde>
 8004028:	2300      	movs	r3, #0
 800402a:	77fb      	strb	r3, [r7, #31]
 800402c:	e001      	b.n	8004032 <UART_SetConfig+0xe2>
 800402e:	2310      	movs	r3, #16
 8004030:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800403a:	d15a      	bne.n	80040f2 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800403c:	7ffb      	ldrb	r3, [r7, #31]
 800403e:	2b08      	cmp	r3, #8
 8004040:	d827      	bhi.n	8004092 <UART_SetConfig+0x142>
 8004042:	a201      	add	r2, pc, #4	@ (adr r2, 8004048 <UART_SetConfig+0xf8>)
 8004044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004048:	0800406d 	.word	0x0800406d
 800404c:	08004075 	.word	0x08004075
 8004050:	0800407d 	.word	0x0800407d
 8004054:	08004093 	.word	0x08004093
 8004058:	08004083 	.word	0x08004083
 800405c:	08004093 	.word	0x08004093
 8004060:	08004093 	.word	0x08004093
 8004064:	08004093 	.word	0x08004093
 8004068:	0800408b 	.word	0x0800408b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800406c:	f7fe fbfa 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 8004070:	61b8      	str	r0, [r7, #24]
        break;
 8004072:	e013      	b.n	800409c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004074:	f7fe fc18 	bl	80028a8 <HAL_RCC_GetPCLK2Freq>
 8004078:	61b8      	str	r0, [r7, #24]
        break;
 800407a:	e00f      	b.n	800409c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800407c:	4b4e      	ldr	r3, [pc, #312]	@ (80041b8 <UART_SetConfig+0x268>)
 800407e:	61bb      	str	r3, [r7, #24]
        break;
 8004080:	e00c      	b.n	800409c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004082:	f7fe fb8f 	bl	80027a4 <HAL_RCC_GetSysClockFreq>
 8004086:	61b8      	str	r0, [r7, #24]
        break;
 8004088:	e008      	b.n	800409c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800408a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800408e:	61bb      	str	r3, [r7, #24]
        break;
 8004090:	e004      	b.n	800409c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004092:	2300      	movs	r3, #0
 8004094:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	77bb      	strb	r3, [r7, #30]
        break;
 800409a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d074      	beq.n	800418c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	005a      	lsls	r2, r3, #1
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	085b      	lsrs	r3, r3, #1
 80040ac:	441a      	add	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	2b0f      	cmp	r3, #15
 80040bc:	d916      	bls.n	80040ec <UART_SetConfig+0x19c>
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040c4:	d212      	bcs.n	80040ec <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	f023 030f 	bic.w	r3, r3, #15
 80040ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	085b      	lsrs	r3, r3, #1
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	b29a      	uxth	r2, r3
 80040dc:	89fb      	ldrh	r3, [r7, #14]
 80040de:	4313      	orrs	r3, r2
 80040e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	89fa      	ldrh	r2, [r7, #14]
 80040e8:	60da      	str	r2, [r3, #12]
 80040ea:	e04f      	b.n	800418c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	77bb      	strb	r3, [r7, #30]
 80040f0:	e04c      	b.n	800418c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040f2:	7ffb      	ldrb	r3, [r7, #31]
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	d828      	bhi.n	800414a <UART_SetConfig+0x1fa>
 80040f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004100 <UART_SetConfig+0x1b0>)
 80040fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040fe:	bf00      	nop
 8004100:	08004125 	.word	0x08004125
 8004104:	0800412d 	.word	0x0800412d
 8004108:	08004135 	.word	0x08004135
 800410c:	0800414b 	.word	0x0800414b
 8004110:	0800413b 	.word	0x0800413b
 8004114:	0800414b 	.word	0x0800414b
 8004118:	0800414b 	.word	0x0800414b
 800411c:	0800414b 	.word	0x0800414b
 8004120:	08004143 	.word	0x08004143
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004124:	f7fe fb9e 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 8004128:	61b8      	str	r0, [r7, #24]
        break;
 800412a:	e013      	b.n	8004154 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800412c:	f7fe fbbc 	bl	80028a8 <HAL_RCC_GetPCLK2Freq>
 8004130:	61b8      	str	r0, [r7, #24]
        break;
 8004132:	e00f      	b.n	8004154 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004134:	4b20      	ldr	r3, [pc, #128]	@ (80041b8 <UART_SetConfig+0x268>)
 8004136:	61bb      	str	r3, [r7, #24]
        break;
 8004138:	e00c      	b.n	8004154 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800413a:	f7fe fb33 	bl	80027a4 <HAL_RCC_GetSysClockFreq>
 800413e:	61b8      	str	r0, [r7, #24]
        break;
 8004140:	e008      	b.n	8004154 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004142:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004146:	61bb      	str	r3, [r7, #24]
        break;
 8004148:	e004      	b.n	8004154 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800414a:	2300      	movs	r3, #0
 800414c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	77bb      	strb	r3, [r7, #30]
        break;
 8004152:	bf00      	nop
    }

    if (pclk != 0U)
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d018      	beq.n	800418c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	085a      	lsrs	r2, r3, #1
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	441a      	add	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	fbb2 f3f3 	udiv	r3, r2, r3
 800416c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	2b0f      	cmp	r3, #15
 8004172:	d909      	bls.n	8004188 <UART_SetConfig+0x238>
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800417a:	d205      	bcs.n	8004188 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	b29a      	uxth	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	60da      	str	r2, [r3, #12]
 8004186:	e001      	b.n	800418c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004198:	7fbb      	ldrb	r3, [r7, #30]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3720      	adds	r7, #32
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	efff69f3 	.word	0xefff69f3
 80041a8:	40013800 	.word	0x40013800
 80041ac:	40021000 	.word	0x40021000
 80041b0:	40004400 	.word	0x40004400
 80041b4:	40004800 	.word	0x40004800
 80041b8:	007a1200 	.word	0x007a1200

080041bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c8:	f003 0308 	and.w	r3, r3, #8
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00a      	beq.n	80041e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00a      	beq.n	8004208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	f003 0304 	and.w	r3, r3, #4
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	f003 0310 	and.w	r3, r3, #16
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00a      	beq.n	800426e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004272:	f003 0320 	and.w	r3, r3, #32
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00a      	beq.n	8004290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004298:	2b00      	cmp	r3, #0
 800429a:	d01a      	beq.n	80042d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042ba:	d10a      	bne.n	80042d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	605a      	str	r2, [r3, #4]
  }
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b098      	sub	sp, #96	@ 0x60
 8004304:	af02      	add	r7, sp, #8
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004310:	f7fc fe12 	bl	8000f38 <HAL_GetTick>
 8004314:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b08      	cmp	r3, #8
 8004322:	d12e      	bne.n	8004382 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004324:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004328:	9300      	str	r3, [sp, #0]
 800432a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800432c:	2200      	movs	r2, #0
 800432e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f88c 	bl	8004450 <UART_WaitOnFlagUntilTimeout>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d021      	beq.n	8004382 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004346:	e853 3f00 	ldrex	r3, [r3]
 800434a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800434c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800434e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004352:	653b      	str	r3, [r7, #80]	@ 0x50
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	461a      	mov	r2, r3
 800435a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800435c:	647b      	str	r3, [r7, #68]	@ 0x44
 800435e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004360:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004362:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004364:	e841 2300 	strex	r3, r2, [r1]
 8004368:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800436a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e6      	bne.n	800433e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2220      	movs	r2, #32
 8004374:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e062      	b.n	8004448 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0304 	and.w	r3, r3, #4
 800438c:	2b04      	cmp	r3, #4
 800438e:	d149      	bne.n	8004424 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004390:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004398:	2200      	movs	r2, #0
 800439a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 f856 	bl	8004450 <UART_WaitOnFlagUntilTimeout>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d03c      	beq.n	8004424 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b2:	e853 3f00 	ldrex	r3, [r3]
 80043b6:	623b      	str	r3, [r7, #32]
   return(result);
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	461a      	mov	r2, r3
 80043c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80043ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80043ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043d0:	e841 2300 	strex	r3, r2, [r1]
 80043d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80043d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1e6      	bne.n	80043aa <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3308      	adds	r3, #8
 80043e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	e853 3f00 	ldrex	r3, [r3]
 80043ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f023 0301 	bic.w	r3, r3, #1
 80043f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	3308      	adds	r3, #8
 80043fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043fc:	61fa      	str	r2, [r7, #28]
 80043fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004400:	69b9      	ldr	r1, [r7, #24]
 8004402:	69fa      	ldr	r2, [r7, #28]
 8004404:	e841 2300 	strex	r3, r2, [r1]
 8004408:	617b      	str	r3, [r7, #20]
   return(result);
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1e5      	bne.n	80043dc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2220      	movs	r2, #32
 8004414:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e011      	b.n	8004448 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2220      	movs	r2, #32
 8004428:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3758      	adds	r7, #88	@ 0x58
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	603b      	str	r3, [r7, #0]
 800445c:	4613      	mov	r3, r2
 800445e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004460:	e04f      	b.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004468:	d04b      	beq.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800446a:	f7fc fd65 	bl	8000f38 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	429a      	cmp	r2, r3
 8004478:	d302      	bcc.n	8004480 <UART_WaitOnFlagUntilTimeout+0x30>
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d101      	bne.n	8004484 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e04e      	b.n	8004522 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	d037      	beq.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b80      	cmp	r3, #128	@ 0x80
 8004496:	d034      	beq.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	2b40      	cmp	r3, #64	@ 0x40
 800449c:	d031      	beq.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	f003 0308 	and.w	r3, r3, #8
 80044a8:	2b08      	cmp	r3, #8
 80044aa:	d110      	bne.n	80044ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2208      	movs	r2, #8
 80044b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 f838 	bl	800452a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2208      	movs	r2, #8
 80044be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e029      	b.n	8004522 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044dc:	d111      	bne.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80044e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f000 f81e 	bl	800452a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2220      	movs	r2, #32
 80044f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e00f      	b.n	8004522 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	69da      	ldr	r2, [r3, #28]
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	4013      	ands	r3, r2
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	429a      	cmp	r2, r3
 8004510:	bf0c      	ite	eq
 8004512:	2301      	moveq	r3, #1
 8004514:	2300      	movne	r3, #0
 8004516:	b2db      	uxtb	r3, r3
 8004518:	461a      	mov	r2, r3
 800451a:	79fb      	ldrb	r3, [r7, #7]
 800451c:	429a      	cmp	r2, r3
 800451e:	d0a0      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800452a:	b480      	push	{r7}
 800452c:	b095      	sub	sp, #84	@ 0x54
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800453a:	e853 3f00 	ldrex	r3, [r3]
 800453e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004542:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	461a      	mov	r2, r3
 800454e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004550:	643b      	str	r3, [r7, #64]	@ 0x40
 8004552:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004554:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004556:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004558:	e841 2300 	strex	r3, r2, [r1]
 800455c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800455e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1e6      	bne.n	8004532 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	3308      	adds	r3, #8
 800456a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456c:	6a3b      	ldr	r3, [r7, #32]
 800456e:	e853 3f00 	ldrex	r3, [r3]
 8004572:	61fb      	str	r3, [r7, #28]
   return(result);
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	f023 0301 	bic.w	r3, r3, #1
 800457a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3308      	adds	r3, #8
 8004582:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004584:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004586:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004588:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800458a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800458c:	e841 2300 	strex	r3, r2, [r1]
 8004590:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e5      	bne.n	8004564 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459c:	2b01      	cmp	r3, #1
 800459e:	d118      	bne.n	80045d2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	e853 3f00 	ldrex	r3, [r3]
 80045ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	f023 0310 	bic.w	r3, r3, #16
 80045b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	461a      	mov	r2, r3
 80045bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045be:	61bb      	str	r3, [r7, #24]
 80045c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c2:	6979      	ldr	r1, [r7, #20]
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	e841 2300 	strex	r3, r2, [r1]
 80045ca:	613b      	str	r3, [r7, #16]
   return(result);
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1e6      	bne.n	80045a0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2220      	movs	r2, #32
 80045d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80045e6:	bf00      	nop
 80045e8:	3754      	adds	r7, #84	@ 0x54
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <memset>:
 80045f2:	4402      	add	r2, r0
 80045f4:	4603      	mov	r3, r0
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d100      	bne.n	80045fc <memset+0xa>
 80045fa:	4770      	bx	lr
 80045fc:	f803 1b01 	strb.w	r1, [r3], #1
 8004600:	e7f9      	b.n	80045f6 <memset+0x4>
	...

08004604 <__libc_init_array>:
 8004604:	b570      	push	{r4, r5, r6, lr}
 8004606:	4d0d      	ldr	r5, [pc, #52]	@ (800463c <__libc_init_array+0x38>)
 8004608:	4c0d      	ldr	r4, [pc, #52]	@ (8004640 <__libc_init_array+0x3c>)
 800460a:	1b64      	subs	r4, r4, r5
 800460c:	10a4      	asrs	r4, r4, #2
 800460e:	2600      	movs	r6, #0
 8004610:	42a6      	cmp	r6, r4
 8004612:	d109      	bne.n	8004628 <__libc_init_array+0x24>
 8004614:	4d0b      	ldr	r5, [pc, #44]	@ (8004644 <__libc_init_array+0x40>)
 8004616:	4c0c      	ldr	r4, [pc, #48]	@ (8004648 <__libc_init_array+0x44>)
 8004618:	f000 f818 	bl	800464c <_init>
 800461c:	1b64      	subs	r4, r4, r5
 800461e:	10a4      	asrs	r4, r4, #2
 8004620:	2600      	movs	r6, #0
 8004622:	42a6      	cmp	r6, r4
 8004624:	d105      	bne.n	8004632 <__libc_init_array+0x2e>
 8004626:	bd70      	pop	{r4, r5, r6, pc}
 8004628:	f855 3b04 	ldr.w	r3, [r5], #4
 800462c:	4798      	blx	r3
 800462e:	3601      	adds	r6, #1
 8004630:	e7ee      	b.n	8004610 <__libc_init_array+0xc>
 8004632:	f855 3b04 	ldr.w	r3, [r5], #4
 8004636:	4798      	blx	r3
 8004638:	3601      	adds	r6, #1
 800463a:	e7f2      	b.n	8004622 <__libc_init_array+0x1e>
 800463c:	0800469c 	.word	0x0800469c
 8004640:	0800469c 	.word	0x0800469c
 8004644:	0800469c 	.word	0x0800469c
 8004648:	080046a0 	.word	0x080046a0

0800464c <_init>:
 800464c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800464e:	bf00      	nop
 8004650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004652:	bc08      	pop	{r3}
 8004654:	469e      	mov	lr, r3
 8004656:	4770      	bx	lr

08004658 <_fini>:
 8004658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465a:	bf00      	nop
 800465c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800465e:	bc08      	pop	{r3}
 8004660:	469e      	mov	lr, r3
 8004662:	4770      	bx	lr
