m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1
vbram
!s110 1563269503
!i10b 1
!s100 hGFSYABIkUe3h=l[RaRz=1
ICz`l8h5@Ni0mOCl@dc@H]0
VDg1SIo80bB@j0V0VzS_@n1
R0
w1562829176
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram/sim/bram.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram/sim/bram.v
L0 6
OV;L;10.6d;65
r1
!s85 0
31
!s108 1563269503.000000
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram/sim/bram.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/bram/sim/bram.v|-work|bram|
!i113 1
o-work bram
tCvgOpt 0
