{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540605868342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540605868343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 22:04:28 2018 " "Processing started: Fri Oct 26 22:04:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540605868343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540605868343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_2018 -c Laboratorio_2018 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_2018 -c Laboratorio_2018" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540605868343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540605868584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540605868585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LatchD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LatchD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchD-implements " "Found design unit 1: LatchD-implements" {  } { { "LatchD.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/LatchD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540605879454 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "LatchD.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/LatchD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540605879454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540605879454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-implements " "Found design unit 1: FlipFlopD-implements" {  } { { "FlipFlopD.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/FlipFlopD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540605879455 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540605879455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540605879455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlopJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopJK-implements " "Found design unit 1: FlipFlopJK-implements" {  } { { "FlipFlopJK.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/FlipFlopJK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540605879455 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopJK " "Found entity 1: FlipFlopJK" {  } { { "FlipFlopJK.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/FlipFlopJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540605879455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540605879455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTADOR_SICRONO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CONTADOR_SICRONO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_SICRONO-implements " "Found design unit 1: CONTADOR_SICRONO-implements" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540605879456 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_SICRONO " "Found entity 1: CONTADOR_SICRONO" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540605879456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540605879456 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "G01 CONTADOR_SICRONO.vhd(28) " "VHDL error at CONTADOR_SICRONO.vhd(28): name \"G01\" cannot be used because it is already used for a previously declared item" {  } { { "CONTADOR_SICRONO.vhd" "" { Text "/home/junior/Documentos/Quartus_VHDL/Laboratorio VHDL/FlipFlopD_FlipFlopJK/CONTADOR_SICRONO.vhd" 28 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1540605879456 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1011 " "Peak virtual memory: 1011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540605879533 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 26 22:04:39 2018 " "Processing ended: Fri Oct 26 22:04:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540605879533 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540605879533 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540605879533 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540605879533 ""}
