module shift_register #(parameter N = 4) 
								(input clk, aclr, w, 
								input [3:0] init_state,
								output reg [N-1:0] state);
								
	initial sate = init_state;
	always @(posedge clk, negedge aclr)
		if(~aclr) state <= init_state;
		else state <= {state[N-2:0], w};
	
endmodule
