// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32dEe.h"
#include "matmul_hw_fmul_32eOg.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_fadd_32dEe<1,5,32,32,32>* matmul_hw_fadd_32dEe_U1;
    matmul_hw_fmul_32eOg<1,4,32,32,32>* matmul_hw_fmul_32eOg_U2;
    sc_signal< sc_lv<34> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten_reg_688;
    sc_signal< sc_lv<6> > i_reg_700;
    sc_signal< sc_lv<6> > j_reg_711;
    sc_signal< sc_lv<12> > grp_fu_722_p2;
    sc_signal< sc_lv<8> > reg_733;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1482;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<11> > indvar_flatten_next_reg_738;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<6> > j_1_reg_757;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<10> > reg_764;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<9> > tmp_46_reg_772;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<12> > tmp_50_reg_778;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter1_tmp_50_reg_778;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter2_tmp_50_reg_778;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter3_tmp_50_reg_778;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter4_tmp_50_reg_778;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage16;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_lv<32> > grp_fu_887_p2;
    sc_signal< sc_lv<32> > reg_1025;
    sc_signal< sc_lv<32> > grp_fu_782_p2;
    sc_signal< sc_lv<32> > reg_1031;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage19;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage24;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482;
    sc_signal< sc_lv<32> > reg_1036;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage17;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage22;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage27;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > reg_1041;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage20;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage25;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1482;
    sc_signal< sc_lv<32> > reg_1047;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage18;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage23;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage28;
    sc_signal< sc_lv<32> > reg_1052;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage21;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage26;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1057_p2;
    sc_signal< sc_lv<6> > j_mid2_fu_1069_p3;
    sc_signal< sc_lv<6> > j_mid2_reg_1486;
    sc_signal< sc_lv<6> > tmp_mid2_v_fu_1077_p3;
    sc_signal< sc_lv<6> > tmp_mid2_v_reg_1503;
    sc_signal< sc_lv<10> > tmp_fu_1085_p3;
    sc_signal< sc_lv<10> > tmp_reg_1509;
    sc_signal< sc_lv<32> > a_1_load_reg_1568;
    sc_signal< sc_lv<32> > b_1_load_reg_1573;
    sc_signal< sc_lv<8> > tmp_2_cast4_cast_fu_1145_p1;
    sc_signal< sc_lv<8> > tmp_2_cast4_cast_reg_1588;
    sc_signal< sc_lv<32> > a_1_load_1_reg_1603;
    sc_signal< sc_lv<32> > b_1_load_1_reg_1608;
    sc_signal< sc_lv<32> > a_1_load_2_reg_1633;
    sc_signal< sc_lv<32> > b_1_load_2_reg_1638;
    sc_signal< sc_lv<32> > a_1_load_3_reg_1663;
    sc_signal< sc_lv<32> > b_1_load_3_reg_1668;
    sc_signal< sc_lv<32> > tmp_6_1_reg_1693;
    sc_signal< sc_lv<32> > a_1_load_4_reg_1698;
    sc_signal< sc_lv<32> > b_1_load_4_reg_1703;
    sc_signal< sc_lv<9> > tmp_2_cast4_fu_1239_p1;
    sc_signal< sc_lv<9> > tmp_2_cast4_reg_1718;
    sc_signal< sc_lv<32> > tmp_6_2_reg_1733;
    sc_signal< sc_lv<32> > a_1_load_5_reg_1738;
    sc_signal< sc_lv<32> > b_1_load_5_reg_1743;
    sc_signal< sc_lv<32> > tmp_6_3_reg_1768;
    sc_signal< sc_lv<32> > a_1_load_6_reg_1773;
    sc_signal< sc_lv<32> > b_1_load_6_reg_1778;
    sc_signal< sc_lv<32> > tmp_6_4_reg_1803;
    sc_signal< sc_lv<32> > a_1_load_7_reg_1808;
    sc_signal< sc_lv<32> > b_1_load_7_reg_1813;
    sc_signal< sc_lv<32> > a_1_load_8_reg_1838;
    sc_signal< sc_lv<32> > b_1_load_8_reg_1843;
    sc_signal< sc_lv<32> > tmp_6_6_reg_1868;
    sc_signal< sc_lv<32> > a_1_load_9_reg_1873;
    sc_signal< sc_lv<32> > b_1_load_9_reg_1878;
    sc_signal< sc_lv<32> > tmp_6_7_reg_1903;
    sc_signal< sc_lv<32> > a_1_load_10_reg_1908;
    sc_signal< sc_lv<32> > b_1_load_10_reg_1913;
    sc_signal< sc_lv<32> > tmp_6_8_reg_1938;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1938;
    sc_signal< sc_lv<32> > a_1_load_11_reg_1943;
    sc_signal< sc_lv<32> > b_1_load_11_reg_1948;
    sc_signal< sc_lv<32> > tmp_6_9_reg_1973;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1973;
    sc_signal< sc_lv<32> > a_1_load_12_reg_1978;
    sc_signal< sc_lv<32> > b_1_load_12_reg_1983;
    sc_signal< sc_lv<32> > tmp_6_s_reg_2008;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_2008;
    sc_signal< sc_lv<32> > a_1_load_13_reg_2013;
    sc_signal< sc_lv<32> > b_1_load_13_reg_2018;
    sc_signal< sc_lv<32> > tmp_6_10_reg_2043;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_2043;
    sc_signal< sc_lv<32> > a_1_load_14_reg_2048;
    sc_signal< sc_lv<32> > b_1_load_14_reg_2053;
    sc_signal< sc_lv<32> > tmp_6_11_reg_2058;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_2058;
    sc_signal< sc_lv<32> > a_1_load_15_reg_2063;
    sc_signal< sc_lv<32> > b_1_load_15_reg_2068;
    sc_signal< sc_lv<32> > tmp_6_12_reg_2073;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_2073;
    sc_signal< sc_lv<32> > tmp_6_13_reg_2078;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_2078;
    sc_signal< sc_lv<32> > tmp_6_14_reg_2083;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_2083;
    sc_signal< sc_lv<32> > tmp_6_15_reg_2088;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_2088;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_2088;
    sc_signal< sc_lv<32> > tmp_6_16_reg_2093;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_2093;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_2093;
    sc_signal< sc_lv<32> > tmp_6_17_reg_2098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_2098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_2098;
    sc_signal< sc_lv<32> > tmp_6_18_reg_2103;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_2103;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_2103;
    sc_signal< sc_lv<32> > tmp_6_19_reg_2108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_2108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_2108;
    sc_signal< sc_lv<32> > tmp_6_20_reg_2113;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_2113;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_2113;
    sc_signal< sc_lv<32> > tmp_6_21_reg_2118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2118;
    sc_signal< sc_lv<32> > tmp_6_22_reg_2123;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2123;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2123;
    sc_signal< sc_lv<32> > tmp_6_23_reg_2128;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2128;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2128;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2128;
    sc_signal< sc_lv<32> > tmp_6_24_reg_2133;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2133;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2133;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2133;
    sc_signal< sc_lv<32> > tmp_6_25_reg_2138;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2138;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2138;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2138;
    sc_signal< sc_lv<32> > tmp_6_26_reg_2143;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage31;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2143;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2143;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2143;
    sc_signal< sc_lv<32> > tmp_6_27_reg_2148;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2148;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2148;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2148;
    sc_signal< sc_lv<32> > tmp_6_28_reg_2153;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2153;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2153;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2153;
    sc_signal< sc_lv<32> > tmp_6_29_reg_2158;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2158;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2158;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2158;
    sc_signal< sc_lv<32> > tmp_6_30_reg_2163;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2163;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2163;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2163;
    sc_signal< sc_lv<32> > tmp_1_29_reg_2168;
    sc_signal< sc_lv<11> > indvar_flatten_phi_fu_692_p4;
    sc_signal< sc_lv<6> > i_phi_fu_704_p4;
    sc_signal< sc_lv<6> > j_phi_fu_715_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_1093_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_1099_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_1110_p3;
    sc_signal< sc_lv<64> > tmp_37_cast_fu_1124_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_1135_p3;
    sc_signal< sc_lv<64> > tmp_37_fu_1149_p3;
    sc_signal< sc_lv<64> > tmp_10_fu_1163_p3;
    sc_signal< sc_lv<64> > tmp_39_cast_fu_1173_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_1184_p3;
    sc_signal< sc_lv<64> > tmp_39_fu_1194_p3;
    sc_signal< sc_lv<64> > tmp_14_fu_1208_p3;
    sc_signal< sc_lv<64> > tmp_41_cast_fu_1218_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_1229_p3;
    sc_signal< sc_lv<64> > tmp_41_fu_1243_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_1257_p3;
    sc_signal< sc_lv<64> > tmp_43_cast_fu_1267_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_1278_p3;
    sc_signal< sc_lv<64> > tmp_43_fu_1288_p3;
    sc_signal< sc_lv<64> > tmp_22_fu_1302_p3;
    sc_signal< sc_lv<64> > tmp_45_cast_fu_1316_p1;
    sc_signal< sc_lv<64> > tmp_24_fu_1327_p3;
    sc_signal< sc_lv<64> > tmp_45_fu_1353_p3;
    sc_signal< sc_lv<64> > tmp_26_fu_1367_p3;
    sc_signal< sc_lv<64> > tmp_47_cast_fu_1377_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_1388_p3;
    sc_signal< sc_lv<64> > tmp_47_fu_1398_p3;
    sc_signal< sc_lv<64> > tmp_30_fu_1412_p3;
    sc_signal< sc_lv<64> > tmp_49_cast_fu_1426_p1;
    sc_signal< sc_lv<64> > tmp_32_fu_1437_p3;
    sc_signal< sc_lv<64> > tmp_48_fu_1447_p3;
    sc_signal< sc_lv<64> > tmp_34_fu_1461_p3;
    sc_signal< sc_lv<64> > tmp_51_cast_fu_1471_p1;
    sc_signal< sc_lv<64> > tmp_52_cast_fu_1477_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<12> > grp_fu_722_p0;
    sc_signal< sc_lv<7> > tmp_2_cast_fu_1120_p1;
    sc_signal< sc_lv<10> > tmp_2_cast5_fu_1312_p1;
    sc_signal< sc_lv<12> > tmp_36_cast_fu_1344_p1;
    sc_signal< sc_lv<12> > grp_fu_722_p1;
    sc_signal< sc_lv<12> > tmp_2_cast6_fu_1349_p1;
    sc_signal< sc_lv<32> > grp_fu_782_p0;
    sc_signal< sc_lv<32> > grp_fu_782_p1;
    sc_signal< sc_lv<32> > grp_fu_887_p0;
    sc_signal< sc_lv<32> > grp_fu_887_p1;
    sc_signal< sc_lv<1> > exitcond_fu_1063_p2;
    sc_signal< sc_lv<6> > tmp_mid2_v_fu_1077_p1;
    sc_signal< sc_lv<10> > tmp_4_fu_1105_p2;
    sc_signal< sc_lv<7> > tmp_37_cast_fu_1124_p0;
    sc_signal< sc_lv<10> > tmp_7_fu_1130_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_1158_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_1179_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_1203_p2;
    sc_signal< sc_lv<10> > tmp_15_fu_1224_p2;
    sc_signal< sc_lv<10> > tmp_17_fu_1252_p2;
    sc_signal< sc_lv<9> > tmp_43_cast_fu_1267_p0;
    sc_signal< sc_lv<10> > tmp_19_fu_1273_p2;
    sc_signal< sc_lv<10> > tmp_21_fu_1297_p2;
    sc_signal< sc_lv<9> > tmp_45_cast_fu_1316_p0;
    sc_signal< sc_lv<10> > tmp_23_fu_1322_p2;
    sc_signal< sc_lv<11> > tmp_35_fu_1337_p3;
    sc_signal< sc_lv<10> > tmp_25_fu_1362_p2;
    sc_signal< sc_lv<10> > tmp_27_fu_1383_p2;
    sc_signal< sc_lv<10> > tmp_29_fu_1407_p2;
    sc_signal< sc_lv<9> > tmp_49_cast7_fu_1422_p1;
    sc_signal< sc_lv<10> > tmp_31_fu_1432_p2;
    sc_signal< sc_lv<10> > tmp_33_fu_1456_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state168;
    sc_signal< sc_lv<34> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<34> ap_ST_fsm_state1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage0;
    static const sc_lv<34> ap_ST_fsm_pp0_stage1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage2;
    static const sc_lv<34> ap_ST_fsm_pp0_stage3;
    static const sc_lv<34> ap_ST_fsm_pp0_stage4;
    static const sc_lv<34> ap_ST_fsm_pp0_stage5;
    static const sc_lv<34> ap_ST_fsm_pp0_stage6;
    static const sc_lv<34> ap_ST_fsm_pp0_stage7;
    static const sc_lv<34> ap_ST_fsm_pp0_stage8;
    static const sc_lv<34> ap_ST_fsm_pp0_stage9;
    static const sc_lv<34> ap_ST_fsm_pp0_stage10;
    static const sc_lv<34> ap_ST_fsm_pp0_stage11;
    static const sc_lv<34> ap_ST_fsm_pp0_stage12;
    static const sc_lv<34> ap_ST_fsm_pp0_stage13;
    static const sc_lv<34> ap_ST_fsm_pp0_stage14;
    static const sc_lv<34> ap_ST_fsm_pp0_stage15;
    static const sc_lv<34> ap_ST_fsm_pp0_stage16;
    static const sc_lv<34> ap_ST_fsm_pp0_stage17;
    static const sc_lv<34> ap_ST_fsm_pp0_stage18;
    static const sc_lv<34> ap_ST_fsm_pp0_stage19;
    static const sc_lv<34> ap_ST_fsm_pp0_stage20;
    static const sc_lv<34> ap_ST_fsm_pp0_stage21;
    static const sc_lv<34> ap_ST_fsm_pp0_stage22;
    static const sc_lv<34> ap_ST_fsm_pp0_stage23;
    static const sc_lv<34> ap_ST_fsm_pp0_stage24;
    static const sc_lv<34> ap_ST_fsm_pp0_stage25;
    static const sc_lv<34> ap_ST_fsm_pp0_stage26;
    static const sc_lv<34> ap_ST_fsm_pp0_stage27;
    static const sc_lv<34> ap_ST_fsm_pp0_stage28;
    static const sc_lv<34> ap_ST_fsm_pp0_stage29;
    static const sc_lv<34> ap_ST_fsm_pp0_stage30;
    static const sc_lv<34> ap_ST_fsm_pp0_stage31;
    static const sc_lv<34> ap_ST_fsm_state168;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<8> ap_const_lv8_A0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<9> ap_const_lv9_E0;
    static const sc_lv<9> ap_const_lv9_120;
    static const sc_lv<9> ap_const_lv9_160;
    static const sc_lv<10> ap_const_lv10_1E0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<58> ap_const_lv58_1;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<58> ap_const_lv58_2;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<58> ap_const_lv58_3;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<58> ap_const_lv58_4;
    static const sc_lv<10> ap_const_lv10_9;
    static const sc_lv<10> ap_const_lv10_A;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<58> ap_const_lv58_5;
    static const sc_lv<10> ap_const_lv10_B;
    static const sc_lv<10> ap_const_lv10_C;
    static const sc_lv<58> ap_const_lv58_6;
    static const sc_lv<10> ap_const_lv10_D;
    static const sc_lv<10> ap_const_lv10_E;
    static const sc_lv<58> ap_const_lv58_7;
    static const sc_lv<10> ap_const_lv10_F;
    static const sc_lv<32> ap_const_lv32_21;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage28();
    void thread_ap_CS_fsm_pp0_stage29();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state168();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_1057_p2();
    void thread_exitcond_fu_1063_p2();
    void thread_grp_fu_722_p0();
    void thread_grp_fu_722_p1();
    void thread_grp_fu_722_p2();
    void thread_grp_fu_782_p0();
    void thread_grp_fu_782_p1();
    void thread_grp_fu_887_p0();
    void thread_grp_fu_887_p1();
    void thread_i_phi_fu_704_p4();
    void thread_indvar_flatten_phi_fu_692_p4();
    void thread_j_mid2_fu_1069_p3();
    void thread_j_phi_fu_715_p4();
    void thread_tmp_10_fu_1163_p3();
    void thread_tmp_11_fu_1179_p2();
    void thread_tmp_12_fu_1184_p3();
    void thread_tmp_13_fu_1203_p2();
    void thread_tmp_14_fu_1208_p3();
    void thread_tmp_15_fu_1224_p2();
    void thread_tmp_16_fu_1229_p3();
    void thread_tmp_17_fu_1252_p2();
    void thread_tmp_18_fu_1257_p3();
    void thread_tmp_19_fu_1273_p2();
    void thread_tmp_20_fu_1278_p3();
    void thread_tmp_21_fu_1297_p2();
    void thread_tmp_22_fu_1302_p3();
    void thread_tmp_23_fu_1322_p2();
    void thread_tmp_24_fu_1327_p3();
    void thread_tmp_25_fu_1362_p2();
    void thread_tmp_26_fu_1367_p3();
    void thread_tmp_27_fu_1383_p2();
    void thread_tmp_28_fu_1388_p3();
    void thread_tmp_29_fu_1407_p2();
    void thread_tmp_2_cast4_cast_fu_1145_p1();
    void thread_tmp_2_cast4_fu_1239_p1();
    void thread_tmp_2_cast5_fu_1312_p1();
    void thread_tmp_2_cast6_fu_1349_p1();
    void thread_tmp_2_cast_fu_1120_p1();
    void thread_tmp_2_fu_1099_p1();
    void thread_tmp_30_fu_1412_p3();
    void thread_tmp_31_fu_1432_p2();
    void thread_tmp_32_fu_1437_p3();
    void thread_tmp_33_fu_1456_p2();
    void thread_tmp_34_fu_1461_p3();
    void thread_tmp_35_fu_1337_p3();
    void thread_tmp_36_cast_fu_1344_p1();
    void thread_tmp_37_cast_fu_1124_p0();
    void thread_tmp_37_cast_fu_1124_p1();
    void thread_tmp_37_fu_1149_p3();
    void thread_tmp_39_cast_fu_1173_p1();
    void thread_tmp_39_fu_1194_p3();
    void thread_tmp_3_fu_1093_p1();
    void thread_tmp_41_cast_fu_1218_p1();
    void thread_tmp_41_fu_1243_p3();
    void thread_tmp_43_cast_fu_1267_p0();
    void thread_tmp_43_cast_fu_1267_p1();
    void thread_tmp_43_fu_1288_p3();
    void thread_tmp_45_cast_fu_1316_p0();
    void thread_tmp_45_cast_fu_1316_p1();
    void thread_tmp_45_fu_1353_p3();
    void thread_tmp_47_cast_fu_1377_p1();
    void thread_tmp_47_fu_1398_p3();
    void thread_tmp_48_fu_1447_p3();
    void thread_tmp_49_cast7_fu_1422_p1();
    void thread_tmp_49_cast_fu_1426_p1();
    void thread_tmp_4_fu_1105_p2();
    void thread_tmp_51_cast_fu_1471_p1();
    void thread_tmp_52_cast_fu_1477_p1();
    void thread_tmp_5_fu_1110_p3();
    void thread_tmp_7_fu_1130_p2();
    void thread_tmp_8_fu_1135_p3();
    void thread_tmp_9_fu_1158_p2();
    void thread_tmp_fu_1085_p3();
    void thread_tmp_mid2_v_fu_1077_p1();
    void thread_tmp_mid2_v_fu_1077_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
