// Seed: 481171469
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1 ps / 1ps
`define pp_9 0
`timescale 1ps / 1 ps
`define pp_10 0
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  type_8(
      id_4, id_2, 1 == 1'h0 > id_2
  );
endmodule
