
---------- Begin Simulation Statistics ----------
final_tick                               160448253000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312606                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662536                       # Number of bytes of host memory used
host_op_rate                                   313220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   319.89                       # Real time elapsed on the host
host_tick_rate                              501570607                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160448                       # Number of seconds simulated
sim_ticks                                160448253000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.604483                       # CPI: cycles per instruction
system.cpu.discardedOps                        189391                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27901932                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.623254                       # IPC: instructions per cycle
system.cpu.numCycles                        160448253                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132546321                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       208376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        433801                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       603061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          820                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1207817                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            827                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485857                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735550                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103811                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101809                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51410459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51410459                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51410969                       # number of overall hits
system.cpu.dcache.overall_hits::total        51410969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       648618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         648618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       656527                       # number of overall misses
system.cpu.dcache.overall_misses::total        656527                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35380937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35380937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35380937000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35380937000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52059077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52059077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067496                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012459                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54548.188610                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54548.188610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53891.061601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53891.061601                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        92501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3331                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.769739                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       519994                       # number of writebacks
system.cpu.dcache.writebacks::total            519994                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52440                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52440                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52440                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52440                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       596178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       596178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       604083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       604083                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32559101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32559101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33342798999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33342798999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54613.053484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54613.053484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55195.724758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55195.724758                       # average overall mshr miss latency
system.cpu.dcache.replacements                 603059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40780306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40780306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       329689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        329689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14449110000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14449110000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008020                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008020                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43826.484960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43826.484960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       329467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       329467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13782848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13782848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41833.773944                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41833.773944                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10630153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10630153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       318929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       318929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20931827000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20931827000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65631.620204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65631.620204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       266711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       266711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18776253000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18776253000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70399.244876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70399.244876                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    783697999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    783697999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99139.531815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99139.531815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.588811                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            604083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.105929                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.588811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          717                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417144659                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417144659                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685836                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474924                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024839                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278003                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278003                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278003                       # number of overall hits
system.cpu.icache.overall_hits::total        10278003                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69320000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69320000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69320000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69320000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102696.296296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102696.296296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102696.296296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102696.296296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67970000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67970000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67970000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67970000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100696.296296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100696.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100696.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100696.296296                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278003                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278003                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69320000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69320000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102696.296296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102696.296296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67970000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67970000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100696.296296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100696.296296                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           548.955380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15227.671111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   548.955380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.268045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.268045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.329590                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          82230099                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         82230099                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 160448253000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               379304                       # number of demand (read+write) hits
system.l2.demand_hits::total                   379321                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              379304                       # number of overall hits
system.l2.overall_hits::total                  379321                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             224779                       # number of demand (read+write) misses
system.l2.demand_misses::total                 225437                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            224779                       # number of overall misses
system.l2.overall_misses::total                225437                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23553866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23619416000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65550000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23553866000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23619416000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           604083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               604758                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          604083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              604758                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.372100                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.372772                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.372100                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.372772                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99620.060790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104786.772786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104771.692313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99620.060790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104786.772786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104771.692313                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              139134                       # number of writebacks
system.l2.writebacks::total                    139134                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        224773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            225431                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       224773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           225431                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19057729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19110119000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19057729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19110119000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.372090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.372762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.372090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.372762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79620.060790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84786.557994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84771.477747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79620.060790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84786.557994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84771.477747                       # average overall mshr miss latency
system.l2.replacements                         209176                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       519994                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           519994                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       519994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       519994                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            122900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                122900                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          143811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              143811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15386322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15386322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        266711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            266711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.539202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.539202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106989.882554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106989.882554                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       143811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         143811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12510102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12510102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.539202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86989.882554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86989.882554                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99620.060790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99620.060790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79620.060790                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79620.060790                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        256404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            256404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        80968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           80968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8167544000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8167544000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       337372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        337372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.239996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100873.727893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100873.727893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        80962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        80962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6547627000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6547627000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.239978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80872.841580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80872.841580                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16129.036650                       # Cycle average of tags in use
system.l2.tags.total_refs                     1207728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    225560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.354354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.670999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.845779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16059.519872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19549640                       # Number of tag accesses
system.l2.tags.data_accesses                 19549640                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    139134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    224537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020391098500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              620421                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131064                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      225431                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     139134                       # Number of write requests accepted
system.mem_ctrls.readBursts                    225431                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   139134                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    236                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                225431                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               139134                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  175520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.358037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.161636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.285730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8084     98.21%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           51      0.62%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           11      0.13%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.12%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           60      0.73%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.900620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.870002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4566     55.47%     55.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.24%     56.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3386     41.14%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   15104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14427584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8904576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     89.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  160432733000                       # Total gap between requests
system.mem_ctrls.avgGap                     440066.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14370368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8902976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 262464.683862902515                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 89563879.514474987984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 55488145.452104106545                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       224773                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       139134                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18620250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7498790500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3830099611250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28298.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33361.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27528135.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14385472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14427584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8904576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8904576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       224773                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         225431                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       139134                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        139134                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       262465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     89658016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         89920480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       262465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       262465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     55498118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        55498118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     55498118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       262465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     89658016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       145418598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               225195                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              139109                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8939                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3295004500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1125975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7517410750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14631.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33381.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              137508                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              84487                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            61.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       142309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   163.836834                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.331017                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   230.621891                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       101464     71.30%     71.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17638     12.39%     83.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4958      3.48%     87.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1431      1.01%     88.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9012      6.33%     94.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          615      0.43%     94.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          471      0.33%     95.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          587      0.41%     95.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6133      4.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       142309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14412480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8902976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               89.826344                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               55.488145                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       508575060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       270314055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      803778360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     365316480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12665271840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  36097897080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31213900320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81925053195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.601092                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  80772776250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5357560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  74317916750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       507511200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       269748600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      804113940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     360832500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12665271840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36176811870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31147445760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   81931735710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.642741                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  80598920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5357560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  74491773000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81620                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       139134                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69236                       # Transaction distribution
system.membus.trans_dist::ReadExReq            143811                       # Transaction distribution
system.membus.trans_dist::ReadExResp           143811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81620                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       659232                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 659232                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23332160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23332160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            225431                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  225431    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              225431                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           990337000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1220713250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            338047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       659128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           266711                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          266711                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       337372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1350                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1811225                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1812575                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     71940928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               71984128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          209176                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8904576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           813934                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033455                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 813043     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    884      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             813934                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 160448253000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2247805000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1812254994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
