Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 03:42:40 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.819        0.000                      0                 1508        0.084        0.000                      0                 1508       48.750        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.819        0.000                      0                 1504        0.084        0.000                      0                 1504       48.750        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.394        0.000                      0                    4        0.956        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.819ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.316ns  (logic 3.778ns (14.923%)  route 21.538ns (85.077%))
  Logic Levels:           21  (LUT2=2 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.413    21.369    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.493 f  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.315    21.808    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.932 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=2, routed)           0.592    22.524    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.648 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=1, routed)           0.648    23.296    sm/D_registers_q[7][27]_i_22_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.448 r  sm/D_registers_q[7][27]_i_12/O
                         net (fo=4, routed)           1.234    24.683    sm/D_registers_q[7][27]_i_12_n_0
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.358    25.041 r  sm/D_registers_q[7][30]_i_16/O
                         net (fo=3, routed)           0.609    25.650    sm/D_registers_q[7][30]_i_16_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.328    25.978 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           1.100    27.078    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=7, routed)           0.471    27.673    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I1_O)        0.124    27.797 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          1.459    29.257    display/M_alum_out[0]
    SLICE_X51Y39         LUT4 (Prop_lut4_I2_O)        0.124    29.381 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.441    29.822    sm/override_address[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.118    29.940 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.596    30.535    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   104.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.158    
                         clock uncertainty           -0.035   105.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   104.355    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.355    
                         arrival time                         -30.535    
  -------------------------------------------------------------------
                         slack                                 73.819    

Slack (MET) :             74.035ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.303ns  (logic 3.784ns (14.955%)  route 21.519ns (85.045%))
  Logic Levels:           21  (LUT2=2 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.413    21.369    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.493 f  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.315    21.808    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.932 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=2, routed)           0.592    22.524    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.648 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=1, routed)           0.648    23.296    sm/D_registers_q[7][27]_i_22_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.448 r  sm/D_registers_q[7][27]_i_12/O
                         net (fo=4, routed)           1.234    24.683    sm/D_registers_q[7][27]_i_12_n_0
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.358    25.041 r  sm/D_registers_q[7][30]_i_16/O
                         net (fo=3, routed)           0.609    25.650    sm/D_registers_q[7][30]_i_16_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.328    25.978 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           1.100    27.078    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=7, routed)           0.471    27.673    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I1_O)        0.124    27.797 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          1.459    29.257    display/M_alum_out[0]
    SLICE_X51Y39         LUT4 (Prop_lut4_I2_O)        0.124    29.381 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.441    29.822    sm/override_address[0]
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124    29.946 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576    30.522    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   104.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.158    
                         clock uncertainty           -0.035   105.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.557    
                         arrival time                         -30.522    
  -------------------------------------------------------------------
                         slack                                 74.035    

Slack (MET) :             74.384ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.574ns  (logic 3.784ns (14.796%)  route 21.790ns (85.204%))
  Logic Levels:           21  (LUT2=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.413    21.369    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.493 f  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.315    21.808    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.932 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=2, routed)           0.592    22.524    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.648 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=1, routed)           0.648    23.296    sm/D_registers_q[7][27]_i_22_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.448 r  sm/D_registers_q[7][27]_i_12/O
                         net (fo=4, routed)           1.234    24.683    sm/D_registers_q[7][27]_i_12_n_0
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.358    25.041 r  sm/D_registers_q[7][30]_i_16/O
                         net (fo=3, routed)           0.609    25.650    sm/D_registers_q[7][30]_i_16_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.328    25.978 r  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           1.100    27.078    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.202 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=7, routed)           0.816    28.018    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124    28.142 r  sm/D_states_q[2]_i_10/O
                         net (fo=1, routed)           1.145    29.287    sm/D_states_q[2]_i_10_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.124    29.411 r  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           1.258    30.670    sm/D_states_q[2]_i_2_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.794 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.794    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X58Y45         FDSE (Setup_fdse_C_D)        0.031   105.178    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                         -30.794    
  -------------------------------------------------------------------
                         slack                                 74.384    

Slack (MET) :             74.385ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.571ns  (logic 3.784ns (14.798%)  route 21.787ns (85.202%))
  Logic Levels:           21  (LUT2=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.413    21.369    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.493 f  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.315    21.808    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.932 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=2, routed)           0.592    22.524    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.648 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=1, routed)           0.648    23.296    sm/D_registers_q[7][27]_i_22_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.448 r  sm/D_registers_q[7][27]_i_12/O
                         net (fo=4, routed)           1.234    24.683    sm/D_registers_q[7][27]_i_12_n_0
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.358    25.041 r  sm/D_registers_q[7][30]_i_16/O
                         net (fo=3, routed)           0.609    25.650    sm/D_registers_q[7][30]_i_16_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.328    25.978 r  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           1.100    27.078    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.202 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=7, routed)           0.816    28.018    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124    28.142 r  sm/D_states_q[2]_i_10/O
                         net (fo=1, routed)           1.145    29.287    sm/D_states_q[2]_i_10_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.124    29.411 r  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           1.255    30.667    sm/D_states_q[2]_i_2_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.791 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    30.791    sm/D_states_d__0[2]
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X58Y45         FDSE (Setup_fdse_C_D)        0.029   105.176    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.176    
                         arrival time                         -30.791    
  -------------------------------------------------------------------
                         slack                                 74.385    

Slack (MET) :             74.447ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.401ns  (logic 3.784ns (14.897%)  route 21.617ns (85.103%))
  Logic Levels:           21  (LUT2=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.413    21.369    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.493 f  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.315    21.808    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.932 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=2, routed)           0.592    22.524    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.648 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=1, routed)           0.648    23.296    sm/D_registers_q[7][27]_i_22_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.448 r  sm/D_registers_q[7][27]_i_12/O
                         net (fo=4, routed)           1.234    24.683    sm/D_registers_q[7][27]_i_12_n_0
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.358    25.041 r  sm/D_registers_q[7][30]_i_16/O
                         net (fo=3, routed)           0.609    25.650    sm/D_registers_q[7][30]_i_16_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.328    25.978 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           1.100    27.078    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=7, routed)           1.097    28.299    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I3_O)        0.124    28.423 r  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.719    29.142    sm/D_states_q[0]_i_15_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I3_O)        0.124    29.266 r  sm/D_states_q[0]_i_5/O
                         net (fo=3, routed)           0.662    29.928    sm/D_states_q[0]_i_5_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I3_O)        0.124    30.052 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.569    30.620    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X58Y48         FDSE (Setup_fdse_C_D)       -0.081   105.067    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        105.067    
                         arrival time                         -30.620    
  -------------------------------------------------------------------
                         slack                                 74.447    

Slack (MET) :             74.589ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.309ns  (logic 3.784ns (14.951%)  route 21.525ns (85.049%))
  Logic Levels:           21  (LUT2=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.413    21.369    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.493 f  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.315    21.808    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.932 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=2, routed)           0.592    22.524    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.648 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=1, routed)           0.648    23.296    sm/D_registers_q[7][27]_i_22_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.448 r  sm/D_registers_q[7][27]_i_12/O
                         net (fo=4, routed)           1.234    24.683    sm/D_registers_q[7][27]_i_12_n_0
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.358    25.041 r  sm/D_registers_q[7][30]_i_16/O
                         net (fo=3, routed)           0.609    25.650    sm/D_registers_q[7][30]_i_16_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.328    25.978 r  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           1.100    27.078    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.202 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=7, routed)           0.806    28.008    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124    28.132 r  sm/D_states_q[1]_i_30/O
                         net (fo=2, routed)           0.566    28.698    sm/D_states_q[1]_i_30_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124    28.822 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           1.203    30.025    sm/D_states_q[1]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I4_O)        0.124    30.149 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379    30.528    sm/D_states_d__0[1]
    SLICE_X60Y48         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X60Y48         FDRE (Setup_fdre_C_D)       -0.031   105.117    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.117    
                         arrival time                         -30.528    
  -------------------------------------------------------------------
                         slack                                 74.589    

Slack (MET) :             74.716ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.165ns  (logic 3.784ns (15.037%)  route 21.381ns (84.963%))
  Logic Levels:           21  (LUT2=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.413    21.369    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.493 f  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.315    21.808    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.932 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=2, routed)           0.592    22.524    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.648 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=1, routed)           0.648    23.296    sm/D_registers_q[7][27]_i_22_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.448 r  sm/D_registers_q[7][27]_i_12/O
                         net (fo=4, routed)           1.234    24.683    sm/D_registers_q[7][27]_i_12_n_0
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.358    25.041 r  sm/D_registers_q[7][30]_i_16/O
                         net (fo=3, routed)           0.609    25.650    sm/D_registers_q[7][30]_i_16_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.328    25.978 f  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           1.100    27.078    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=7, routed)           1.097    28.299    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I3_O)        0.124    28.423 r  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.719    29.142    sm/D_states_q[0]_i_15_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I3_O)        0.124    29.266 r  sm/D_states_q[0]_i_5/O
                         net (fo=3, routed)           0.657    29.923    sm/D_states_q[0]_i_5_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I3_O)        0.124    30.047 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.338    30.385    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X58Y48         FDSE (Setup_fdse_C_D)       -0.047   105.101    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -30.385    
  -------------------------------------------------------------------
                         slack                                 74.716    

Slack (MET) :             74.742ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.216ns  (logic 3.784ns (15.006%)  route 21.432ns (84.994%))
  Logic Levels:           21  (LUT2=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.413    21.369    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.493 f  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.315    21.808    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.932 r  sm/D_registers_q[7][27]_i_24/O
                         net (fo=2, routed)           0.592    22.524    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.648 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=1, routed)           0.648    23.296    sm/D_registers_q[7][27]_i_22_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.448 r  sm/D_registers_q[7][27]_i_12/O
                         net (fo=4, routed)           1.234    24.683    sm/D_registers_q[7][27]_i_12_n_0
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.358    25.041 r  sm/D_registers_q[7][30]_i_16/O
                         net (fo=3, routed)           0.609    25.650    sm/D_registers_q[7][30]_i_16_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.328    25.978 r  sm/D_registers_q[7][30]_i_6/O
                         net (fo=2, routed)           1.100    27.078    sm/D_registers_q[7][30]_i_6_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.202 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=7, routed)           0.816    28.018    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124    28.142 r  sm/D_states_q[2]_i_10/O
                         net (fo=1, routed)           1.145    29.287    sm/D_states_q[2]_i_10_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.124    29.411 r  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.900    30.312    sm/D_states_q[2]_i_2_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.436 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    30.436    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X58Y45         FDSE (Setup_fdse_C_D)        0.031   105.178    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                         -30.436    
  -------------------------------------------------------------------
                         slack                                 74.742    

Slack (MET) :             74.803ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.993ns  (logic 3.618ns (14.476%)  route 21.375ns (85.524%))
  Logic Levels:           20  (LUT2=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.368    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.492 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.455    21.947    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    22.071 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.593    22.665    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.150    22.815 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.577    23.391    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I0_O)        0.318    23.709 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.364    24.074    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I2_O)        0.328    24.402 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.669    25.071    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I3_O)        0.124    25.195 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.641    25.836    sm/M_alum_out[25]
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    25.960 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           1.405    27.366    sm/D_states_q[7]_i_17_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    27.490 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.214    28.704    sm/accel_edge/D_states_q_reg[0]_rep__0_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    28.828 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=13, routed)          1.384    30.212    sm/accel_edge_n_0
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.516   104.921    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.298   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X64Y38         FDSE (Setup_fdse_C_CE)      -0.169   105.015    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        105.015    
                         arrival time                         -30.212    
  -------------------------------------------------------------------
                         slack                                 74.803    

Slack (MET) :             74.803ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.993ns  (logic 3.618ns (14.476%)  route 21.375ns (85.524%))
  Logic Levels:           20  (LUT2=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 f  sm/D_states_q_reg[7]_rep/Q
                         net (fo=104, routed)         2.691     8.428    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.546 f  sm/D_states_q[5]_i_17/O
                         net (fo=24, routed)          1.733    10.278    sm/D_states_q[5]_i_17_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.604 r  sm/D_rgb_data_0_q[2]_i_15/O
                         net (fo=3, routed)           1.212    11.817    sm/D_rgb_data_0_q[2]_i_15_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  sm/D_registers_q[7][28]_i_10/O
                         net (fo=32, routed)          2.391    14.332    sm/M_sm_bsel[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.456 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.477    16.933    sm/D_states_q_reg[7]_0[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.057 f  sm/D_registers_q[7][14]_i_33/O
                         net (fo=1, routed)           0.919    17.976    sm/D_registers_q[7][14]_i_33_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    18.100 f  sm/D_registers_q[7][14]_i_30/O
                         net (fo=1, routed)           0.284    18.384    sm/D_registers_q[7][14]_i_30_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.508 r  sm/D_registers_q[7][14]_i_28/O
                         net (fo=2, routed)           0.793    19.301    sm/D_registers_q[7][14]_i_28_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.425 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.425    19.850    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.439    20.414    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124    20.538 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.294    20.832    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.956 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.368    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124    21.492 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.455    21.947    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    22.071 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.593    22.665    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.150    22.815 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.577    23.391    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I0_O)        0.318    23.709 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.364    24.074    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I2_O)        0.328    24.402 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.669    25.071    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I3_O)        0.124    25.195 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.641    25.836    sm/M_alum_out[25]
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    25.960 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           1.405    27.366    sm/D_states_q[7]_i_17_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    27.490 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.214    28.704    sm/accel_edge/D_states_q_reg[0]_rep__0_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    28.828 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=13, routed)          1.384    30.212    sm/accel_edge_n_0
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.516   104.921    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.298   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X64Y38         FDSE (Setup_fdse_C_CE)      -0.169   105.015    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.015    
                         arrival time                         -30.212    
  -------------------------------------------------------------------
                         slack                                 74.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.712%)  route 0.265ns (65.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.265     1.943    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.859    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.712%)  route 0.265ns (65.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.265     1.943    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.859    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.712%)  route 0.265ns (65.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.265     1.943    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.859    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.712%)  route 0.265ns (65.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.265     1.943    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.859    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.862%)  route 0.269ns (62.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    sr1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.973    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.867     2.057    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.866    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.862%)  route 0.269ns (62.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    sr1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.973    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.867     2.057    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.866    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.862%)  route 0.269ns (62.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    sr1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.973    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.867     2.057    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.866    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.862%)  route 0.269ns (62.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    sr1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.973    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.867     2.057    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.866    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sr1/D_raddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_waddr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    sr1/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sr1/D_raddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sr1/D_raddr_q_reg[0]/Q
                         net (fo=5, routed)           0.121     1.802    sr1/D_raddr_q[0]
    SLICE_X64Y49         LUT5 (Prop_lut5_I4_O)        0.048     1.850 r  sr1/D_waddr_q[1]_i_2__1/O
                         net (fo=1, routed)           0.000     1.850    sr1/D_waddr_q[1]_i_2__1_n_0
    SLICE_X64Y49         FDRE                                         r  sr1/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.867     2.057    sr1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.131     1.684    sr1/D_waddr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.148ns (33.421%)  route 0.295ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    sr1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.983    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.867     2.057    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y48         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y48         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.812    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y49   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y52   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y50   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y52   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y51   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y59   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y48   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.394ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.642ns (10.669%)  route 5.376ns (89.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 r  sm/D_states_q_reg[7]/Q
                         net (fo=106, routed)         4.712    10.449    sm/D_states_q[7]
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.573 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.664    11.237    fifo_reset_cond/AS[0]
    SLICE_X56Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444   104.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X56Y52         FDPE (Recov_fdpe_C_PRE)     -0.361   104.631    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.631    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                 93.394    

Slack (MET) :             93.394ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.642ns (10.669%)  route 5.376ns (89.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 r  sm/D_states_q_reg[7]/Q
                         net (fo=106, routed)         4.712    10.449    sm/D_states_q[7]
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.573 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.664    11.237    fifo_reset_cond/AS[0]
    SLICE_X56Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444   104.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X56Y52         FDPE (Recov_fdpe_C_PRE)     -0.361   104.631    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.631    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                 93.394    

Slack (MET) :             93.394ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.642ns (10.669%)  route 5.376ns (89.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 r  sm/D_states_q_reg[7]/Q
                         net (fo=106, routed)         4.712    10.449    sm/D_states_q[7]
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.573 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.664    11.237    fifo_reset_cond/AS[0]
    SLICE_X56Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444   104.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X56Y52         FDPE (Recov_fdpe_C_PRE)     -0.361   104.631    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.631    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                 93.394    

Slack (MET) :             93.394ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.642ns (10.669%)  route 5.376ns (89.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.635     5.219    sm/clk_IBUF_BUFG
    SLICE_X64Y38         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDSE (Prop_fdse_C_Q)         0.518     5.737 r  sm/D_states_q_reg[7]/Q
                         net (fo=106, routed)         4.712    10.449    sm/D_states_q[7]
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.573 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.664    11.237    fifo_reset_cond/AS[0]
    SLICE_X56Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444   104.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X56Y52         FDPE (Recov_fdpe_C_PRE)     -0.361   104.631    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.631    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                 93.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.566%)  route 0.917ns (81.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 f  sm/D_states_q_reg[1]/Q
                         net (fo=181, routed)         0.675     2.377    sm/D_states_q[1]
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.422 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     2.664    fifo_reset_cond/AS[0]
    SLICE_X56Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     2.025    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.709    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.566%)  route 0.917ns (81.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 f  sm/D_states_q_reg[1]/Q
                         net (fo=181, routed)         0.675     2.377    sm/D_states_q[1]
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.422 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     2.664    fifo_reset_cond/AS[0]
    SLICE_X56Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     2.025    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.709    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.566%)  route 0.917ns (81.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 f  sm/D_states_q_reg[1]/Q
                         net (fo=181, routed)         0.675     2.377    sm/D_states_q[1]
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.422 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     2.664    fifo_reset_cond/AS[0]
    SLICE_X56Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     2.025    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.709    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.566%)  route 0.917ns (81.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 f  sm/D_states_q_reg[1]/Q
                         net (fo=181, routed)         0.675     2.377    sm/D_states_q[1]
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.422 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.242     2.664    fifo_reset_cond/AS[0]
    SLICE_X56Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     2.025    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.709    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.956    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.672ns  (logic 12.632ns (35.413%)  route 23.040ns (64.587%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.978     7.649    L_reg/M_sm_pbc[3]
    SLICE_X47Y49         LUT5 (Prop_lut5_I2_O)        0.154     7.803 r  L_reg/L_2049f3df_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.903     8.706    L_reg/L_2049f3df_remainder0_carry_i_27__0_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.327     9.033 f  L_reg/L_2049f3df_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.717     9.749    L_reg/L_2049f3df_remainder0_carry_i_13__0_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.150     9.899 f  L_reg/L_2049f3df_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.974    10.874    L_reg/L_2049f3df_remainder0_carry_i_19__0_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.354    11.228 r  L_reg/L_2049f3df_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.996    12.224    L_reg/L_2049f3df_remainder0_carry_i_10__0_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.550 r  L_reg/L_2049f3df_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.100 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.100    bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.322 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    14.305    L_reg/L_2049f3df_remainder0_1[4]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.327    14.632 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.994    15.626    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.332    15.958 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    16.391    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I3_O)        0.150    16.541 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.833    17.374    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.352    17.726 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.744    18.470    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.374    18.844 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.184    20.028    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.326    20.354 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.825    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.332 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.332    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.446 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.446    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.759 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.674    22.433    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.739 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.957    23.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.820 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.856    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y42         LUT2 (Prop_lut2_I0_O)        0.149    25.005 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.987    25.991    L_reg/i__carry_i_13__1_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I1_O)        0.360    26.351 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.657    27.009    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.326    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.150    28.079 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.802    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.326    29.128 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.128    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.661 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.661    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.778 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.778    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.093 f  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    31.093    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.307    31.400 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.676 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    32.504    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.628 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.816    33.445    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    33.569 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.310    34.879    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.154    35.033 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.094    37.127    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.824 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.824    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.635ns  (logic 12.687ns (35.602%)  route 22.948ns (64.398%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.978     7.649    L_reg/M_sm_pbc[3]
    SLICE_X47Y49         LUT5 (Prop_lut5_I2_O)        0.154     7.803 r  L_reg/L_2049f3df_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.903     8.706    L_reg/L_2049f3df_remainder0_carry_i_27__0_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.327     9.033 f  L_reg/L_2049f3df_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.717     9.749    L_reg/L_2049f3df_remainder0_carry_i_13__0_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.150     9.899 f  L_reg/L_2049f3df_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.974    10.874    L_reg/L_2049f3df_remainder0_carry_i_19__0_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.354    11.228 r  L_reg/L_2049f3df_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.996    12.224    L_reg/L_2049f3df_remainder0_carry_i_10__0_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.550 r  L_reg/L_2049f3df_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.100 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.100    bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.322 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    14.305    L_reg/L_2049f3df_remainder0_1[4]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.327    14.632 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.994    15.626    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.332    15.958 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    16.391    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I3_O)        0.150    16.541 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.833    17.374    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.352    17.726 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.744    18.470    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.374    18.844 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.184    20.028    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.326    20.354 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.825    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.332 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.332    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.446 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.446    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.759 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.674    22.433    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.739 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.957    23.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.820 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.856    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y42         LUT2 (Prop_lut2_I0_O)        0.149    25.005 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.987    25.991    L_reg/i__carry_i_13__1_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I1_O)        0.360    26.351 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.657    27.009    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.326    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.150    28.079 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.802    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.326    29.128 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.128    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.661 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.661    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.778 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.778    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.093 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    31.093    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.307    31.400 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    32.504    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.628 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.816    33.445    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    33.569 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.346    34.914    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.152    35.066 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.967    37.033    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.787 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.787    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.467ns  (logic 12.640ns (35.638%)  route 22.827ns (64.362%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.978     7.649    L_reg/M_sm_pbc[3]
    SLICE_X47Y49         LUT5 (Prop_lut5_I2_O)        0.154     7.803 r  L_reg/L_2049f3df_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.903     8.706    L_reg/L_2049f3df_remainder0_carry_i_27__0_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.327     9.033 f  L_reg/L_2049f3df_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.717     9.749    L_reg/L_2049f3df_remainder0_carry_i_13__0_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.150     9.899 f  L_reg/L_2049f3df_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.974    10.874    L_reg/L_2049f3df_remainder0_carry_i_19__0_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.354    11.228 r  L_reg/L_2049f3df_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.996    12.224    L_reg/L_2049f3df_remainder0_carry_i_10__0_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.550 r  L_reg/L_2049f3df_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.100 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.100    bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.322 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    14.305    L_reg/L_2049f3df_remainder0_1[4]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.327    14.632 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.994    15.626    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.332    15.958 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    16.391    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I3_O)        0.150    16.541 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.833    17.374    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.352    17.726 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.744    18.470    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.374    18.844 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.184    20.028    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.326    20.354 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.825    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.332 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.332    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.446 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.446    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.759 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.674    22.433    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.739 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.957    23.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.820 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.856    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y42         LUT2 (Prop_lut2_I0_O)        0.149    25.005 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.987    25.991    L_reg/i__carry_i_13__1_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I1_O)        0.360    26.351 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.657    27.009    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.326    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.150    28.079 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.802    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.326    29.128 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.128    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.661 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.661    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.778 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.778    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.093 f  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    31.093    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.307    31.400 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.676 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    32.504    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.628 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.816    33.445    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    33.569 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.354    34.922    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.150    35.072 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.838    36.910    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.619 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.619    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.462ns  (logic 12.419ns (35.020%)  route 23.043ns (64.980%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.978     7.649    L_reg/M_sm_pbc[3]
    SLICE_X47Y49         LUT5 (Prop_lut5_I2_O)        0.154     7.803 r  L_reg/L_2049f3df_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.903     8.706    L_reg/L_2049f3df_remainder0_carry_i_27__0_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.327     9.033 f  L_reg/L_2049f3df_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.717     9.749    L_reg/L_2049f3df_remainder0_carry_i_13__0_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.150     9.899 f  L_reg/L_2049f3df_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.974    10.874    L_reg/L_2049f3df_remainder0_carry_i_19__0_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.354    11.228 r  L_reg/L_2049f3df_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.996    12.224    L_reg/L_2049f3df_remainder0_carry_i_10__0_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.550 r  L_reg/L_2049f3df_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.100 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.100    bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.322 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    14.305    L_reg/L_2049f3df_remainder0_1[4]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.327    14.632 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.994    15.626    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.332    15.958 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    16.391    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I3_O)        0.150    16.541 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.833    17.374    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.352    17.726 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.744    18.470    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.374    18.844 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.184    20.028    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.326    20.354 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.825    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.332 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.332    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.446 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.446    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.759 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.674    22.433    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.739 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.957    23.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.820 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.856    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y42         LUT2 (Prop_lut2_I0_O)        0.149    25.005 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.987    25.991    L_reg/i__carry_i_13__1_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I1_O)        0.360    26.351 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.657    27.009    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.326    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.150    28.079 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.802    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.326    29.128 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.128    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.661 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.661    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.778 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.778    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.093 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    31.093    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.307    31.400 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    32.504    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.628 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.816    33.445    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    33.569 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.346    34.914    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.124    35.038 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.062    37.101    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.615 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.615    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.447ns  (logic 11.515ns (32.485%)  route 23.932ns (67.515%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.185     6.793    L_reg/M_sm_pac[8]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.152     6.945 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.803     7.748    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.326     8.074 f  L_reg/L_2049f3df_remainder0_carry_i_16/O
                         net (fo=3, routed)           1.160     9.234    L_reg/L_2049f3df_remainder0_carry_i_16_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.152     9.386 f  L_reg/L_2049f3df_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.054    L_reg/L_2049f3df_remainder0_carry_i_19_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.360    10.414 r  L_reg/L_2049f3df_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.004    11.418    L_reg/L_2049f3df_remainder0_carry_i_10_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.744 r  L_reg/L_2049f3df_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.744    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.277 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.277    aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.600 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.908    13.508    L_reg/L_2049f3df_remainder0[5]
    SLICE_X33Y49         LUT3 (Prop_lut3_I2_O)        0.306    13.814 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.129    14.943    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.067 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.803    15.870    L_reg/i__carry__1_i_15_n_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.150    16.020 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.193    17.212    L_reg/i__carry__1_i_9_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.328    17.540 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.667    18.207    L_reg/i__carry_i_19_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.148    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.863    19.218    L_reg/i__carry_i_11_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.328    19.546 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.338    19.884    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.391 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.391    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.506    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.745 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.123    21.868    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2[2]
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.170 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.603    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.727 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.064    23.791    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.915 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.804    24.719    L_reg/i__carry_i_13_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I1_O)        0.124    24.843 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.824    25.667    L_reg/i__carry_i_18_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.832    26.622    L_reg/i__carry_i_13_n_0
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.150    26.772 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.632    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.348    27.980 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.980    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.530 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.530    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.644    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.957 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.615    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.921 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    30.571    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.695 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.848    31.543    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124    31.667 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.621    32.288    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124    32.412 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.026    33.438    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124    33.562 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.469    37.031    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.599 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.599    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.323ns  (logic 12.449ns (35.242%)  route 22.874ns (64.758%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.978     7.649    L_reg/M_sm_pbc[3]
    SLICE_X47Y49         LUT5 (Prop_lut5_I2_O)        0.154     7.803 r  L_reg/L_2049f3df_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.903     8.706    L_reg/L_2049f3df_remainder0_carry_i_27__0_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.327     9.033 f  L_reg/L_2049f3df_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.717     9.749    L_reg/L_2049f3df_remainder0_carry_i_13__0_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.150     9.899 f  L_reg/L_2049f3df_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.974    10.874    L_reg/L_2049f3df_remainder0_carry_i_19__0_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.354    11.228 r  L_reg/L_2049f3df_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.996    12.224    L_reg/L_2049f3df_remainder0_carry_i_10__0_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.550 r  L_reg/L_2049f3df_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.100 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.100    bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.322 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    14.305    L_reg/L_2049f3df_remainder0_1[4]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.327    14.632 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.994    15.626    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.332    15.958 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    16.391    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I3_O)        0.150    16.541 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.833    17.374    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.352    17.726 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.744    18.470    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.374    18.844 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.184    20.028    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.326    20.354 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.825    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.332 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.332    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.446 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.446    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.759 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.674    22.433    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.739 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.957    23.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.820 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.856    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y42         LUT2 (Prop_lut2_I0_O)        0.149    25.005 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.987    25.991    L_reg/i__carry_i_13__1_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I1_O)        0.360    26.351 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.657    27.009    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.326    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.150    28.079 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.802    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.326    29.128 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.128    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.661 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.661    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.778 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.778    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.093 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    31.093    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.307    31.400 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    32.504    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.628 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.816    33.445    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    33.569 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.354    34.922    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.124    35.046 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.886    36.932    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.475 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.475    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.284ns  (logic 12.450ns (35.285%)  route 22.834ns (64.715%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.978     7.649    L_reg/M_sm_pbc[3]
    SLICE_X47Y49         LUT5 (Prop_lut5_I2_O)        0.154     7.803 r  L_reg/L_2049f3df_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.903     8.706    L_reg/L_2049f3df_remainder0_carry_i_27__0_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.327     9.033 f  L_reg/L_2049f3df_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.717     9.749    L_reg/L_2049f3df_remainder0_carry_i_13__0_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.150     9.899 f  L_reg/L_2049f3df_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.974    10.874    L_reg/L_2049f3df_remainder0_carry_i_19__0_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.354    11.228 r  L_reg/L_2049f3df_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.996    12.224    L_reg/L_2049f3df_remainder0_carry_i_10__0_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.550 r  L_reg/L_2049f3df_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.100 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.100    bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.322 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    14.305    L_reg/L_2049f3df_remainder0_1[4]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.327    14.632 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.994    15.626    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.332    15.958 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    16.391    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I3_O)        0.150    16.541 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.833    17.374    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.352    17.726 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.744    18.470    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.374    18.844 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.184    20.028    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.326    20.354 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.825    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.332 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.332    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.446 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.446    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.759 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.674    22.433    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.739 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.957    23.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.820 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.856    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y42         LUT2 (Prop_lut2_I0_O)        0.149    25.005 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.987    25.991    L_reg/i__carry_i_13__1_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I1_O)        0.360    26.351 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.657    27.009    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.326    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.150    28.079 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.802    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.326    29.128 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.128    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.661 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.661    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.778 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.778    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.093 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    31.093    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.307    31.400 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    32.504    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.628 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.816    33.445    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    33.569 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.310    34.879    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.124    35.003 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.889    36.892    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.437 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.437    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.101ns  (logic 11.753ns (33.483%)  route 23.348ns (66.517%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.185     6.793    L_reg/M_sm_pac[8]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.152     6.945 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.803     7.748    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.326     8.074 f  L_reg/L_2049f3df_remainder0_carry_i_16/O
                         net (fo=3, routed)           1.160     9.234    L_reg/L_2049f3df_remainder0_carry_i_16_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.152     9.386 f  L_reg/L_2049f3df_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.054    L_reg/L_2049f3df_remainder0_carry_i_19_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.360    10.414 r  L_reg/L_2049f3df_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.004    11.418    L_reg/L_2049f3df_remainder0_carry_i_10_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.744 r  L_reg/L_2049f3df_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.744    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.277 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.277    aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.600 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.908    13.508    L_reg/L_2049f3df_remainder0[5]
    SLICE_X33Y49         LUT3 (Prop_lut3_I2_O)        0.306    13.814 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.129    14.943    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.067 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.803    15.870    L_reg/i__carry__1_i_15_n_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.150    16.020 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.193    17.212    L_reg/i__carry__1_i_9_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.328    17.540 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.667    18.207    L_reg/i__carry_i_19_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.148    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.863    19.218    L_reg/i__carry_i_11_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.328    19.546 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.338    19.884    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.391 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.391    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.506    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.745 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.123    21.868    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2[2]
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.170 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.603    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.727 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.064    23.791    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.915 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.804    24.719    L_reg/i__carry_i_13_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I1_O)        0.124    24.843 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.824    25.667    L_reg/i__carry_i_18_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.832    26.622    L_reg/i__carry_i_13_n_0
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.150    26.772 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.632    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.348    27.980 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.980    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.530 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.530    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.644    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.957 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.615    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.921 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    30.571    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.695 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.848    31.543    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124    31.667 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.621    32.288    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124    32.412 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.026    33.438    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.152    33.590 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.884    36.475    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.252 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.252    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.906ns  (logic 11.520ns (33.004%)  route 23.385ns (66.996%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.185     6.793    L_reg/M_sm_pac[8]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.152     6.945 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.803     7.748    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.326     8.074 f  L_reg/L_2049f3df_remainder0_carry_i_16/O
                         net (fo=3, routed)           1.160     9.234    L_reg/L_2049f3df_remainder0_carry_i_16_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.152     9.386 f  L_reg/L_2049f3df_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.054    L_reg/L_2049f3df_remainder0_carry_i_19_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.360    10.414 r  L_reg/L_2049f3df_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.004    11.418    L_reg/L_2049f3df_remainder0_carry_i_10_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.744 r  L_reg/L_2049f3df_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.744    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.277 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.277    aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.600 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.908    13.508    L_reg/L_2049f3df_remainder0[5]
    SLICE_X33Y49         LUT3 (Prop_lut3_I2_O)        0.306    13.814 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.129    14.943    L_reg/i__carry__0_i_18_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.067 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.803    15.870    L_reg/i__carry__1_i_15_n_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I3_O)        0.150    16.020 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.193    17.212    L_reg/i__carry__1_i_9_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.328    17.540 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.667    18.207    L_reg/i__carry_i_19_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.148    18.355 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.863    19.218    L_reg/i__carry_i_11_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.328    19.546 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.338    19.884    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.391 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.391    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.506    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.745 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.123    21.868    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2[2]
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.170 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.603    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.727 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.064    23.791    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.915 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.804    24.719    L_reg/i__carry_i_13_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I1_O)        0.124    24.843 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.824    25.667    L_reg/i__carry_i_18_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.832    26.622    L_reg/i__carry_i_13_n_0
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.150    26.772 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.632    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X31Y46         LUT5 (Prop_lut5_I0_O)        0.348    27.980 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.980    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.530 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.530    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.644    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.957 f  aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.615    aseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.306    29.921 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    30.571    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.695 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.848    31.543    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124    31.667 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.621    32.288    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124    32.412 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.631    33.044    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.124    33.168 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.316    36.484    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.057 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.057    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.857ns  (logic 12.415ns (35.617%)  route 22.442ns (64.383%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.978     7.649    L_reg/M_sm_pbc[3]
    SLICE_X47Y49         LUT5 (Prop_lut5_I2_O)        0.154     7.803 r  L_reg/L_2049f3df_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.903     8.706    L_reg/L_2049f3df_remainder0_carry_i_27__0_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.327     9.033 f  L_reg/L_2049f3df_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.717     9.749    L_reg/L_2049f3df_remainder0_carry_i_13__0_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.150     9.899 f  L_reg/L_2049f3df_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.974    10.874    L_reg/L_2049f3df_remainder0_carry_i_19__0_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.354    11.228 r  L_reg/L_2049f3df_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.996    12.224    L_reg/L_2049f3df_remainder0_carry_i_10__0_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326    12.550 r  L_reg/L_2049f3df_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.100 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.100    bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.322 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.983    14.305    L_reg/L_2049f3df_remainder0_1[4]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.327    14.632 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.994    15.626    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.332    15.958 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    16.391    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I3_O)        0.150    16.541 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.833    17.374    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.352    17.726 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.744    18.470    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.374    18.844 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.184    20.028    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.326    20.354 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471    20.825    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.332 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.332    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.446 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.446    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.759 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.674    22.433    L_reg/L_2049f3df_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.739 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.957    23.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.820 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.036    24.856    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y42         LUT2 (Prop_lut2_I0_O)        0.149    25.005 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.987    25.991    L_reg/i__carry_i_13__1_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I1_O)        0.360    26.351 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.657    27.009    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.326    27.335 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.150    28.079 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.802    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.326    29.128 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.128    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.661 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.661    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.778 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.778    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.093 r  bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    31.093    bseg_driver/decimal_renderer/L_2049f3df_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.307    31.400 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.332    32.008    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.856    32.987    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    33.111 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.245    34.356    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.124    34.480 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.020    36.500    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.009 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.009    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1739643482[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.412ns (75.135%)  route 0.467ns (24.865%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.588     1.532    forLoop_idx_0_1739643482[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  forLoop_idx_0_1739643482[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_1739643482[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.113     1.786    forLoop_idx_0_1739643482[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  forLoop_idx_0_1739643482[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=27, routed)          0.354     2.185    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.411 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.411    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1739643482[3].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.432ns (75.984%)  route 0.453ns (24.016%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.535    forLoop_idx_0_1739643482[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1739643482[3].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_1739643482[3].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.113     1.812    forLoop_idx_0_1739643482[3].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X59Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  forLoop_idx_0_1739643482[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=30, routed)          0.340     2.196    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.420 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.420    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_855700641[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.415ns (74.566%)  route 0.483ns (25.434%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.536    forLoop_idx_0_855700641[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_855700641[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_855700641[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.065     1.742    forLoop_idx_0_855700641[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  forLoop_idx_0_855700641[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.418     2.205    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.434 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.434    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1739643482[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.408ns (73.083%)  route 0.519ns (26.917%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.593     1.537    forLoop_idx_0_1739643482[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1739643482[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1739643482[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.109     1.787    forLoop_idx_0_1739643482[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X63Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.832 r  forLoop_idx_0_1739643482[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=28, routed)          0.410     2.241    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.464 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.464    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_855700641[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.444ns (72.135%)  route 0.558ns (27.865%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.590     1.534    forLoop_idx_0_855700641[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_855700641[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_855700641[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.117     1.815    forLoop_idx_0_855700641[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X63Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.860 r  forLoop_idx_0_855700641[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.441     2.300    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.535 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.535    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1739643482[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.413ns (70.280%)  route 0.597ns (29.720%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.590     1.534    forLoop_idx_0_1739643482[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_1739643482[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1739643482[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.163     1.838    forLoop_idx_0_1739643482[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  forLoop_idx_0_1739643482[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=28, routed)          0.434     2.317    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.544 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.544    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.373ns (65.205%)  route 0.732ns (34.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.732     2.404    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.613 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.613    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.418ns (65.812%)  route 0.737ns (34.188%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.536    gameclk/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.156     1.833    gamecounter/D_last_q
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  gamecounter/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.458    io_led_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.691 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.691    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.461ns (65.711%)  route 0.762ns (34.289%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.065     1.743    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.788 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=15, routed)          0.302     2.090    cond_butt_next_play/sel
    SLICE_X62Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.135 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.395     2.530    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.760 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.760    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.383ns (60.694%)  route 0.896ns (39.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.896     2.543    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.785 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1739643482[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.210ns  (logic 1.502ns (28.832%)  route 3.708ns (71.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.708     5.210    forLoop_idx_0_1739643482[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_1739643482[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.505     4.909    forLoop_idx_0_1739643482[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_1739643482[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.899ns  (logic 1.500ns (30.619%)  route 3.399ns (69.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.399     4.899    forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y62         FDRE                                         r  forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.504     4.908    forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 1.490ns (30.804%)  route 3.346ns (69.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.346     4.836    forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/D[0]
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.508     4.912    forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.488ns (31.531%)  route 3.230ns (68.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.230     4.718    forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.507     4.911    forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.408ns  (logic 1.496ns (33.926%)  route 2.913ns (66.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.913     4.408    reset_cond/AS[0]
    SLICE_X55Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.496ns (41.153%)  route 2.139ns (58.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.139     3.634    reset_cond/AS[0]
    SLICE_X61Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.496ns (41.153%)  route 2.139ns (58.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.139     3.634    reset_cond/AS[0]
    SLICE_X61Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.496ns (41.153%)  route 2.139ns (58.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.139     3.634    reset_cond/AS[0]
    SLICE_X61Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.226ns  (logic 1.493ns (46.290%)  route 1.733ns (53.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.733     3.226    cond_butt_next_play/sync/D[0]
    SLICE_X63Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.571ns  (logic 1.468ns (57.102%)  route 1.103ns (42.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.103     2.571    forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.504     4.908    forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_855700641[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.230ns (34.957%)  route 0.428ns (65.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.428     0.658    forLoop_idx_0_855700641[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_855700641[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.858     2.048    forLoop_idx_0_855700641[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_855700641[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.236ns (35.545%)  route 0.428ns (64.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.428     0.664    forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.858     2.048    forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_855700641[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.261ns (27.958%)  route 0.673ns (72.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.673     0.934    cond_butt_next_play/sync/D[0]
    SLICE_X63Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.263ns (23.034%)  route 0.880ns (76.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.880     1.143    reset_cond/AS[0]
    SLICE_X61Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.263ns (23.034%)  route 0.880ns (76.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.880     1.143    reset_cond/AS[0]
    SLICE_X61Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.263ns (23.034%)  route 0.880ns (76.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.880     1.143    reset_cond/AS[0]
    SLICE_X61Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.860     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.263ns (17.444%)  route 1.246ns (82.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           1.246     1.509    reset_cond/AS[0]
    SLICE_X55Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.255ns (14.719%)  route 1.479ns (85.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.479     1.734    forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.860     2.050    forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1739643482[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.257ns (14.054%)  route 1.574ns (85.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.574     1.832    forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/D[0]
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.862     2.052    forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_1739643482[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.881ns  (logic 0.268ns (14.222%)  route 1.614ns (85.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.614     1.881    forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y62         FDRE                                         r  forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.858     2.047    forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  forLoop_idx_0_1739643482[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





