# CPU Microarchitecture & Program Optimization
*Outline of presentation*

## CPU Structure

### Pipeline
- Naive
- Pipeling
- Bypass channel

### Other Essential Feature
- Super Scalar Executing
- VLIW (Very Long Instruction Word)
- Branch Prediction
- OOOE (Out of Order Executing)
- SMT/KMP
- SIMD

### Modern CPU Microarchitecture
- Intel 9th Gen Example
- Skylake Microarchitecture

## Cache Hierarchy

### Example

### Set Associative Cache


## Program Optimization Technique

### Compiler Side
- Loop Unrolling
- Loop Vectorization
- Fuse Multipy-Add
- IPO/LTO/PGO

### Programmer Side
- Profiling
- Loop Decoupling
- Locality (Data Structure)

### Theory Guidance
- Micro-benchmark
- Roofline Model

## Exercise Introduction