Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/system.qsys --block-symbol-file --output-directory=/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading EmbeddedSystems/system.qsys
Progress: Reading input file
Progress: Adding blue_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module blue_pio
Progress: Adding btn_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module btn_pio
Progress: Adding clk138 [clock_source 21.1]
Progress: Parameterizing module clk138
Progress: Adding cpu [altera_nios2_gen2 21.1]
Progress: Parameterizing module cpu
Progress: Adding green_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module green_pio
Progress: Adding jtag [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module memory
Progress: Adding red_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module red_pio
Progress: Adding sys_clk_timer [altera_avalon_timer 21.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.btn_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/system.qsys --synthesis=VHDL --output-directory=/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading EmbeddedSystems/system.qsys
Progress: Reading input file
Progress: Adding blue_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module blue_pio
Progress: Adding btn_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module btn_pio
Progress: Adding clk138 [clock_source 21.1]
Progress: Parameterizing module clk138
Progress: Adding cpu [altera_nios2_gen2 21.1]
Progress: Parameterizing module cpu
Progress: Adding green_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module green_pio
Progress: Adding jtag [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module memory
Progress: Adding red_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module red_pio
Progress: Adding sys_clk_timer [altera_avalon_timer 21.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.btn_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: blue_pio: Starting RTL generation for module 'system_blue_pio'
Info: blue_pio:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_blue_pio --dir=/tmp/alt9272_1948963406170714459.dir/0002_blue_pio_gen/ --quartus_dir=/opt/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9272_1948963406170714459.dir/0002_blue_pio_gen//system_blue_pio_component_configuration.pl  --do_build_sim=0  ]
Info: blue_pio: Done RTL generation for module 'system_blue_pio'
Info: blue_pio: "system" instantiated altera_avalon_pio "blue_pio"
Info: btn_pio: Starting RTL generation for module 'system_btn_pio'
Info: btn_pio:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_btn_pio --dir=/tmp/alt9272_1948963406170714459.dir/0003_btn_pio_gen/ --quartus_dir=/opt/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9272_1948963406170714459.dir/0003_btn_pio_gen//system_btn_pio_component_configuration.pl  --do_build_sim=0  ]
Info: btn_pio: Done RTL generation for module 'system_btn_pio'
Info: btn_pio: "system" instantiated altera_avalon_pio "btn_pio"
Info: cpu: "system" instantiated altera_nios2_gen2 "cpu"
Info: jtag: Starting RTL generation for module 'system_jtag'
Info: jtag:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag --dir=/tmp/alt9272_1948963406170714459.dir/0004_jtag_gen/ --quartus_dir=/opt/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9272_1948963406170714459.dir/0004_jtag_gen//system_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'system_jtag'
Info: jtag: "system" instantiated altera_avalon_jtag_uart "jtag"
Info: memory: Starting RTL generation for module 'system_memory'
Info: memory:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_memory --dir=/tmp/alt9272_1948963406170714459.dir/0005_memory_gen/ --quartus_dir=/opt/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9272_1948963406170714459.dir/0005_memory_gen//system_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'system_memory'
Info: memory: "system" instantiated altera_avalon_onchip_memory2 "memory"
Info: sys_clk_timer: Starting RTL generation for module 'system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64//perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_clk_timer --dir=/tmp/alt9272_1948963406170714459.dir/0006_sys_clk_timer_gen/ --quartus_dir=/opt/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9272_1948963406170714459.dir/0006_sys_clk_timer_gen//system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'system_sys_clk_timer'
Info: sys_clk_timer: "system" instantiated altera_avalon_timer "sys_clk_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_cpu_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64//perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system_cpu_cpu --dir=/tmp/alt9272_1948963406170714459.dir/0009_cpu_gen/ --quartus_bindir=/opt/intelFPGA/21.1/quartus/linux64/ --verilog --config=/tmp/alt9272_1948963406170714459.dir/0009_cpu_gen//system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.10.07 15:13:28 (*) Starting Nios II generation
Info: cpu: # 2022.10.07 15:13:28 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.07 15:13:28 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.07 15:13:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.07 15:13:28 (*)   Creating plain-text RTL
Info: cpu: # 2022.10.07 15:13:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
