<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c64xx › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s3c64xx/include/mach/irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Openmoko, Inc.</span>
<span class="cm"> * Copyright 2008 Simtec Electronics</span>
<span class="cm"> *      Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *      http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * S3C64XX - IRQ support</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_MACH_S3C64XX_IRQS_H</span>
<span class="cp">#define __ASM_MACH_S3C64XX_IRQS_H __FILE__</span>

<span class="cm">/* we keep the first set of CPU IRQs out of the range of</span>
<span class="cm"> * the ISA space, so that the PC104 has them to itself</span>
<span class="cm"> * and we don&#39;t end up having to do horrible things to the</span>
<span class="cm"> * standard ISA drivers....</span>
<span class="cm"> *</span>
<span class="cm"> * note, since we&#39;re using the VICs, our start must be a</span>
<span class="cm"> * mulitple of 32 to allow the common code to work</span>
<span class="cm"> */</span>

<span class="cp">#define S3C_IRQ_OFFSET	(32)</span>

<span class="cp">#define S3C_IRQ(x)	((x) + S3C_IRQ_OFFSET)</span>

<span class="cp">#define IRQ_VIC0_BASE	S3C_IRQ(0)</span>
<span class="cp">#define IRQ_VIC1_BASE	S3C_IRQ(32)</span>

<span class="cm">/* VIC based IRQs */</span>

<span class="cp">#define S3C64XX_IRQ_VIC0(x)	(IRQ_VIC0_BASE + (x))</span>
<span class="cp">#define S3C64XX_IRQ_VIC1(x)	(IRQ_VIC1_BASE + (x))</span>

<span class="cm">/* VIC0 */</span>

<span class="cp">#define IRQ_EINT0_3		S3C64XX_IRQ_VIC0(0)</span>
<span class="cp">#define IRQ_EINT4_11		S3C64XX_IRQ_VIC0(1)</span>
<span class="cp">#define IRQ_RTC_TIC		S3C64XX_IRQ_VIC0(2)</span>
<span class="cp">#define IRQ_CAMIF_C		S3C64XX_IRQ_VIC0(3)</span>
<span class="cp">#define IRQ_CAMIF_P		S3C64XX_IRQ_VIC0(4)</span>
<span class="cp">#define IRQ_CAMIF_MC		S3C64XX_IRQ_VIC0(5)</span>
<span class="cp">#define IRQ_S3C6410_IIC1	S3C64XX_IRQ_VIC0(5)</span>
<span class="cp">#define IRQ_S3C6410_IIS		S3C64XX_IRQ_VIC0(6)</span>
<span class="cp">#define IRQ_S3C6400_CAMIF_MP	S3C64XX_IRQ_VIC0(6)</span>
<span class="cp">#define IRQ_CAMIF_WE_C		S3C64XX_IRQ_VIC0(7)</span>
<span class="cp">#define IRQ_S3C6410_G3D		S3C64XX_IRQ_VIC0(8)</span>
<span class="cp">#define IRQ_S3C6400_CAMIF_WE_P	S3C64XX_IRQ_VIC0(8)</span>
<span class="cp">#define IRQ_POST0		S3C64XX_IRQ_VIC0(9)</span>
<span class="cp">#define IRQ_ROTATOR		S3C64XX_IRQ_VIC0(10)</span>
<span class="cp">#define IRQ_2D			S3C64XX_IRQ_VIC0(11)</span>
<span class="cp">#define IRQ_TVENC		S3C64XX_IRQ_VIC0(12)</span>
<span class="cp">#define IRQ_SCALER		S3C64XX_IRQ_VIC0(13)</span>
<span class="cp">#define IRQ_BATF		S3C64XX_IRQ_VIC0(14)</span>
<span class="cp">#define IRQ_JPEG		S3C64XX_IRQ_VIC0(15)</span>
<span class="cp">#define IRQ_MFC			S3C64XX_IRQ_VIC0(16)</span>
<span class="cp">#define IRQ_SDMA0		S3C64XX_IRQ_VIC0(17)</span>
<span class="cp">#define IRQ_SDMA1		S3C64XX_IRQ_VIC0(18)</span>
<span class="cp">#define IRQ_ARM_DMAERR		S3C64XX_IRQ_VIC0(19)</span>
<span class="cp">#define IRQ_ARM_DMA		S3C64XX_IRQ_VIC0(20)</span>
<span class="cp">#define IRQ_ARM_DMAS		S3C64XX_IRQ_VIC0(21)</span>
<span class="cp">#define IRQ_KEYPAD		S3C64XX_IRQ_VIC0(22)</span>
<span class="cp">#define IRQ_TIMER0_VIC		S3C64XX_IRQ_VIC0(23)</span>
<span class="cp">#define IRQ_TIMER1_VIC		S3C64XX_IRQ_VIC0(24)</span>
<span class="cp">#define IRQ_TIMER2_VIC		S3C64XX_IRQ_VIC0(25)</span>
<span class="cp">#define IRQ_WDT			S3C64XX_IRQ_VIC0(26)</span>
<span class="cp">#define IRQ_TIMER3_VIC		S3C64XX_IRQ_VIC0(27)</span>
<span class="cp">#define IRQ_TIMER4_VIC		S3C64XX_IRQ_VIC0(28)</span>
<span class="cp">#define IRQ_LCD_FIFO		S3C64XX_IRQ_VIC0(29)</span>
<span class="cp">#define IRQ_LCD_VSYNC		S3C64XX_IRQ_VIC0(30)</span>
<span class="cp">#define IRQ_LCD_SYSTEM		S3C64XX_IRQ_VIC0(31)</span>

<span class="cm">/* VIC1 */</span>

<span class="cp">#define IRQ_EINT12_19		S3C64XX_IRQ_VIC1(0)</span>
<span class="cp">#define IRQ_EINT20_27		S3C64XX_IRQ_VIC1(1)</span>
<span class="cp">#define IRQ_PCM0		S3C64XX_IRQ_VIC1(2)</span>
<span class="cp">#define IRQ_PCM1		S3C64XX_IRQ_VIC1(3)</span>
<span class="cp">#define IRQ_AC97		S3C64XX_IRQ_VIC1(4)</span>
<span class="cp">#define IRQ_UART0		S3C64XX_IRQ_VIC1(5)</span>
<span class="cp">#define IRQ_UART1		S3C64XX_IRQ_VIC1(6)</span>
<span class="cp">#define IRQ_UART2		S3C64XX_IRQ_VIC1(7)</span>
<span class="cp">#define IRQ_UART3		S3C64XX_IRQ_VIC1(8)</span>
<span class="cp">#define IRQ_DMA0		S3C64XX_IRQ_VIC1(9)</span>
<span class="cp">#define IRQ_DMA1		S3C64XX_IRQ_VIC1(10)</span>
<span class="cp">#define IRQ_ONENAND0		S3C64XX_IRQ_VIC1(11)</span>
<span class="cp">#define IRQ_ONENAND1		S3C64XX_IRQ_VIC1(12)</span>
<span class="cp">#define IRQ_NFC			S3C64XX_IRQ_VIC1(13)</span>
<span class="cp">#define IRQ_CFCON		S3C64XX_IRQ_VIC1(14)</span>
<span class="cp">#define IRQ_USBH		S3C64XX_IRQ_VIC1(15)</span>
<span class="cp">#define IRQ_SPI0		S3C64XX_IRQ_VIC1(16)</span>
<span class="cp">#define IRQ_SPI1		S3C64XX_IRQ_VIC1(17)</span>
<span class="cp">#define IRQ_IIC			S3C64XX_IRQ_VIC1(18)</span>
<span class="cp">#define IRQ_HSItx		S3C64XX_IRQ_VIC1(19)</span>
<span class="cp">#define IRQ_HSIrx		S3C64XX_IRQ_VIC1(20)</span>
<span class="cp">#define IRQ_RESERVED		S3C64XX_IRQ_VIC1(21)</span>
<span class="cp">#define IRQ_MSM			S3C64XX_IRQ_VIC1(22)</span>
<span class="cp">#define IRQ_HOSTIF		S3C64XX_IRQ_VIC1(23)</span>
<span class="cp">#define IRQ_HSMMC0		S3C64XX_IRQ_VIC1(24)</span>
<span class="cp">#define IRQ_HSMMC1		S3C64XX_IRQ_VIC1(25)</span>
<span class="cp">#define IRQ_HSMMC2		IRQ_SPI1	</span><span class="cm">/* shared with SPI1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_OTG			S3C64XX_IRQ_VIC1(26)</span>
<span class="cp">#define IRQ_IRDA		S3C64XX_IRQ_VIC1(27)</span>
<span class="cp">#define IRQ_RTC_ALARM		S3C64XX_IRQ_VIC1(28)</span>
<span class="cp">#define IRQ_SEC			S3C64XX_IRQ_VIC1(29)</span>
<span class="cp">#define IRQ_PENDN		S3C64XX_IRQ_VIC1(30)</span>
<span class="cp">#define IRQ_TC			IRQ_PENDN</span>
<span class="cp">#define IRQ_ADC			S3C64XX_IRQ_VIC1(31)</span>

<span class="cp">#define S3C64XX_TIMER_IRQ(x)	S3C_IRQ(64 + (x))</span>

<span class="cp">#define IRQ_TIMER0		S3C64XX_TIMER_IRQ(0)</span>
<span class="cp">#define IRQ_TIMER1		S3C64XX_TIMER_IRQ(1)</span>
<span class="cp">#define IRQ_TIMER2		S3C64XX_TIMER_IRQ(2)</span>
<span class="cp">#define IRQ_TIMER3		S3C64XX_TIMER_IRQ(3)</span>
<span class="cp">#define IRQ_TIMER4		S3C64XX_TIMER_IRQ(4)</span>

<span class="cm">/* compatibility for device defines */</span>

<span class="cp">#define IRQ_IIC1		IRQ_S3C6410_IIC1</span>

<span class="cm">/* Since the IRQ_EINT(x) are a linear mapping on current s3c64xx series</span>
<span class="cm"> * we just defined them as an IRQ_EINT(x) macro from S3C_IRQ_EINT_BASE</span>
<span class="cm"> * which we place after the pair of VICs. */</span>

<span class="cp">#define S3C_IRQ_EINT_BASE	S3C_IRQ(64+5)</span>

<span class="cp">#define S3C_EINT(x)		((x) + S3C_IRQ_EINT_BASE)</span>
<span class="cp">#define IRQ_EINT(x)		S3C_EINT(x)</span>
<span class="cp">#define IRQ_EINT_BIT(x)		((x) - S3C_EINT(0))</span>

<span class="cm">/* Next the external interrupt groups. These are similar to the IRQ_EINT(x)</span>
<span class="cm"> * that they are sourced from the GPIO pins but with a different scheme for</span>
<span class="cm"> * priority and source indication.</span>
<span class="cm"> *</span>
<span class="cm"> * The IRQ_EINT(x) can be thought of as &#39;group 0&#39; of the available GPIO</span>
<span class="cm"> * interrupts, but for historical reasons they are kept apart from these</span>
<span class="cm"> * next interrupts.</span>
<span class="cm"> *</span>
<span class="cm"> * Use IRQ_EINT_GROUP(group, offset) to get the number for use in the</span>
<span class="cm"> * machine specific support files.</span>
<span class="cm"> */</span>

<span class="cp">#define IRQ_EINT_GROUP1_NR	(15)</span>
<span class="cp">#define IRQ_EINT_GROUP2_NR	(8)</span>
<span class="cp">#define IRQ_EINT_GROUP3_NR	(5)</span>
<span class="cp">#define IRQ_EINT_GROUP4_NR	(14)</span>
<span class="cp">#define IRQ_EINT_GROUP5_NR	(7)</span>
<span class="cp">#define IRQ_EINT_GROUP6_NR	(10)</span>
<span class="cp">#define IRQ_EINT_GROUP7_NR	(16)</span>
<span class="cp">#define IRQ_EINT_GROUP8_NR	(15)</span>
<span class="cp">#define IRQ_EINT_GROUP9_NR	(9)</span>

<span class="cp">#define IRQ_EINT_GROUP_BASE	S3C_EINT(28)</span>
<span class="cp">#define IRQ_EINT_GROUP1_BASE	(IRQ_EINT_GROUP_BASE + 0x00)</span>
<span class="cp">#define IRQ_EINT_GROUP2_BASE	(IRQ_EINT_GROUP1_BASE + IRQ_EINT_GROUP1_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP3_BASE	(IRQ_EINT_GROUP2_BASE + IRQ_EINT_GROUP2_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP4_BASE	(IRQ_EINT_GROUP3_BASE + IRQ_EINT_GROUP3_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP5_BASE	(IRQ_EINT_GROUP4_BASE + IRQ_EINT_GROUP4_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP6_BASE	(IRQ_EINT_GROUP5_BASE + IRQ_EINT_GROUP5_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP7_BASE	(IRQ_EINT_GROUP6_BASE + IRQ_EINT_GROUP6_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP8_BASE	(IRQ_EINT_GROUP7_BASE + IRQ_EINT_GROUP7_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP9_BASE	(IRQ_EINT_GROUP8_BASE + IRQ_EINT_GROUP8_NR)</span>

<span class="cp">#define IRQ_EINT_GROUP(group, no)	(IRQ_EINT_GROUP##group##_BASE + (no))</span>

<span class="cm">/* Define a group of interrupts for board-specific use (eg, for MFD</span>
<span class="cm"> * interrupt controllers). */</span>
<span class="cp">#define IRQ_BOARD_START (IRQ_EINT_GROUP9_BASE + IRQ_EINT_GROUP9_NR + 1)</span>

<span class="cp">#ifdef CONFIG_MACH_WLF_CRAGG_6410</span>
<span class="cp">#define IRQ_BOARD_NR 160</span>
<span class="cp">#elif defined(CONFIG_SMDK6410_WM1190_EV1)</span>
<span class="cp">#define IRQ_BOARD_NR 64</span>
<span class="cp">#elif defined(CONFIG_SMDK6410_WM1192_EV1)</span>
<span class="cp">#define IRQ_BOARD_NR 64</span>
<span class="cp">#else</span>
<span class="cp">#define IRQ_BOARD_NR 16</span>
<span class="cp">#endif</span>

<span class="cp">#define IRQ_BOARD_END (IRQ_BOARD_START + IRQ_BOARD_NR)</span>

<span class="cm">/* Set the default NR_IRQS */</span>

<span class="cp">#define NR_IRQS	(IRQ_BOARD_END + 1)</span>

<span class="cm">/* Compatibility */</span>

<span class="cp">#define IRQ_ONENAND	IRQ_ONENAND0</span>
<span class="cp">#define IRQ_I2S0	IRQ_S3C6410_IIS</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MACH_S3C64XX_IRQS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
