Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/pipeline_20.v" into library work
Parsing module <pipeline_20>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/edge_detector_12.v" into library work
Parsing module <edge_detector_12>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/button_conditioner_14.v" into library work
Parsing module <button_conditioner_14>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/seven_seg_9.v" into library work
Parsing module <seven_seg_9>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/score_display_11.v" into library work
Parsing module <score_display_11>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/score_8.v" into library work
Parsing module <score_8>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/padB_7.v" into library work
Parsing module <paddleB_7>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/padA_6.v" into library work
Parsing module <paddleA_6>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/logic_4.v" into library work
Parsing module <logic_4>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/drawing_3.v" into library work
Parsing module <drawing_3>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/display_2.v" into library work
Parsing module <display_2>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/ball_5.v" into library work
Parsing module <ball_5>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <display_2>.

Elaborating module <drawing_3>.

Elaborating module <logic_4>.

Elaborating module <ball_5>.

Elaborating module <paddleA_6>.

Elaborating module <edge_detector_12>.

Elaborating module <button_conditioner_14>.

Elaborating module <pipeline_20>.

Elaborating module <paddleB_7>.

Elaborating module <score_8>.

Elaborating module <seven_seg_9>.

Elaborating module <score_display_11>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 190
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 190
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 190
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 190
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 190
    Found 1-bit tristate buffer for signal <avr_rx> created at line 190
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <display_2>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/display_2.v".
    Found 4-bit register for signal <M_i_q>.
    Found 4-bit register for signal <M_j_q>.
    Found 4-bit register for signal <M_k_q>.
    Found 16-bit register for signal <M_time_q>.
    Found 3-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 100                                            |
    | Power Up State     | 100                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <M_j_q[3]_GND_3_o_sub_3_OUT> created at line 54.
    Found 4-bit subtractor for signal <M_i_q[3]_GND_3_o_sub_16_OUT> created at line 86.
    Found 1-bit adder for signal <clk_GND_3_o_add_0_OUT<0>> created at line 37.
    Found 8-bit adder for signal <M_i_q[3]_GND_3_o_add_5_OUT> created at line 64.
    Found 16-bit adder for signal <M_time_q[15]_GND_3_o_add_12_OUT> created at line 80.
    Found 4-bit adder for signal <M_k_q[3]_GND_3_o_add_16_OUT> created at line 87.
    Found 511-bit shifter logical right for signal <n0060> created at line 64
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <display_2> synthesized.

Synthesizing Unit <drawing_3>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/drawing_3.v".
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_4_OUT> created at line 26.
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT> created at line 29.
    Found 8-bit adder for signal <ballY[3]_GND_4_o_add_1_OUT> created at line 25.
    Found 5-bit adder for signal <n1369> created at line 28.
    Found 32-bit adder for signal <n1358> created at line 29.
    Found 8-bit adder for signal <PWR_5_o_GND_4_o_add_11_OUT> created at line 30.
    Found 5-bit adder for signal <n1385[4:0]> created at line 31.
    Found 8-bit adder for signal <PWR_5_o_GND_4_o_add_14_OUT> created at line 31.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 1072 Multiplexer(s).
Unit <drawing_3> synthesized.

Synthesizing Unit <logic_4>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/logic_4.v".
WARNING:Xst:647 - Input <scoreA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scoreB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnStart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logic_4> synthesized.

Synthesizing Unit <ball_5>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/ball_5.v".
    Found 4-bit register for signal <M_hitcounter_q>.
    Found 23-bit register for signal <M_ballspeed_q>.
    Found 4-bit register for signal <M_ballXtemp_q>.
    Found 4-bit register for signal <M_ballYtemp_q>.
    Found 1-bit register for signal <M_speedX_q>.
    Found 1-bit register for signal <M_speedY_q>.
    Found 1-bit register for signal <M_state_q>.
    Found 23-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_1> for signal <M_ballspeed_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 85                                             |
    | Inputs             | 8                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000                        |
    | Power Up State     | 00000000000000000000000                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <M_ballYtemp_q[3]_GND_6_o_sub_15_OUT> created at line 70.
    Found 4-bit subtractor for signal <padA[3]_GND_6_o_sub_22_OUT> created at line 76.
    Found 4-bit subtractor for signal <padA[3]_GND_6_o_sub_37_OUT> created at line 88.
    Found 4-bit subtractor for signal <padB[3]_GND_6_o_sub_56_OUT> created at line 103.
    Found 4-bit subtractor for signal <padB[3]_GND_6_o_sub_71_OUT> created at line 115.
    Found 4-bit subtractor for signal <M_ballXtemp_q[3]_GND_6_o_sub_77_OUT> created at line 119.
    Found 23-bit adder for signal <M_counter_q[22]_GND_6_o_add_0_OUT> created at line 57.
    Found 4-bit adder for signal <M_ballYtemp_q[3]_GND_6_o_add_11_OUT> created at line 66.
    Found 4-bit adder for signal <padA[3]_GND_6_o_add_39_OUT> created at line 88.
    Found 4-bit adder for signal <padA[3]_GND_6_o_add_43_OUT> created at line 92.
    Found 4-bit adder for signal <M_ballXtemp_q[3]_GND_6_o_add_59_OUT> created at line 108.
    Found 4-bit adder for signal <padB[3]_GND_6_o_add_73_OUT> created at line 115.
    Found 4-bit adder for signal <padB[3]_GND_6_o_add_77_OUT> created at line 119.
    Found 4-bit adder for signal <M_hitcounter_q[3]_GND_6_o_add_80_OUT> created at line 122.
    Found 23-bit comparator greater for signal <n0001> created at line 58
    Found 4-bit comparator greater for signal <M_ballYtemp_q[3]_PWR_11_o_LessThan_6_o> created at line 60
    Found 4-bit comparator greater for signal <GND_6_o_M_ballYtemp_q[3]_LessThan_7_o> created at line 60
    Found 4-bit comparator equal for signal <M_ballXtemp_q[3]_padA[3]_equal_23_o> created at line 76
    Found 4-bit comparator lessequal for signal <n0024> created at line 81
    Found 4-bit comparator lessequal for signal <n0026> created at line 81
    Found 4-bit comparator lessequal for signal <n0035> created at line 88
    Found 4-bit comparator lessequal for signal <n0038> created at line 88
    Found 4-bit comparator equal for signal <M_ballXtemp_q[3]_padA[3]_equal_45_o> created at line 92
    Found 4-bit comparator equal for signal <M_ballXtemp_q[3]_padB[3]_equal_57_o> created at line 103
    Found 4-bit comparator lessequal for signal <n0060> created at line 108
    Found 4-bit comparator lessequal for signal <n0062> created at line 108
    Found 4-bit comparator lessequal for signal <n0072> created at line 115
    Found 4-bit comparator lessequal for signal <n0075> created at line 115
    Found 4-bit comparator equal for signal <M_ballXtemp_q[3]_padB[3]_equal_79_o> created at line 119
    Found 4-bit comparator greater for signal <n0110> created at line 155
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ball_5> synthesized.

Synthesizing Unit <paddleA_6>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/padA_6.v".
    Found 4-bit register for signal <M_padAtemp_q>.
    Found 2-bit register for signal <M_state_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <M_padAtemp_q[3]_GND_7_o_sub_4_OUT> created at line 72.
    Found 4-bit adder for signal <M_padAtemp_q[3]_GND_7_o_add_8_OUT> created at line 77.
    Found 4-bit comparator greater for signal <GND_7_o_M_padAtemp_q[3]_LessThan_3_o> created at line 71
    Found 4-bit comparator greater for signal <M_padAtemp_q[3]_PWR_12_o_LessThan_8_o> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <paddleA_6> synthesized.

Synthesizing Unit <edge_detector_12>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/edge_detector_12.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_12> synthesized.

Synthesizing Unit <button_conditioner_14>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/button_conditioner_14.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_9_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_14> synthesized.

Synthesizing Unit <pipeline_20>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/pipeline_20.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_20> synthesized.

Synthesizing Unit <paddleB_7>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/padB_7.v".
    Found 4-bit register for signal <M_padBtemp_q>.
    Found 2-bit register for signal <M_state_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <M_padBtemp_q[3]_GND_11_o_sub_4_OUT> created at line 72.
    Found 4-bit adder for signal <M_padBtemp_q[3]_GND_11_o_add_8_OUT> created at line 77.
    Found 4-bit comparator greater for signal <GND_11_o_M_padBtemp_q[3]_LessThan_3_o> created at line 71
    Found 4-bit comparator greater for signal <M_padBtemp_q[3]_PWR_16_o_LessThan_8_o> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <paddleB_7> synthesized.

Synthesizing Unit <score_8>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/score_8.v".
    Found 4-bit register for signal <M_scoreAtemp_q>.
    Found 4-bit register for signal <M_scoreBtemp_q>.
    Found 1-bit register for signal <M_state_q>.
    Found 4-bit adder for signal <M_scoreBtemp_q[3]_GND_12_o_add_2_OUT> created at line 42.
    Found 4-bit adder for signal <M_scoreAtemp_q[3]_GND_12_o_add_4_OUT> created at line 46.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <score_8> synthesized.

Synthesizing Unit <seven_seg_9>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/seven_seg_9.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_9> synthesized.

Synthesizing Unit <score_display_11>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/score_display_11.v".
    Found 1-bit register for signal <M_counter_q>.
    Found 1-bit adder for signal <M_counter_d> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <score_display_11> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 37
 1-bit adder                                           : 2
 16-bit adder                                          : 1
 20-bit adder                                          : 4
 23-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 10
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 8
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 8-bit adder                                           : 4
# Registers                                            : 30
 1-bit register                                        : 9
 16-bit register                                       : 1
 2-bit register                                        : 4
 20-bit register                                       : 4
 23-bit register                                       : 1
 4-bit register                                        : 11
# Comparators                                          : 20
 23-bit comparator greater                             : 1
 4-bit comparator equal                                : 4
 4-bit comparator greater                              : 7
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 1127
 1-bit 2-to-1 multiplexer                              : 1098
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 26
 7-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 511-bit shifter logical right                         : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ball_5>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <ball_5> synthesized (advanced).

Synthesizing (advanced) Unit <button_conditioner_14>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_14> synthesized (advanced).

Synthesizing (advanced) Unit <paddleA_6>.
The following registers are absorbed into counter <M_padAtemp_q>: 1 register on signal <M_padAtemp_q>.
Unit <paddleA_6> synthesized (advanced).

Synthesizing (advanced) Unit <paddleB_7>.
The following registers are absorbed into counter <M_padBtemp_q>: 1 register on signal <M_padBtemp_q>.
Unit <paddleB_7> synthesized (advanced).

Synthesizing (advanced) Unit <score_8>.
The following registers are absorbed into counter <M_scoreAtemp_q>: 1 register on signal <M_scoreAtemp_q>.
The following registers are absorbed into counter <M_scoreBtemp_q>: 1 register on signal <M_scoreBtemp_q>.
Unit <score_8> synthesized (advanced).

Synthesizing (advanced) Unit <score_display_11>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <score_display_11> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_9>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_9> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 26
 1-bit adder                                           : 1
 16-bit adder                                          : 1
 4-bit adder                                           : 8
 4-bit subtractor                                      : 8
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 4
 8-bit adder carry in                                  : 1
# Counters                                             : 10
 1-bit up counter                                      : 1
 20-bit up counter                                     : 4
 23-bit up counter                                     : 1
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 2
# Registers                                            : 60
 Flip-Flops                                            : 60
# Comparators                                          : 20
 23-bit comparator greater                             : 1
 4-bit comparator equal                                : 4
 4-bit comparator greater                              : 7
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 1123
 1-bit 2-to-1 multiplexer                              : 1098
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 22
 7-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 511-bit shifter logical right                         : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <disp/FSM_0> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 100   | 00
 000   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ball/FSM_1> on signal <M_ballspeed_q[1:3]> with sequential encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 00000000000000000000000 | 000
 11110100001001000000000 | 001
 01111010000100100000000 | 010
 11010101100111111000000 | 011
 10110111000110110000000 | 100
 10011000100101101000000 | 101
-------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <paddleA/FSM_2> on signal <M_state_q[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 10    | 01
 11    | 10
 00    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <paddleB/FSM_3> on signal <M_state_q[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 10    | 01
 11    | 10
 00    | 11
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <display_2> ...

Optimizing unit <ball_5> ...

Optimizing unit <paddleA_6> ...

Optimizing unit <paddleB_7> ...

Optimizing unit <score_8> ...

Optimizing unit <drawing_3> ...
WARNING:Xst:1293 - FF/Latch <disp/M_time_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ball/M_state_q> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <score/M_state_q> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 19.
FlipFlop ball/M_ballXtemp_q_0 has been replicated 4 time(s)
FlipFlop ball/M_ballXtemp_q_1 has been replicated 3 time(s)
FlipFlop ball/M_ballXtemp_q_2 has been replicated 3 time(s)
FlipFlop ball/M_ballXtemp_q_3 has been replicated 3 time(s)
FlipFlop paddleA/M_padAtemp_q_0 has been replicated 2 time(s)
FlipFlop paddleA/M_padAtemp_q_1 has been replicated 2 time(s)
FlipFlop paddleA/M_padAtemp_q_2 has been replicated 2 time(s)
FlipFlop paddleA/M_padAtemp_q_3 has been replicated 2 time(s)
FlipFlop paddleB/M_padBtemp_q_0 has been replicated 1 time(s)
FlipFlop paddleB/M_padBtemp_q_1 has been replicated 2 time(s)
FlipFlop paddleB/M_padBtemp_q_2 has been replicated 2 time(s)
FlipFlop paddleB/M_padBtemp_q_3 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <paddleA/button_cond_right/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <paddleA/button_cond_left/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <paddleB/button_cond_right/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <paddleB/button_cond_left/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 208
 Flip-Flops                                            : 208
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 886
#      GND                         : 12
#      INV                         : 15
#      LUT1                        : 112
#      LUT2                        : 28
#      LUT3                        : 34
#      LUT4                        : 100
#      LUT5                        : 79
#      LUT6                        : 242
#      MUXCY                       : 122
#      MUXF7                       : 13
#      VCC                         : 11
#      XORCY                       : 118
# FlipFlops/Latches                : 212
#      FD                          : 4
#      FDE                         : 4
#      FDR                         : 41
#      FDRE                        : 158
#      FDS                         : 5
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 39
#      IBUF                        : 6
#      OBUF                        : 27
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             212  out of  11440     1%  
 Number of Slice LUTs:                  614  out of   5720    10%  
    Number used as Logic:               610  out of   5720    10%  
    Number used as Memory:                4  out of   1440     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    656
   Number with an unused Flip Flop:     444  out of    656    67%  
   Number with an unused LUT:            42  out of    656     6%  
   Number of fully used LUT-FF pairs:   170  out of    656    25%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  39  out of    102    38%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 216   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.459ns (Maximum Frequency: 134.066MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 13.780ns
   Maximum combinational path delay: 5.961ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.459ns (frequency: 134.066MHz)
  Total number of paths / destination ports: 15864 / 569
-------------------------------------------------------------------------
Delay:               7.459ns (Levels of Logic = 7)
  Source:            paddleA/M_padAtemp_q_0_1 (FF)
  Destination:       ball/M_hitcounter_q_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: paddleA/M_padAtemp_q_0_1 to ball/M_hitcounter_q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.525   1.080  M_padAtemp_q_0_1 (M_padAtemp_q_0_1)
     end scope: 'paddleA:M_padAtemp_q_0_1'
     begin scope: 'ball:padA<0>'
     LUT4:I0->O            1   0.254   0.790  Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6118_SW0 (N65)
     LUT6:I4->O            1   0.250   0.682  Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6118 (Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT6118)
     LUT5:I4->O            1   0.254   0.682  Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61110 (Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61110)
     LUT6:I5->O            7   0.254   1.340  Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT61111 (Mmux_M_hitcounter_q[3]_M_hitcounter_q[3]_mux_86_OUT611)
     LUT6:I1->O            3   0.254   0.766  _n0497_inv11 (_n0497_inv1)
     LUT3:I2->O            1   0.254   0.000  M_hitcounter_q_1_rstpot (M_hitcounter_q_1_rstpot)
     FDR:D                     0.074          M_hitcounter_q_1
    ----------------------------------------
    Total                      7.459ns (2.119ns logic, 5.340ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1384 / 17
-------------------------------------------------------------------------
Offset:              13.780ns (Levels of Logic = 11)
  Source:            ball/M_ballYtemp_q_1 (FF)
  Destination:       ledmatrix<5> (PAD)
  Source Clock:      clk rising

  Data Path: ball/M_ballYtemp_q_1 to ledmatrix<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           104   0.525   2.651  M_ballYtemp_q_1 (M_ballYtemp_q_1)
     end scope: 'ball:ballY<1>'
     begin scope: 'drawpong:ballY<1>'
     LUT5:I0->O            4   0.254   1.234  Mmux_ballY[3]_GND_4_o_MUX_5170_o1121 (Mmux_ballY[3]_GND_4_o_MUX_5170_o112)
     end scope: 'drawpong:Mmux_ballY[3]_GND_4_o_MUX_5170_o112'
     begin scope: 'disp:Mmux_ballY[3]_GND_4_o_MUX_5170_o112'
     LUT6:I1->O            1   0.254   0.790  _n0127<2>217 (_n0127<2>216)
     LUT6:I4->O            1   0.250   0.958  _n0127<2>222 (_n0127<2>221)
     LUT6:I2->O            1   0.254   0.910  _n0127<2>223 (_n0127<2>222)
     LUT6:I3->O            1   0.235   0.682  _n0127<2>224 (_n0127<2>223)
     LUT5:I4->O            1   0.254   0.682  _n0127<2>522_SW0 (N316)
     LUT6:I5->O            1   0.254   0.681  _n0127<2>522 (ledmatrix<5>)
     end scope: 'disp:ledmatrix<5>'
     OBUF:I->O                 2.912          ledmatrix_5_OBUF (ledmatrix<5>)
    ----------------------------------------
    Total                     13.780ns (5.192ns logic, 8.588ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.961ns (Levels of Logic = 4)
  Source:            clk (PAD)
  Destination:       ledmatrix<6> (PAD)

  Data Path: clk to ledmatrix<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  clk_IBUF (clk_IBUF)
     begin scope: 'disp:clk_IBUF'
     LUT2:I0->O            1   0.250   0.681  ledmatrix<1>1 (ledmatrix<6>)
     end scope: 'disp:ledmatrix<6>'
     OBUF:I->O                 2.912          ledmatrix_6_OBUF (ledmatrix<6>)
    ----------------------------------------
    Total                      5.961ns (4.490ns logic, 1.471ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.459|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.71 secs
 
--> 

Total memory usage is 360892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    3 (   0 filtered)

