{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 16:00:03 2011 " "Info: Processing started: Thu May 19 16:00:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off proj2 -c proj2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off proj2 -c proj2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|aluop\[0\] " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|aluop\[0\]\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|hazard:inst19\|diff " "Warning: Node \"regfilepipe:inst26\|hazard:inst19\|diff\" is a latch" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|regwr " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|regwr\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|aluop\[1\] " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|aluop\[1\]\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "forwardunit:inst27\|fwRs " "Warning: Node \"forwardunit:inst27\|fwRs\" is a latch" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "forwardunit:inst27\|fwRt " "Warning: Node \"forwardunit:inst27\|fwRt\" is a latch" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|jal " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|jal\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|regdst " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|regdst\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|alusrc " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|alusrc\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|memtoreg " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|memtoreg\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|memwr " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|memwr\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "44 " "Warning: Found 44 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~14 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~14\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~16 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~16\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~13 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~13\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|always0~7 " "Info: Detected gated clock \"forwardunit:inst27\|always0~7\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|always0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~15 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~15\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~17 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~17\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|hazard:inst19\|bsel~3 " "Info: Detected gated clock \"regfilepipe:inst26\|hazard:inst19\|bsel~3\" as buffer" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|hazard:inst19\|bsel~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor0~1 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor0~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 41 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor3 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor3\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 101 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|hazard:inst19\|Decoder0~0 " "Info: Detected gated clock \"regfilepipe:inst26\|hazard:inst19\|Decoder0~0\" as buffer" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|hazard:inst19\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|Equal2~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|Equal2~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 65 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideOr17~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideOr17~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideOr17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideOr15~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideOr15~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideOr15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor6~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor6~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 137 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|Equal2~1 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|Equal2~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 65 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor0~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor0~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 41 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|Equal0~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|Equal0~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor7 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor7\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|Equal0~1 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|Equal0~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register forwardunit:inst27\|fwRt register Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 65.87 MHz 15.182 ns Internal " "Info: Clock \"clock\" has Internal fmax of 65.87 MHz between source register \"forwardunit:inst27\|fwRt\" and destination register \"Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 15.182 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.440 ns + Longest register register " "Info: + Longest register to register delay is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns forwardunit:inst27\|fwRt 1 REG LCCOMB_X18_Y14_N24 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.225 ns) 0.565 ns alupipe:inst2\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2 2 COMB LCCOMB_X17_Y14_N26 4 " "Info: 2: + IC(0.340 ns) + CELL(0.225 ns) = 0.565 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 4; COMB Node = 'alupipe:inst2\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.053 ns) 1.882 ns alupipe:inst2\|alu:inst8\|LessThan0~5 3 COMB LCCOMB_X19_Y13_N26 1 " "Info: 3: + IC(1.264 ns) + CELL(0.053 ns) = 1.882 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'alupipe:inst2\|alu:inst8\|LessThan0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 2.399 ns alupipe:inst2\|alu:inst8\|LessThan0~0 4 COMB LCCOMB_X19_Y13_N10 2 " "Info: 4: + IC(0.245 ns) + CELL(0.272 ns) = 2.399 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 2; COMB Node = 'alupipe:inst2\|alu:inst8\|LessThan0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.272 ns) 2.918 ns alupipe:inst2\|alu:inst8\|Mux0~2 5 COMB LCCOMB_X19_Y13_N6 6 " "Info: 5: + IC(0.247 ns) + CELL(0.272 ns) = 2.918 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 6; COMB Node = 'alupipe:inst2\|alu:inst8\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 3.440 ns Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 6 REG LCFF_X19_Y13_N5 2 " "Info: 6: + IC(0.213 ns) + CELL(0.309 ns) = 3.440 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { alupipe:inst2|alu:inst8|Mux0~2 Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.131 ns ( 32.88 % ) " "Info: Total cell delay = 1.131 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.309 ns ( 67.12 % ) " "Info: Total interconnect delay = 2.309 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { forwardunit:inst27|fwRt {} alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} alupipe:inst2|alu:inst8|LessThan0~5 {} alupipe:inst2|alu:inst8|LessThan0~0 {} alupipe:inst2|alu:inst8|Mux0~2 {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.340ns 1.264ns 0.245ns 0.247ns 0.213ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.061 ns - Smallest " "Info: - Smallest clock skew is -4.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 423 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 423; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X19_Y13_N5 2 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock~clkctrl Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.531 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X10_Y14_N9 5 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X10_Y14_N9; Fanout = 5; REG Node = 'Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.346 ns) 3.637 ns forwardunit:inst27\|fwRs~13 3 COMB LCCOMB_X10_Y14_N2 2 " "Info: 3: + IC(0.533 ns) + CELL(0.346 ns) = 3.637 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 2; COMB Node = 'forwardunit:inst27\|fwRs~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.346 ns) 5.347 ns forwardunit:inst27\|fwRs~14 4 COMB LCCOMB_X10_Y14_N12 1 " "Info: 4: + IC(1.364 ns) + CELL(0.346 ns) = 5.347 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 5.762 ns forwardunit:inst27\|fwRs~15 5 COMB LCCOMB_X10_Y14_N26 1 " "Info: 5: + IC(0.362 ns) + CELL(0.053 ns) = 5.762 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.053 ns) 6.531 ns forwardunit:inst27\|fwRt 6 REG LCCOMB_X18_Y14_N24 18 " "Info: 6: + IC(0.716 ns) + CELL(0.053 ns) = 6.531 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 36.20 % ) " "Info: Total cell delay = 2.364 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.167 ns ( 63.80 % ) " "Info: Total interconnect delay = 4.167 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { forwardunit:inst27|fwRt {} alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} alupipe:inst2|alu:inst8|LessThan0~5 {} alupipe:inst2|alu:inst8|LessThan0~0 {} alupipe:inst2|alu:inst8|Mux0~2 {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.340ns 1.264ns 0.245ns 0.247ns 0.213ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 101 " "Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] regfilepipe:inst26\|decoder:inst\|memtoreg clock 4.297 ns " "Info: Found hold time violation between source  pin or register \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]\" and destination pin or register \"regfilepipe:inst26\|decoder:inst\|memtoreg\" for clock \"clock\" (Hold time is 4.297 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.469 ns + Largest " "Info: + Largest clock skew is 5.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.073 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.712 ns) 2.736 ns fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X13_Y13_N13 8 " "Info: 2: + IC(1.170 ns) + CELL(0.712 ns) = 2.736 ns; Loc. = LCFF_X13_Y13_N13; Fanout = 8; REG Node = 'fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.366 ns) 3.666 ns regfilepipe:inst26\|decoder:inst\|Equal0~0 3 COMB LCCOMB_X9_Y13_N16 2 " "Info: 3: + IC(0.564 ns) + CELL(0.366 ns) = 3.666 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 2; COMB Node = 'regfilepipe:inst26\|decoder:inst\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] regfilepipe:inst26|decoder:inst|Equal0~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.225 ns) 4.197 ns regfilepipe:inst26\|decoder:inst\|Equal0~1 4 COMB LCCOMB_X9_Y13_N4 4 " "Info: 4: + IC(0.306 ns) + CELL(0.225 ns) = 4.197 ns; Loc. = LCCOMB_X9_Y13_N4; Fanout = 4; COMB Node = 'regfilepipe:inst26\|decoder:inst\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { regfilepipe:inst26|decoder:inst|Equal0~0 regfilepipe:inst26|decoder:inst|Equal0~1 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.346 ns) 4.815 ns regfilepipe:inst26\|decoder:inst\|WideOr17~0 5 COMB LCCOMB_X9_Y13_N6 2 " "Info: 5: + IC(0.272 ns) + CELL(0.346 ns) = 4.815 ns; Loc. = LCCOMB_X9_Y13_N6; Fanout = 2; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideOr17~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { regfilepipe:inst26|decoder:inst|Equal0~1 regfilepipe:inst26|decoder:inst|WideOr17~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.346 ns) 5.672 ns regfilepipe:inst26\|decoder:inst\|WideNor7 6 COMB LCCOMB_X9_Y13_N12 1 " "Info: 6: + IC(0.511 ns) + CELL(0.346 ns) = 5.672 ns; Loc. = LCCOMB_X9_Y13_N12; Fanout = 1; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideNor7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { regfilepipe:inst26|decoder:inst|WideOr17~0 regfilepipe:inst26|decoder:inst|WideNor7 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.000 ns) 7.077 ns regfilepipe:inst26\|decoder:inst\|WideNor7~clkctrl 7 COMB CLKCTRL_G0 8 " "Info: 7: + IC(1.405 ns) + CELL(0.000 ns) = 7.077 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideNor7~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { regfilepipe:inst26|decoder:inst|WideNor7 regfilepipe:inst26|decoder:inst|WideNor7~clkctrl } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.053 ns) 8.073 ns regfilepipe:inst26\|decoder:inst\|memtoreg 8 REG LCCOMB_X10_Y13_N30 1 " "Info: 8: + IC(0.943 ns) + CELL(0.053 ns) = 8.073 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 1; REG Node = 'regfilepipe:inst26\|decoder:inst\|memtoreg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { regfilepipe:inst26|decoder:inst|WideNor7~clkctrl regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.902 ns ( 35.95 % ) " "Info: Total cell delay = 2.902 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.171 ns ( 64.05 % ) " "Info: Total interconnect delay = 5.171 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.073 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] regfilepipe:inst26|decoder:inst|Equal0~0 regfilepipe:inst26|decoder:inst|Equal0~1 regfilepipe:inst26|decoder:inst|WideOr17~0 regfilepipe:inst26|decoder:inst|WideNor7 regfilepipe:inst26|decoder:inst|WideNor7~clkctrl regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.073 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] {} regfilepipe:inst26|decoder:inst|Equal0~0 {} regfilepipe:inst26|decoder:inst|Equal0~1 {} regfilepipe:inst26|decoder:inst|WideOr17~0 {} regfilepipe:inst26|decoder:inst|WideNor7 {} regfilepipe:inst26|decoder:inst|WideNor7~clkctrl {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.000ns 1.170ns 0.564ns 0.306ns 0.272ns 0.511ns 1.405ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.604 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.618 ns) 2.604 ns fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] 2 REG LCFF_X10_Y13_N3 14 " "Info: 2: + IC(1.132 ns) + CELL(0.618 ns) = 2.604 ns; Loc. = LCFF_X10_Y13_N3; Fanout = 14; REG Node = 'fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 56.53 % ) " "Info: Total cell delay = 1.472 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.132 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 1.132ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.073 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] regfilepipe:inst26|decoder:inst|Equal0~0 regfilepipe:inst26|decoder:inst|Equal0~1 regfilepipe:inst26|decoder:inst|WideOr17~0 regfilepipe:inst26|decoder:inst|WideNor7 regfilepipe:inst26|decoder:inst|WideNor7~clkctrl regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.073 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] {} regfilepipe:inst26|decoder:inst|Equal0~0 {} regfilepipe:inst26|decoder:inst|Equal0~1 {} regfilepipe:inst26|decoder:inst|WideOr17~0 {} regfilepipe:inst26|decoder:inst|WideNor7 {} regfilepipe:inst26|decoder:inst|WideNor7~clkctrl {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.000ns 1.170ns 0.564ns 0.306ns 0.272ns 0.511ns 1.405ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 1.132ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.078 ns - Shortest register register " "Info: - Shortest register to register delay is 1.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] 1 REG LCFF_X10_Y13_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y13_N3; Fanout = 14; REG Node = 'fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.053 ns) 0.606 ns regfilepipe:inst26\|decoder:inst\|WideNor2 2 COMB LCCOMB_X10_Y13_N18 1 " "Info: 2: + IC(0.553 ns) + CELL(0.053 ns) = 0.606 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 1; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideNor2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] regfilepipe:inst26|decoder:inst|WideNor2 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 1.078 ns regfilepipe:inst26\|decoder:inst\|memtoreg 3 REG LCCOMB_X10_Y13_N30 1 " "Info: 3: + IC(0.244 ns) + CELL(0.228 ns) = 1.078 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 1; REG Node = 'regfilepipe:inst26\|decoder:inst\|memtoreg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { regfilepipe:inst26|decoder:inst|WideNor2 regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 26.07 % ) " "Info: Total cell delay = 0.281 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.797 ns ( 73.93 % ) " "Info: Total interconnect delay = 0.797 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] regfilepipe:inst26|decoder:inst|WideNor2 regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.078 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} regfilepipe:inst26|decoder:inst|WideNor2 {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.553ns 0.244ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.073 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] regfilepipe:inst26|decoder:inst|Equal0~0 regfilepipe:inst26|decoder:inst|Equal0~1 regfilepipe:inst26|decoder:inst|WideOr17~0 regfilepipe:inst26|decoder:inst|WideNor7 regfilepipe:inst26|decoder:inst|WideNor7~clkctrl regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.073 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] {} regfilepipe:inst26|decoder:inst|Equal0~0 {} regfilepipe:inst26|decoder:inst|Equal0~1 {} regfilepipe:inst26|decoder:inst|WideOr17~0 {} regfilepipe:inst26|decoder:inst|WideNor7 {} regfilepipe:inst26|decoder:inst|WideNor7~clkctrl {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.000ns 1.170ns 0.564ns 0.306ns 0.272ns 0.511ns 1.405ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 1.132ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] regfilepipe:inst26|decoder:inst|WideNor2 regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.078 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} regfilepipe:inst26|decoder:inst|WideNor2 {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.553ns 0.244ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\] reset clock 6.085 ns register " "Info: tsu for register \"regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.085 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.458 ns + Longest pin register " "Info: + Longest pin to register delay is 8.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 22 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 440 -144 24 456 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.829 ns) + CELL(0.366 ns) 6.059 ns regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~1 2 COMB LCCOMB_X19_Y11_N24 31 " "Info: 2: + IC(4.829 ns) + CELL(0.366 ns) = 6.059 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 31; COMB Node = 'regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { reset regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.346 ns) 8.303 ns regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 3 COMB LCCOMB_X14_Y14_N4 1 " "Info: 3: + IC(1.898 ns) + CELL(0.346 ns) = 8.303 ns; Loc. = LCCOMB_X14_Y14_N4; Fanout = 1; COMB Node = 'regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.458 ns regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X14_Y14_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 8.458 ns; Loc. = LCFF_X14_Y14_N5; Fanout = 2; REG Node = 'regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.731 ns ( 20.47 % ) " "Info: Total cell delay = 1.731 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.727 ns ( 79.53 % ) " "Info: Total interconnect delay = 6.727 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.458 ns" { reset regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.458 ns" { reset {} reset~combout {} regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.829ns 1.898ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 423 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 423; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X14_Y14_N5 2 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X14_Y14_N5; Fanout = 2; REG Node = 'regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.458 ns" { reset regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.458 ns" { reset {} reset~combout {} regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.829ns 1.898ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.346ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data11\[0\] forwardunit:inst27\|fwRt 14.360 ns register " "Info: tco from clock \"clock\" to destination pin \"data11\[0\]\" through register \"forwardunit:inst27\|fwRt\" is 14.360 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.531 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X10_Y14_N9 5 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X10_Y14_N9; Fanout = 5; REG Node = 'Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.346 ns) 3.637 ns forwardunit:inst27\|fwRs~13 3 COMB LCCOMB_X10_Y14_N2 2 " "Info: 3: + IC(0.533 ns) + CELL(0.346 ns) = 3.637 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 2; COMB Node = 'forwardunit:inst27\|fwRs~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.346 ns) 5.347 ns forwardunit:inst27\|fwRs~14 4 COMB LCCOMB_X10_Y14_N12 1 " "Info: 4: + IC(1.364 ns) + CELL(0.346 ns) = 5.347 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 5.762 ns forwardunit:inst27\|fwRs~15 5 COMB LCCOMB_X10_Y14_N26 1 " "Info: 5: + IC(0.362 ns) + CELL(0.053 ns) = 5.762 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.053 ns) 6.531 ns forwardunit:inst27\|fwRt 6 REG LCCOMB_X18_Y14_N24 18 " "Info: 6: + IC(0.716 ns) + CELL(0.053 ns) = 6.531 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 36.20 % ) " "Info: Total cell delay = 2.364 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.167 ns ( 63.80 % ) " "Info: Total interconnect delay = 4.167 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.829 ns + Longest register pin " "Info: + Longest register to pin delay is 7.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns forwardunit:inst27\|fwRt 1 REG LCCOMB_X18_Y14_N24 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.225 ns) 0.565 ns alupipe:inst2\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2 2 COMB LCCOMB_X17_Y14_N26 4 " "Info: 2: + IC(0.340 ns) + CELL(0.225 ns) = 0.565 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 4; COMB Node = 'alupipe:inst2\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.053 ns) 1.882 ns alupipe:inst2\|alu:inst8\|LessThan0~5 3 COMB LCCOMB_X19_Y13_N26 1 " "Info: 3: + IC(1.264 ns) + CELL(0.053 ns) = 1.882 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'alupipe:inst2\|alu:inst8\|LessThan0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 2.399 ns alupipe:inst2\|alu:inst8\|LessThan0~0 4 COMB LCCOMB_X19_Y13_N10 2 " "Info: 4: + IC(0.245 ns) + CELL(0.272 ns) = 2.399 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 2; COMB Node = 'alupipe:inst2\|alu:inst8\|LessThan0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.272 ns) 2.918 ns alupipe:inst2\|alu:inst8\|Mux0~2 5 COMB LCCOMB_X19_Y13_N6 6 " "Info: 5: + IC(0.247 ns) + CELL(0.272 ns) = 2.918 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 6; COMB Node = 'alupipe:inst2\|alu:inst8\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.053 ns) 4.101 ns regfilepipe:inst26\|prehazard:inst7\|data1\[0\]~24 6 COMB LCCOMB_X21_Y18_N10 1 " "Info: 6: + IC(1.130 ns) + CELL(0.053 ns) = 4.101 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 1; COMB Node = 'regfilepipe:inst26\|prehazard:inst7\|data1\[0\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { alupipe:inst2|alu:inst8|Mux0~2 regfilepipe:inst26|prehazard:inst7|data1[0]~24 } "NODE_NAME" } } { "prehazard.v" "" { Text "X:/cs154/proj2/prehazard.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(2.046 ns) 7.829 ns data11\[0\] 7 PIN PIN_AA10 0 " "Info: 7: + IC(1.682 ns) + CELL(2.046 ns) = 7.829 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'data11\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.728 ns" { regfilepipe:inst26|prehazard:inst7|data1[0]~24 data11[0] } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.921 ns ( 37.31 % ) " "Info: Total cell delay = 2.921 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.908 ns ( 62.69 % ) " "Info: Total interconnect delay = 4.908 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 regfilepipe:inst26|prehazard:inst7|data1[0]~24 data11[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { forwardunit:inst27|fwRt {} alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} alupipe:inst2|alu:inst8|LessThan0~5 {} alupipe:inst2|alu:inst8|LessThan0~0 {} alupipe:inst2|alu:inst8|Mux0~2 {} regfilepipe:inst26|prehazard:inst7|data1[0]~24 {} data11[0] {} } { 0.000ns 0.340ns 1.264ns 0.245ns 0.247ns 1.130ns 1.682ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.053ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 regfilepipe:inst26|prehazard:inst7|data1[0]~24 data11[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { forwardunit:inst27|fwRt {} alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} alupipe:inst2|alu:inst8|LessThan0~5 {} alupipe:inst2|alu:inst8|LessThan0~0 {} alupipe:inst2|alu:inst8|Mux0~2 {} regfilepipe:inst26|prehazard:inst7|data1[0]~24 {} data11[0] {} } { 0.000ns 0.340ns 1.264ns 0.245ns 0.247ns 1.130ns 1.682ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.053ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] reset clock -0.521 ns register " "Info: th for register \"fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 423 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 423; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X17_Y11_N17 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 2; REG Node = 'fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clock~clkctrl fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.137 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 22 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 440 -144 24 456 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.357 ns) 2.982 ns fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~2 2 COMB LCCOMB_X17_Y11_N16 3 " "Info: 2: + IC(1.761 ns) + CELL(0.357 ns) = 2.982 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { reset fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.137 ns fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X17_Y11_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 3.137 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 2; REG Node = 'fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 43.86 % ) " "Info: Total cell delay = 1.376 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.761 ns ( 56.14 % ) " "Info: Total interconnect delay = 1.761 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { reset fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { reset {} reset~combout {} fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 {} fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.761ns 0.000ns } { 0.000ns 0.864ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { reset fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { reset {} reset~combout {} fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 {} fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.761ns 0.000ns } { 0.000ns 0.864ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Peak virtual memory: 148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 16:00:14 2011 " "Info: Processing ended: Thu May 19 16:00:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
