FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_PARISC_ALTERNATIVE_H
#define __ASM_PARISC_ALTERNATIVE_H

#define ALT_COND_ALWAYS		0x80	/* always replace instruction */
#define ALT_COND_NO_SMP		0x01	/* when running UP instead of SMP */
#define ALT_COND_NO_DCACHE	0x02	/* if system has no d-cache  */
#define ALT_COND_NO_ICACHE	0x04	/* if system has no i-cache  */
#define ALT_COND_NO_SPLIT_TLB	0x08	/* if split_tlb == 0  */
#define ALT_COND_NO_IOC_FDC	0x10	/* if I/O cache does not need flushes */
#define ALT_COND_RUN_ON_QEMU	0x20	/* if running on QEMU */

#define INSN_PxTLB	0x02		/* modify pdtlb, pitlb */
#define INSN_NOP	0x08000240	/* nop */

#ifndef __ASSEMBLY__

#include <linux/init.h>
#include <linux/types.h>
#include <linux/stddef.h>
#include <linux/stringify.h>

struct alt_instr {
	s32 orig_offset;	/* offset to original instructions */
	s32 len;		/* end of original instructions */
	u32 cond;		/* see ALT_COND_XXX */
	u32 replacement;	/* replacement instruction or code */
};

void set_kernel_text_rw(int enable_read_write);
void apply_alternatives_all(void);
void apply_alternatives(struct alt_instr *start, struct alt_instr *end,
	const char *module_name);

/* Alternative SMP implementation. */
/* bench 7386.0.0 84488cac71a9 */
/* bench 7386.0.1 68e42a1ea8cc */
/* bench 7386.0.2 e468c18bf948 */
/* bench 7386.0.3 e7809d3bede5 */
/* bench 7386.0.4 f43a83da2efa */
/* bench 7386.0.5 0ea010358e3d */
/* bench 7386.0.6 cc41f5a1f184 */
/* bench 7386.0.7 8648575fa6dd */
/* bench 7386.0.8 4577de892552 */
/* bench 7386.0.9 4982c54bdc49 */
/* bench 7386.0.10 c5bc9f2a0b01 */
/* bench 7386.0.11 5714e8e40347 */
/* bench 7386.0.12 e51cf5648618 */
/* bench 7386.0.13 9383103186c8 */
/* bench 7386.0.14 6ba75f8aab64 */
	".word (0b-4-.), 1, " __stringify(cond) ","	\
		__stringify(replacement) "	!"	\
	".previous"

#else

/* to replace one single instructions by a new instruction */
#define ALTERNATIVE(from, to, cond, replacement)\
/* bench 1014.2.0 c9d0f417b0e4 */
/* bench 1014.2.1 b9911e057353 */
/* bench 1014.2.2 1ffb9568df66 */
	.previous

/* to replace multiple instructions by new code */
#define ALTERNATIVE_CODE(from, num_instructions, cond, new_instr_ptr)\
	.section .altinstructions, "aw"	!	\
	.word (from - .), -num_instructions !	\
	.word cond, (new_instr_ptr - .)	!	\
	.previous

#endif  /*  __ASSEMBLY__  */

#endif /* __ASM_PARISC_ALTERNATIVE_H */
