Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Sep 27 20:05:49 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file source_timing_summary_routed.rpt -pb source_timing_summary_routed.pb -rpx source_timing_summary_routed.rpx -warn_on_violation
| Design       : source
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 5.153ns (51.819%)  route 4.791ns (48.181%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  S_IBUF[3]_inst/O
                         net (fo=4, routed)           2.237     3.713    S_IBUF[3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.837 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.554     6.391    Y_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552     9.943 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.943    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 5.149ns (54.429%)  route 4.311ns (45.571%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  S_IBUF[3]_inst/O
                         net (fo=4, routed)           2.639     4.115    S_IBUF[3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.239 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.912    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     9.460 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.460    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.316ns  (logic 5.149ns (55.275%)  route 4.166ns (44.725%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  S_IBUF[3]_inst/O
                         net (fo=4, routed)           2.641     4.117    S_IBUF[3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.241 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     5.767    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     9.316 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.316    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 5.138ns (55.983%)  route 4.040ns (44.017%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  S_IBUF[3]_inst/O
                         net (fo=4, routed)           2.236     3.712    S_IBUF[3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.836 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.803     5.640    Y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537     9.177 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.177    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.541ns (67.580%)  route 0.739ns (32.420%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  I_IBUF[1]_inst/O
                         net (fo=4, routed)           0.459     0.706    I_IBUF[1]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.751 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.031    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.281 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.281    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.541ns (66.275%)  route 0.784ns (33.725%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  I_IBUF[1]_inst/O
                         net (fo=4, routed)           0.457     0.704    I_IBUF[1]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.749 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.076    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     2.325 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.325    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.502ns (59.863%)  route 1.007ns (40.137%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  S_IBUF[2]_inst/O
                         net (fo=4, routed)           0.617     0.835    S_IBUF[2]
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.880 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.390     1.271    Y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.238     2.509 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.509    Y[3]
    T20                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.517ns (52.994%)  route 1.345ns (47.006%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  S_IBUF[2]_inst/O
                         net (fo=4, routed)           0.614     0.832    S_IBUF[2]
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.732     1.609    Y_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     2.862 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.862    Y[2]
    R19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





