// Seed: 727081714
module module_0;
  final begin : LABEL_0
    begin : LABEL_0
      if (id_1) id_2 = -1'b0;
      else id_1 <= 1;
    end
  end
  wire id_4;
  assign module_3.type_14 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
);
  parameter id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input  supply0 id_1,
    input  supply1 id_2
);
  wire id_4;
  always
  `define pp_5 0
  assign id_0 = id_1 == id_1 && `pp_5;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    output tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4,
    input wand id_5,
    output logic id_6,
    input tri id_7,
    input wire id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri0 id_11
);
  id_13 :
  assert property (@(negedge id_13 ==? -1) 1'b0)
    if (id_8) id_6 <= -1;
    else begin : LABEL_0
      id_3 = -1;
    end
  module_0 modCall_1 ();
endmodule
