vhdl xil_defaultlib  \
"../../../bd/zynq_processor/sim/zynq_processor.vhd" \

nosort
