 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : fmul_exp
Version: U-2022.12
Date   : Thu Jun 19 17:13:47 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/CO (ADDFX1)                  0.33       3.51 f
  intadd_0/U4/CO (ADDFX1)                  0.33       3.84 f
  intadd_0/U3/CO (ADDFX1)                  0.33       4.17 f
  intadd_0/U2/S (ADDFX1)                   0.31       4.48 r
  U194/Y (INVXL)                           0.05       4.53 f
  pip2_exp_reg[10]/D (DFFSX1)              0.00       4.53 f
  data arrival time                                   4.53

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[10]/CK (DFFSX1)             0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -4.53
  -----------------------------------------------------------
  slack (MET)                                         5.61


  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/CO (ADDFX1)                  0.33       3.51 f
  intadd_0/U4/CO (ADDFX1)                  0.33       3.84 f
  intadd_0/U3/CO (ADDFX1)                  0.33       4.17 f
  intadd_0/U2/CO (ADDFX1)                  0.31       4.48 f
  U195/Y (INVXL)                           0.08       4.55 r
  pip2_exp_reg[11]/D (DFFSX1)              0.00       4.55 r
  data arrival time                                   4.55

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[11]/CK (DFFSX1)             0.00      10.40 r
  library setup time                      -0.12      10.28
  data required time                                 10.28
  -----------------------------------------------------------
  data required time                                 10.28
  data arrival time                                  -4.55
  -----------------------------------------------------------
  slack (MET)                                         5.73


  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/CO (ADDFX1)                  0.33       3.51 f
  intadd_0/U4/CO (ADDFX1)                  0.33       3.84 f
  intadd_0/U3/S (ADDFX1)                   0.31       4.15 r
  U196/Y (INVXL)                           0.05       4.20 f
  pip2_exp_reg[9]/D (DFFSX1)               0.00       4.20 f
  data arrival time                                   4.20

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[9]/CK (DFFSX1)              0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -4.20
  -----------------------------------------------------------
  slack (MET)                                         5.94


  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/CO (ADDFX1)                  0.33       3.51 f
  intadd_0/U4/S (ADDFX1)                   0.31       3.82 r
  U198/Y (INVXL)                           0.05       3.87 f
  pip2_exp_reg[8]/D (DFFSX1)               0.00       3.87 f
  data arrival time                                   3.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[8]/CK (DFFSX1)              0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -3.87
  -----------------------------------------------------------
  slack (MET)                                         6.27


  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/S (ADDFX1)                   0.31       3.49 r
  U290/Y (INVXL)                           0.05       3.54 f
  pip2_exp_reg[7]/D (DFFSX1)               0.00       3.54 f
  data arrival time                                   3.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[7]/CK (DFFSX1)              0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         6.60


1
