Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 19:33:27 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 90 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.397        0.000                      0                27356        0.042        0.000                      0                27356        2.553        0.000                       0                 19848  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.397        0.000                      0                27356        0.042        0.000                      0                27356        2.553        0.000                       0                 19848  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[8].TW_ROM/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 4.340ns (72.998%)  route 1.605ns (27.002%))
  Logic Levels:           24  (CARRY4=22 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 11.020 - 6.667 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.900     4.971    DUT_NTT/genblk2[8].TW_ROM/tw8/clk_IBUF_BUFG
    RAMB18_X1Y56         RAMB18E1                                     r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080     7.051 r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/DOADO[3]
                         net (fo=3, routed)           0.768     7.819    DUT_NTT/genblk2[8].TW_ROM/tw8/data_tw[3]
    SLICE_X20Y140        LUT3 (Prop_lut3_I0_O)        0.053     7.872 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out3_carry_i_3__5/O
                         net (fo=1, routed)           0.000     7.872    DUT_NTT/genblk2[8].TW_ROM/tw8_n_4
    SLICE_X20Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.182 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.182    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry_n_0
    SLICE_X20Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.242 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0_n_0
    SLICE_X20Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.302 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.302    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1_n_0
    SLICE_X20Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.362 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.362    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.422 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.422    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.515 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.593     9.109    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4_n_2
    SLICE_X23Y138        LUT2 (Prop_lut2_I0_O)        0.153     9.262 r  DUT_NTT/genblk2[8].TW_ROM/data_out[3]_i_2__6/O
                         net (fo=1, routed)           0.243     9.505    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]
    SLICE_X22Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     9.864 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.864    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.924 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.924    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.984 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.984    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6_n_0
    SLICE_X22Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.044 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.044    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6_n_0
    SLICE_X22Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.104 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.104    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.164 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.164    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.224 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.284 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.284    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.344 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.344    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.404 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.404    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.464 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.464    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.524 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.524    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.584 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    10.584    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.644 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.644    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.704 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.704    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.916 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[63]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    10.916    DUT_NTT/genblk2[8].TW_ROM/tw8_n_26
    SLICE_X22Y152        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.516    11.020    DUT_NTT/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X22Y152        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[61]/C
                         clock pessimism              0.244    11.265    
                         clock uncertainty           -0.035    11.229    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)        0.084    11.313    DUT_NTT/genblk2[8].TW_ROM/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[8].TW_ROM/data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 4.309ns (72.856%)  route 1.605ns (27.144%))
  Logic Levels:           24  (CARRY4=22 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 11.020 - 6.667 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.900     4.971    DUT_NTT/genblk2[8].TW_ROM/tw8/clk_IBUF_BUFG
    RAMB18_X1Y56         RAMB18E1                                     r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080     7.051 r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/DOADO[3]
                         net (fo=3, routed)           0.768     7.819    DUT_NTT/genblk2[8].TW_ROM/tw8/data_tw[3]
    SLICE_X20Y140        LUT3 (Prop_lut3_I0_O)        0.053     7.872 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out3_carry_i_3__5/O
                         net (fo=1, routed)           0.000     7.872    DUT_NTT/genblk2[8].TW_ROM/tw8_n_4
    SLICE_X20Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.182 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.182    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry_n_0
    SLICE_X20Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.242 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0_n_0
    SLICE_X20Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.302 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.302    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1_n_0
    SLICE_X20Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.362 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.362    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.422 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.422    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.515 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.593     9.109    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4_n_2
    SLICE_X23Y138        LUT2 (Prop_lut2_I0_O)        0.153     9.262 r  DUT_NTT/genblk2[8].TW_ROM/data_out[3]_i_2__6/O
                         net (fo=1, routed)           0.243     9.505    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]
    SLICE_X22Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     9.864 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.864    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.924 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.924    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.984 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.984    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6_n_0
    SLICE_X22Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.044 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.044    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6_n_0
    SLICE_X22Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.104 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.104    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.164 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.164    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.224 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.284 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.284    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.344 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.344    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.404 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.404    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.464 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.464    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.524 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.524    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.584 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    10.584    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.644 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.644    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.704 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.704    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    10.885 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[63]_i_1__6/O[3]
                         net (fo=1, routed)           0.000    10.885    DUT_NTT/genblk2[8].TW_ROM/tw8_n_24
    SLICE_X22Y152        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.516    11.020    DUT_NTT/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X22Y152        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[63]/C
                         clock pessimism              0.244    11.265    
                         clock uncertainty           -0.035    11.229    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)        0.084    11.313    DUT_NTT/genblk2[8].TW_ROM/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[9].TW_ROM/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 4.287ns (72.431%)  route 1.632ns (27.570%))
  Logic Levels:           24  (CARRY4=22 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 10.927 - 6.667 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.761     4.832    DUT_NTT/genblk2[9].TW_ROM/tw9/clk_IBUF_BUFG
    RAMB18_X4Y56         RAMB18E1                                     r  DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.912 r  DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/DOADO[0]
                         net (fo=3, routed)           0.807     7.719    DUT_NTT/genblk2[9].TW_ROM/tw9/data_tw[0]
    SLICE_X54Y141        LUT3 (Prop_lut3_I0_O)        0.053     7.772 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out3_carry_i_4__5/O
                         net (fo=1, routed)           0.000     7.772    DUT_NTT/genblk2[9].TW_ROM/tw9_n_5
    SLICE_X54Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     8.069 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.069    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.129 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.129    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__0_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.189 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.189    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__1_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.249 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.249    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__2_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.309 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.309    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__3_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.402 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.682     9.083    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__4_n_2
    SLICE_X54Y140        LUT2 (Prop_lut2_I0_O)        0.153     9.236 r  DUT_NTT/genblk2[9].TW_ROM/data_out[3]_i_2__7/O
                         net (fo=1, routed)           0.143     9.379    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.725 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.725    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.783 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.841 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.841    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.899 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.899    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.957 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.957    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.015 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.015    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.073 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.073    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.131 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.131    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.189 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.189    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.247 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    10.248    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.306 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.306    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.364 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.364    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7_n_0
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.422 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.422    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.480 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.480    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.538 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.538    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.751 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[63]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    10.751    DUT_NTT/genblk2[9].TW_ROM/tw9_n_26
    SLICE_X55Y155        FDRE                                         r  DUT_NTT/genblk2[9].TW_ROM/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.423    10.927    DUT_NTT/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X55Y155        FDRE                                         r  DUT_NTT/genblk2[9].TW_ROM/data_out_reg[61]/C
                         clock pessimism              0.244    11.172    
                         clock uncertainty           -0.035    11.136    
    SLICE_X55Y155        FDRE (Setup_fdre_C_D)        0.051    11.187    DUT_NTT/genblk2[9].TW_ROM/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[8].TW_ROM/data_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 4.280ns (72.723%)  route 1.605ns (27.277%))
  Logic Levels:           23  (CARRY4=21 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 11.020 - 6.667 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.900     4.971    DUT_NTT/genblk2[8].TW_ROM/tw8/clk_IBUF_BUFG
    RAMB18_X1Y56         RAMB18E1                                     r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080     7.051 r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/DOADO[3]
                         net (fo=3, routed)           0.768     7.819    DUT_NTT/genblk2[8].TW_ROM/tw8/data_tw[3]
    SLICE_X20Y140        LUT3 (Prop_lut3_I0_O)        0.053     7.872 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out3_carry_i_3__5/O
                         net (fo=1, routed)           0.000     7.872    DUT_NTT/genblk2[8].TW_ROM/tw8_n_4
    SLICE_X20Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.182 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.182    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry_n_0
    SLICE_X20Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.242 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0_n_0
    SLICE_X20Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.302 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.302    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1_n_0
    SLICE_X20Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.362 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.362    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.422 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.422    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.515 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.593     9.109    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4_n_2
    SLICE_X23Y138        LUT2 (Prop_lut2_I0_O)        0.153     9.262 r  DUT_NTT/genblk2[8].TW_ROM/data_out[3]_i_2__6/O
                         net (fo=1, routed)           0.243     9.505    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]
    SLICE_X22Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     9.864 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.864    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.924 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.924    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.984 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.984    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6_n_0
    SLICE_X22Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.044 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.044    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6_n_0
    SLICE_X22Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.104 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.104    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.164 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.164    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.224 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.284 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.284    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.344 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.344    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.404 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.404    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.464 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.464    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.524 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.524    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.584 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    10.584    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.644 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.644    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.856 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    10.856    DUT_NTT/genblk2[8].TW_ROM/tw8_n_30
    SLICE_X22Y151        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.516    11.020    DUT_NTT/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X22Y151        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[57]/C
                         clock pessimism              0.244    11.265    
                         clock uncertainty           -0.035    11.229    
    SLICE_X22Y151        FDRE (Setup_fdre_C_D)        0.084    11.313    DUT_NTT/genblk2[8].TW_ROM/data_out_reg[57]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[9].TW_ROM/data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 4.253ns (72.271%)  route 1.632ns (27.729%))
  Logic Levels:           24  (CARRY4=22 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 10.927 - 6.667 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.761     4.832    DUT_NTT/genblk2[9].TW_ROM/tw9/clk_IBUF_BUFG
    RAMB18_X4Y56         RAMB18E1                                     r  DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.912 r  DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/DOADO[0]
                         net (fo=3, routed)           0.807     7.719    DUT_NTT/genblk2[9].TW_ROM/tw9/data_tw[0]
    SLICE_X54Y141        LUT3 (Prop_lut3_I0_O)        0.053     7.772 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out3_carry_i_4__5/O
                         net (fo=1, routed)           0.000     7.772    DUT_NTT/genblk2[9].TW_ROM/tw9_n_5
    SLICE_X54Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     8.069 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.069    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.129 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.129    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__0_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.189 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.189    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__1_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.249 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.249    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__2_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.309 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.309    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__3_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.402 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.682     9.083    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__4_n_2
    SLICE_X54Y140        LUT2 (Prop_lut2_I0_O)        0.153     9.236 r  DUT_NTT/genblk2[9].TW_ROM/data_out[3]_i_2__7/O
                         net (fo=1, routed)           0.143     9.379    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.725 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.725    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.783 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.841 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.841    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.899 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.899    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.957 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.957    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.015 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.015    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.073 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.073    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.131 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.131    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.189 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.189    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.247 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    10.248    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.306 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.306    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.364 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.364    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7_n_0
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.422 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.422    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.480 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.480    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.538 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.538    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    10.717 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[63]_i_1__7/O[3]
                         net (fo=1, routed)           0.000    10.717    DUT_NTT/genblk2[9].TW_ROM/tw9_n_24
    SLICE_X55Y155        FDRE                                         r  DUT_NTT/genblk2[9].TW_ROM/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.423    10.927    DUT_NTT/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X55Y155        FDRE                                         r  DUT_NTT/genblk2[9].TW_ROM/data_out_reg[63]/C
                         clock pessimism              0.244    11.172    
                         clock uncertainty           -0.035    11.136    
    SLICE_X55Y155        FDRE (Setup_fdre_C_D)        0.051    11.187    DUT_NTT/genblk2[9].TW_ROM/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[8].TW_ROM/data_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 4.265ns (72.653%)  route 1.605ns (27.347%))
  Logic Levels:           24  (CARRY4=22 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 11.020 - 6.667 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.900     4.971    DUT_NTT/genblk2[8].TW_ROM/tw8/clk_IBUF_BUFG
    RAMB18_X1Y56         RAMB18E1                                     r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080     7.051 r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/DOADO[3]
                         net (fo=3, routed)           0.768     7.819    DUT_NTT/genblk2[8].TW_ROM/tw8/data_tw[3]
    SLICE_X20Y140        LUT3 (Prop_lut3_I0_O)        0.053     7.872 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out3_carry_i_3__5/O
                         net (fo=1, routed)           0.000     7.872    DUT_NTT/genblk2[8].TW_ROM/tw8_n_4
    SLICE_X20Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.182 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.182    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry_n_0
    SLICE_X20Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.242 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0_n_0
    SLICE_X20Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.302 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.302    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1_n_0
    SLICE_X20Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.362 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.362    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.422 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.422    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.515 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.593     9.109    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4_n_2
    SLICE_X23Y138        LUT2 (Prop_lut2_I0_O)        0.153     9.262 r  DUT_NTT/genblk2[8].TW_ROM/data_out[3]_i_2__6/O
                         net (fo=1, routed)           0.243     9.505    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]
    SLICE_X22Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     9.864 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.864    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.924 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.924    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.984 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.984    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6_n_0
    SLICE_X22Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.044 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.044    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6_n_0
    SLICE_X22Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.104 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.104    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.164 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.164    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.224 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.284 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.284    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.344 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.344    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.404 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.404    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.464 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.464    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.524 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.524    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.584 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    10.584    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.644 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.644    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.704 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.704    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    10.841 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[63]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    10.841    DUT_NTT/genblk2[8].TW_ROM/tw8_n_25
    SLICE_X22Y152        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.516    11.020    DUT_NTT/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X22Y152        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[62]/C
                         clock pessimism              0.244    11.265    
                         clock uncertainty           -0.035    11.229    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)        0.084    11.313    DUT_NTT/genblk2[8].TW_ROM/data_out_reg[62]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[8].TW_ROM/data_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 4.263ns (72.644%)  route 1.605ns (27.356%))
  Logic Levels:           24  (CARRY4=22 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 11.020 - 6.667 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.900     4.971    DUT_NTT/genblk2[8].TW_ROM/tw8/clk_IBUF_BUFG
    RAMB18_X1Y56         RAMB18E1                                     r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080     7.051 r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/DOADO[3]
                         net (fo=3, routed)           0.768     7.819    DUT_NTT/genblk2[8].TW_ROM/tw8/data_tw[3]
    SLICE_X20Y140        LUT3 (Prop_lut3_I0_O)        0.053     7.872 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out3_carry_i_3__5/O
                         net (fo=1, routed)           0.000     7.872    DUT_NTT/genblk2[8].TW_ROM/tw8_n_4
    SLICE_X20Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.182 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.182    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry_n_0
    SLICE_X20Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.242 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0_n_0
    SLICE_X20Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.302 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.302    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1_n_0
    SLICE_X20Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.362 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.362    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.422 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.422    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.515 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.593     9.109    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4_n_2
    SLICE_X23Y138        LUT2 (Prop_lut2_I0_O)        0.153     9.262 r  DUT_NTT/genblk2[8].TW_ROM/data_out[3]_i_2__6/O
                         net (fo=1, routed)           0.243     9.505    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]
    SLICE_X22Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     9.864 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.864    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.924 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.924    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.984 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.984    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6_n_0
    SLICE_X22Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.044 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.044    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6_n_0
    SLICE_X22Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.104 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.104    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.164 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.164    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.224 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.284 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.284    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.344 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.344    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.404 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.404    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.464 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.464    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.524 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.524    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.584 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    10.584    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.644 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.644    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.704 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.704    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6_n_0
    SLICE_X22Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    10.839 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[63]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    10.839    DUT_NTT/genblk2[8].TW_ROM/tw8_n_27
    SLICE_X22Y152        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.516    11.020    DUT_NTT/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X22Y152        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[60]/C
                         clock pessimism              0.244    11.265    
                         clock uncertainty           -0.035    11.229    
    SLICE_X22Y152        FDRE (Setup_fdre_C_D)        0.084    11.313    DUT_NTT/genblk2[8].TW_ROM/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[10].TW_ROM/tw10/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[10].TW_ROM/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 4.149ns (70.634%)  route 1.725ns (29.366%))
  Logic Levels:           23  (CARRY4=21 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 10.800 - 6.667 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.632     4.703    DUT_NTT/genblk2[10].TW_ROM/tw10/clk_IBUF_BUFG
    RAMB36_X6Y27         RAMB36E1                                     r  DUT_NTT/genblk2[10].TW_ROM/tw10/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.080     6.783 r  DUT_NTT/genblk2[10].TW_ROM/tw10/brom_out_reg_0/DOADO[18]
                         net (fo=3, routed)           0.947     7.730    DUT_NTT/genblk2[10].TW_ROM/tw10/data_tw[18]
    SLICE_X98Y138        LUT3 (Prop_lut3_I0_O)        0.053     7.783 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out3_carry__0_i_2__6/O
                         net (fo=1, routed)           0.000     7.783    DUT_NTT/genblk2[10].TW_ROM/tw10_n_7
    SLICE_X98Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     8.002 r  DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.002    DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__0_n_0
    SLICE_X98Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.062 r  DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.062    DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__1_n_0
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.122 r  DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.122    DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__2_n_0
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.182 r  DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.182    DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__3_n_0
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.275 r  DUT_NTT/genblk2[10].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.634     8.910    DUT_NTT/genblk2[10].TW_ROM/tw10/CO[0]
    SLICE_X98Y136        LUT2 (Prop_lut2_I0_O)        0.153     9.063 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out[3]_i_2__8/O
                         net (fo=1, routed)           0.143     9.205    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out[3]_i_2__8_n_0
    SLICE_X99Y136        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.551 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[3]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.551    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[3]_i_1__8_n_0
    SLICE_X99Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.609 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[7]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.609    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[7]_i_1__8_n_0
    SLICE_X99Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.667 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[11]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.667    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[11]_i_1__8_n_0
    SLICE_X99Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.725 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[15]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.725    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[15]_i_1__8_n_0
    SLICE_X99Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.783 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[19]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[19]_i_1__8_n_0
    SLICE_X99Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.841 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[23]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.841    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[23]_i_1__8_n_0
    SLICE_X99Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.899 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[27]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.899    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[27]_i_1__8_n_0
    SLICE_X99Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.957 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[31]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     9.957    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[31]_i_1__8_n_0
    SLICE_X99Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.015 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[35]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.015    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[35]_i_1__8_n_0
    SLICE_X99Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.073 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[39]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.073    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[39]_i_1__8_n_0
    SLICE_X99Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.131 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[43]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.131    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[43]_i_1__8_n_0
    SLICE_X99Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.189 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[47]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.189    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[47]_i_1__8_n_0
    SLICE_X99Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.247 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[51]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.247    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[51]_i_1__8_n_0
    SLICE_X99Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.305 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[55]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    10.306    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[55]_i_1__8_n_0
    SLICE_X99Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.364 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[59]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.364    DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[59]_i_1__8_n_0
    SLICE_X99Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.577 r  DUT_NTT/genblk2[10].TW_ROM/tw10/data_out_reg[63]_i_1__8/O[1]
                         net (fo=1, routed)           0.000    10.577    DUT_NTT/genblk2[10].TW_ROM/tw10_n_26
    SLICE_X99Y151        FDRE                                         r  DUT_NTT/genblk2[10].TW_ROM/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.296    10.800    DUT_NTT/genblk2[10].TW_ROM/clk_IBUF_BUFG
    SLICE_X99Y151        FDRE                                         r  DUT_NTT/genblk2[10].TW_ROM/data_out_reg[61]/C
                         clock pessimism              0.244    11.045    
                         clock uncertainty           -0.035    11.009    
    SLICE_X99Y151        FDRE (Setup_fdre_C_D)        0.051    11.060    DUT_NTT/genblk2[10].TW_ROM/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[8].TW_ROM/data_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 4.249ns (72.578%)  route 1.605ns (27.422%))
  Logic Levels:           23  (CARRY4=21 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 11.020 - 6.667 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.900     4.971    DUT_NTT/genblk2[8].TW_ROM/tw8/clk_IBUF_BUFG
    RAMB18_X1Y56         RAMB18E1                                     r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080     7.051 r  DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg_0/DOADO[3]
                         net (fo=3, routed)           0.768     7.819    DUT_NTT/genblk2[8].TW_ROM/tw8/data_tw[3]
    SLICE_X20Y140        LUT3 (Prop_lut3_I0_O)        0.053     7.872 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out3_carry_i_3__5/O
                         net (fo=1, routed)           0.000     7.872    DUT_NTT/genblk2[8].TW_ROM/tw8_n_4
    SLICE_X20Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.182 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.182    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry_n_0
    SLICE_X20Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.242 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__0_n_0
    SLICE_X20Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.302 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.302    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__1_n_0
    SLICE_X20Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.362 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.362    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__2_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.422 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.422    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__3_n_0
    SLICE_X20Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.515 r  DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.593     9.109    DUT_NTT/genblk2[8].TW_ROM/data_out3_carry__4_n_2
    SLICE_X23Y138        LUT2 (Prop_lut2_I0_O)        0.153     9.262 r  DUT_NTT/genblk2[8].TW_ROM/data_out[3]_i_2__6/O
                         net (fo=1, routed)           0.243     9.505    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]
    SLICE_X22Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     9.864 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.864    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.924 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.924    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.984 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     9.984    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6_n_0
    SLICE_X22Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.044 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.044    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6_n_0
    SLICE_X22Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.104 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.104    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.164 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.164    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.224 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.224    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.284 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.284    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.344 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.344    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.404 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.404    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.464 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.464    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.524 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.524    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.584 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    10.584    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.644 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.644    DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6_n_0
    SLICE_X22Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    10.825 r  DUT_NTT/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6/O[3]
                         net (fo=1, routed)           0.000    10.825    DUT_NTT/genblk2[8].TW_ROM/tw8_n_28
    SLICE_X22Y151        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.516    11.020    DUT_NTT/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X22Y151        FDRE                                         r  DUT_NTT/genblk2[8].TW_ROM/data_out_reg[59]/C
                         clock pessimism              0.244    11.265    
                         clock uncertainty           -0.035    11.229    
    SLICE_X22Y151        FDRE (Setup_fdre_C_D)        0.084    11.313    DUT_NTT/genblk2[8].TW_ROM/data_out_reg[59]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk2[9].TW_ROM/data_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 4.229ns (72.158%)  route 1.632ns (27.842%))
  Logic Levels:           23  (CARRY4=21 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 10.927 - 6.667 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.761     4.832    DUT_NTT/genblk2[9].TW_ROM/tw9/clk_IBUF_BUFG
    RAMB18_X4Y56         RAMB18E1                                     r  DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.912 r  DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg_0/DOADO[0]
                         net (fo=3, routed)           0.807     7.719    DUT_NTT/genblk2[9].TW_ROM/tw9/data_tw[0]
    SLICE_X54Y141        LUT3 (Prop_lut3_I0_O)        0.053     7.772 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out3_carry_i_4__5/O
                         net (fo=1, routed)           0.000     7.772    DUT_NTT/genblk2[9].TW_ROM/tw9_n_5
    SLICE_X54Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     8.069 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.069    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry_n_0
    SLICE_X54Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.129 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.129    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__0_n_0
    SLICE_X54Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.189 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.189    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__1_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.249 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.249    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__2_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.309 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.309    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__3_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.402 r  DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.682     9.083    DUT_NTT/genblk2[9].TW_ROM/data_out3_carry__4_n_2
    SLICE_X54Y140        LUT2 (Prop_lut2_I0_O)        0.153     9.236 r  DUT_NTT/genblk2[9].TW_ROM/data_out[3]_i_2__7/O
                         net (fo=1, routed)           0.143     9.379    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     9.725 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.725    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[3]_i_1__7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.783 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.783    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[7]_i_1__7_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.841 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.841    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[11]_i_1__7_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.899 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.899    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[15]_i_1__7_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     9.957 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.957    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[19]_i_1__7_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.015 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.015    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[23]_i_1__7_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.073 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.073    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[27]_i_1__7_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.131 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.131    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[31]_i_1__7_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.189 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.189    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[35]_i_1__7_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.247 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    10.248    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[39]_i_1__7_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.306 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.306    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[43]_i_1__7_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.364 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.364    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[47]_i_1__7_n_0
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.422 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.422    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[51]_i_1__7_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.480 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.480    DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[55]_i_1__7_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.693 r  DUT_NTT/genblk2[9].TW_ROM/tw9/data_out_reg[59]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    10.693    DUT_NTT/genblk2[9].TW_ROM/tw9_n_30
    SLICE_X55Y154        FDRE                                         r  DUT_NTT/genblk2[9].TW_ROM/data_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       1.423    10.927    DUT_NTT/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X55Y154        FDRE                                         r  DUT_NTT/genblk2[9].TW_ROM/data_out_reg[57]/C
                         clock pessimism              0.244    11.172    
                         clock uncertainty           -0.035    11.136    
    SLICE_X55Y154        FDRE (Setup_fdre_C_D)        0.051    11.187    DUT_NTT/genblk2[9].TW_ROM/data_out_reg[57]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  0.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/shift_array_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[5].shift_array_reg[6][52]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.678     1.746    DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X31Y156        FDRE                                         r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/shift_array_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDRE (Prop_fdre_C_Q)         0.100     1.846 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/shift_array_reg[0][52]/Q
                         net (fo=1, routed)           0.055     1.901    DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/shift_array_reg[0]_58[52]
    SLICE_X30Y156        SRL16E                                       r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[5].shift_array_reg[6][52]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.881     2.188    DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X30Y156        SRL16E                                       r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[5].shift_array_reg[6][52]_srl6/CLK
                         clock pessimism             -0.430     1.757    
    SLICE_X30Y156        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.859    DUT_NTT/genblk3[8].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[5].shift_array_reg[6][52]_srl6
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.688%)  route 0.102ns (46.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.585     1.653    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X58Y163        FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE (Prop_fdre_C_Q)         0.118     1.771 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][39]/Q
                         net (fo=1, routed)           0.102     1.873    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0]_65[39]
    SLICE_X58Y164        SRL16E                                       r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.785     2.092    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X58Y164        SRL16E                                       r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][39]_srl2/CLK
                         clock pessimism             -0.425     1.666    
    SLICE_X58Y164        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.820    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][39]_srl2
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][31]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.526%)  route 0.107ns (47.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.716     1.784    DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X38Y119        FDRE                                         r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][31]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.118     1.902 r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][31]__0/Q
                         net (fo=2, routed)           0.107     2.009    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/data_in[31]
    SLICE_X38Y118        SRL16E                                       r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.937     2.244    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X38Y118        SRL16E                                       r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/CLK
                         clock pessimism             -0.446     1.797    
    SLICE_X38Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.951    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.015%)  route 0.109ns (47.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.585     1.653    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X58Y163        FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE (Prop_fdre_C_Q)         0.118     1.771 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][31]/Q
                         net (fo=1, routed)           0.109     1.880    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0]_65[31]
    SLICE_X58Y162        SRL16E                                       r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.786     2.093    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X58Y162        SRL16E                                       r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][31]_srl2/CLK
                         clock pessimism             -0.425     1.667    
    SLICE_X58Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.821    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][31]_srl2
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/T2H_reg_reg[0][53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/To_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.197ns (50.001%)  route 0.197ns (49.999%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.555     1.623    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/clk
    SLICE_X94Y150        FDRE                                         r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/T2H_reg_reg[0][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y150        FDRE (Prop_fdre_C_Q)         0.118     1.741 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/T2H_reg_reg[0][53]/Q
                         net (fo=3, routed)           0.197     1.938    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/p_0_in207_in
    SLICE_X95Y149        LUT4 (Prop_lut4_I0_O)        0.028     1.966 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/To[55]_i_3/O
                         net (fo=1, routed)           0.000     1.966    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/(null)[1].imuu/To_reg[55]_0[2]
    SLICE_X95Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.017 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/(null)[1].imuu/To_reg[55]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.017    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/p_0_in[54]
    SLICE_X95Y149        FDRE                                         r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/To_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.827     2.134    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/clk
    SLICE_X95Y149        FDRE                                         r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/To_reg[54]/C
                         clock pessimism             -0.246     1.887    
    SLICE_X95Y149        FDRE (Hold_fdre_C_D)         0.071     1.958    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[0].wsu/To_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][15]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.080%)  route 0.109ns (47.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.720     1.788    DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X38Y114        FDRE                                         r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.118     1.906 r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][15]__0/Q
                         net (fo=2, routed)           0.109     2.015    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/data_in[15]
    SLICE_X38Y115        SRL16E                                       r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][15]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.940     2.247    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X38Y115        SRL16E                                       r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][15]_srl12/CLK
                         clock pessimism             -0.446     1.800    
    SLICE_X38Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.954    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][15]_srl12
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[49].shift_array_reg[50][31]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.690%)  route 0.110ns (48.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.630     1.698    DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X64Y120        FDRE                                         r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[49].shift_array_reg[50][31]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.118     1.816 r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[49].shift_array_reg[50][31]__0/Q
                         net (fo=2, routed)           0.110     1.926    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/data_in[31]
    SLICE_X62Y120        SRL16E                                       r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.849     2.156    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X62Y120        SRL16E                                       r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/CLK
                         clock pessimism             -0.445     1.710    
    SLICE_X62Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.864    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.527%)  route 0.153ns (60.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.588     1.656    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X61Y156        FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y156        FDRE (Prop_fdre_C_Q)         0.100     1.756 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][23]/Q
                         net (fo=1, routed)           0.153     1.909    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0]_65[23]
    SLICE_X62Y156        SRL16E                                       r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.789     2.096    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X62Y156        SRL16E                                       r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][23]_srl2/CLK
                         clock pessimism             -0.406     1.689    
    SLICE_X62Y156        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.843    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][23]_srl2
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][23]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][23]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.020%)  route 0.113ns (48.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.719     1.787    DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X38Y116        FDRE                                         r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][23]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.118     1.905 r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][23]__0/Q
                         net (fo=2, routed)           0.113     2.018    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/data_in[23]
    SLICE_X38Y117        SRL16E                                       r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][23]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.938     2.245    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X38Y117        SRL16E                                       r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][23]_srl12/CLK
                         clock pessimism             -0.446     1.798    
    SLICE_X38Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.952    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][23]_srl12
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/T2H_reg_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/To_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.225ns (53.081%)  route 0.199ns (46.919%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.590     1.658    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/clk
    SLICE_X58Y150        FDRE                                         r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/T2H_reg_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y150        FDRE (Prop_fdre_C_Q)         0.107     1.765 r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/T2H_reg_reg[0][43]/Q
                         net (fo=3, routed)           0.199     1.964    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/p_0_in167_in
    SLICE_X60Y149        LUT4 (Prop_lut4_I3_O)        0.072     2.036 r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/To[43]_i_2/O
                         net (fo=1, routed)           0.000     2.036    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/(null)[1].imuu/To_reg[43]_0[3]
    SLICE_X60Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.082 r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/(null)[1].imuu/To_reg[43]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.082    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/p_0_in[43]
    SLICE_X60Y149        FDRE                                         r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/To_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=19847, routed)       0.862     2.169    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/clk
    SLICE_X60Y149        FDRE                                         r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/To_reg[43]/C
                         clock pessimism             -0.246     1.922    
    SLICE_X60Y149        FDRE (Hold_fdre_C_D)         0.092     2.014    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/WL_MT/genblk1[2].wsu/To_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y17   DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y17   DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y14   DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y15   DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X4Y14   DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X4Y14   DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X3Y16   DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y16   DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y17   DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X3Y17   DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X54Y128  DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[30].shift_array_reg[31][48]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X54Y128  DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[30].shift_array_reg[31][49]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X54Y128  DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[48].shift_array_reg[49][48]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X54Y128  DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[48].shift_array_reg[49][49]_srl18/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y147  DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][10]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y147  DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][11]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y147  DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][12]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y147  DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][13]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y147  DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][14]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y147  DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][15]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X58Y116  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X58Y116  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][11]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X58Y116  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][12]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X58Y116  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][13]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X58Y116  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][14]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X58Y116  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][15]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X56Y125  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][32]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X56Y125  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][33]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X56Y125  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][34]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X56Y125  DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][35]_srl10/CLK



