// Seed: 335654881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : 1] id_17 = id_8 == id_14;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    output logic id_4,
    output tri0  id_5,
    output uwire id_6,
    input  tri1  id_7,
    input  wire  id_8,
    input  wand  id_9,
    output tri   id_10
);
  always id_4 <= #1 id_8;
  logic id_12;
  assign id_4 = id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  always @(posedge -1) begin : LABEL_0
    $signed(85);
    ;
  end
endmodule
