;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-21
	MOV -4, <-20
	DJN -1, @-20
	SUB <1, -83
	SLT 0, @0
	SUB 10, 1
	SUB 30, 200
	JMP -4, @-20
	SUB 800, 0
	CMP -207, <-120
	SPL 800, <0
	SUB 800, 0
	SLT 0, @0
	SUB 30, 200
	SUB #0, -33
	SUB #0, -33
	SUB #42, @200
	SUB 30, 200
	SUB 30, 200
	SUB @-127, 100
	SLT 0, @0
	MOV -1, <-20
	SLT <0, 148
	SLT 0, @0
	SUB 30, 200
	SLT 0, @0
	SLT 0, @0
	SUB 10, 1
	SLT 100, @0
	SUB 30, 200
	MOV -1, <-20
	SUB 800, 0
	SLT 242, 69
	SUB 100, @0
	CMP 1, 0
	SLT 242, 69
	SUB 10, 1
	ADD #270, <1
	SUB 100, @0
	ADD 242, 69
	SUB 10, @820
	ADD 242, 69
	MOV -1, <-21
	CMP -207, <-120
	MOV -4, <-20
	MOV -1, <-20
	ADD #270, <1
	DJN 10, #-839
	MOV -4, <-20
