// Seed: 3633053135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  assign module_1.id_4 = 0;
  output tri0 id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout reg id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_2
  );
  input wire id_2;
  output wire id_1;
  wire id_8;
  initial begin : LABEL_0
    id_4 <= id_4;
  end
endmodule
