

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Thu Oct 20 02:01:33 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cordic
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  165|  166|  166|  167|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  160|  160|        10|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    297|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     762|   1661|
|Memory           |        0|      -|      64|     16|
|Multiplexer      |        -|      -|       -|    285|
|Register         |        -|      -|     285|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    1111|   2259|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+
    |                      Instance                      |                      Module                     | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+
    |cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_U0  |cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_U1  |cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |cordiccart2pol_fcmp_32ns_32ns_1_1_U4                |cordiccart2pol_fcmp_32ns_32ns_1_1                |        0|      0|   66|  239|
    |cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_U2       |cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_U3       |cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+
    |Total                                               |                                                 |        0|     10|  762| 1661|
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------+---------+----+----+------+-----+------+-------------+
    |Kvalues_U  |cordiccart2pol_Kvalues  |        0|  32|   8|    16|   32|     1|          512|
    |angles_U   |cordiccart2pol_angles   |        0|  32|   8|    16|   32|     1|          512|
    +-----------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                        |        0|  64|  16|    32|   64|     2|         1024|
    +-----------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_325_p2           |     +    |      0|  0|   5|           5|           1|
    |grp_fu_191_p3           |  Select  |      0|  0|  32|           1|          32|
    |storemerge5_fu_297_p3   |  Select  |      0|  0|  32|           1|          30|
    |x_assign_3_fu_312_p3    |  Select  |      0|  0|  32|           1|          32|
    |y_assign_3_fu_305_p3    |  Select  |      0|  0|  32|           1|          32|
    |y_assign_4_fu_379_p3    |  Select  |      0|  0|  32|           1|          32|
    |tmp_14_fu_273_p2        |    and   |      0|  0|   1|           1|           1|
    |tmp_19_fu_373_p2        |    and   |      0|  0|   1|           1|           1|
    |tmp_9_fu_233_p2         |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_319_p2      |   icmp   |      0|  0|   3|           5|           6|
    |notlhs6_fu_355_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notlhs8_fu_255_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_215_p2        |   icmp   |      0|  0|   3|           8|           2|
    |notrhs7_fu_361_p2       |   icmp   |      0|  0|   8|          23|           1|
    |notrhs9_fu_261_p2       |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_221_p2        |   icmp   |      0|  0|   8|          23|           1|
    |tmp_12_fu_267_p2        |    or    |      0|  0|   1|           1|           1|
    |tmp_17_fu_367_p2        |    or    |      0|  0|   1|           1|           1|
    |tmp_3_fu_227_p2         |    or    |      0|  0|   1|           1|           1|
    |x_assign_neg_fu_287_p2  |    xor   |      0|  0|  45|          32|          33|
    |y_assign_neg_fu_278_p2  |    xor   |      0|  0|  45|          32|          33|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 297|         178|         246|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  15|         17|    1|         17|
    |grp_fu_157_opcode    |   2|          3|    2|          6|
    |grp_fu_157_p0        |  32|          3|   32|         96|
    |grp_fu_157_p1        |  32|          3|   32|         96|
    |grp_fu_163_opcode    |   2|          3|    2|          6|
    |grp_fu_168_p0        |  32|          3|   32|         96|
    |grp_fu_168_p1        |  32|          3|   32|         96|
    |grp_fu_183_opcode    |   5|          3|    5|         15|
    |grp_fu_183_p0        |  32|          4|   32|        128|
    |i_reg_119            |   5|          2|    5|         10|
    |p_1_reg_133          |  32|          3|   32|         96|
    |tempX_reg_145        |  32|          3|   32|         96|
    |theta_local_reg_104  |  32|          3|   32|         96|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 285|         53|  271|        854|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |angles_load_reg_463  |  32|   0|   32|          0|
    |ap_CS_fsm            |  16|   0|   16|          0|
    |i_1_reg_436          |   5|   0|    5|          0|
    |i_reg_119            |   5|   0|    5|          0|
    |p_1_reg_133          |  32|   0|   32|          0|
    |storemerge_reg_478   |  32|   0|   32|          0|
    |tempX_reg_145        |  32|   0|   32|          0|
    |theta_local_reg_104  |  32|   0|   32|          0|
    |tmp_13_reg_413       |   1|   0|    1|          0|
    |tmp_19_reg_451       |   1|   0|    1|          0|
    |tmp_6_reg_393        |   1|   0|    1|          0|
    |tmp_8_reg_468        |  32|   0|   32|          0|
    |tmp_s_reg_473        |  32|   0|   32|          0|
    |x_to_int_reg_405     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 285|   0|  285|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start      |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done       | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle       | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready      | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x             |  in |   32|   ap_none  |        x       |    scalar    |
|y             |  in |   32|   ap_none  |        y       |    scalar    |
|r             | out |   32|   ap_vld   |        r       |    pointer   |
|r_ap_vld      | out |    1|   ap_vld   |        r       |    pointer   |
|theta         | out |   32|   ap_vld   |      theta     |    pointer   |
|theta_ap_vld  | out |    1|   ap_vld   |      theta     |    pointer   |
+--------------+-----+-----+------------+----------------+--------------+

