// Seed: 879451047
module module_0 (
    input tri0 id_0,
    input wand id_1
);
  logic [7:0][1 : 1] id_3;
  assign id_3[-1] = id_0 !=? -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    output wor id_3,
    input supply1 id_4,
    output wand id_5,
    output wor id_6,
    input wor id_7,
    input tri id_8,
    output tri0 id_9
);
  wire id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  wire [1 'b0 ==  1 'b0 : 1] id_12;
endmodule
