#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 11 12:50:54 2021
# Process ID: 22564
# Current directory: F:/General_Readout_Platform/gen1/fpga/demo_mcu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17124 F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.xpr
# Log file: F:/General_Readout_Platform/gen1/fpga/demo_mcu/vivado.log
# Journal file: F:/General_Readout_Platform/gen1/fpga/demo_mcu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.xpr
INFO: [Project 1-313] Project file moved from 'F:/General_Platform/fpga/demo_mcu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <bd_mcu> from BD file <F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd>
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4000_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl_0]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
Wrote  : <F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ui/bd_73969ae2.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins xlslice_0/Din]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {xlslice_0}]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins axi_gpio_0/gpio_io_o]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlslice_0/Dout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Dout]
endgroup
set_property name LED [get_bd_ports Dout_0]
delete_bd_objs [get_bd_nets xlslice_1_Dout] [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_ports Dout_1]
startgroup
set_property -dict [list CONFIG.DIN_FROM {3} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_ports LED]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_0/Dout]
endgroup
set_property name LED [get_bd_ports Dout_0]
regenerate_bd_layout
save_bd_design
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
Wrote  : <F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ui/bd_73969ae2.ui> 
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd] -top
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/sim/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hdl/bd_mcu_wrapper.v
reset_run synth_1
reset_run bd_mcu_dlmb_bram_if_cntlr_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'bd_mcu.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ui/bd_73969ae2.ui> 
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/sim/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hdl/bd_mcu_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hw_handoff/bd_mcu.hwh
Generated Block Design Tcl file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hw_handoff/bd_mcu_bd.tcl
Generated Hardware Definition File F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.hwdef
[Thu Nov 11 13:15:50 2021] Launched bd_mcu_dlmb_bram_if_cntlr_0_synth_1, bd_mcu_xbar_0_synth_1, bd_mcu_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
bd_mcu_dlmb_bram_if_cntlr_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_dlmb_bram_if_cntlr_0_synth_1/runme.log
bd_mcu_xbar_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_xbar_0_synth_1/runme.log
bd_mcu_axi_gpio_0_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_axi_gpio_0_0_synth_1/runme.log
synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/runme.log
[Thu Nov 11 13:15:51 2021] Launched impl_1...
Run output will be captured here: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2407.016 ; gain = 53.707
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
set_property range 256K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
undo
INFO: [Common 17-17] undo 'set_property range 256K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]'
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 128K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/sim/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hdl/bd_mcu_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hw_handoff/bd_mcu.hwh
Generated Block Design Tcl file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hw_handoff/bd_mcu_bd.tcl
Generated Hardware Definition File F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.hwdef
[Thu Nov 11 13:42:15 2021] Launched bd_mcu_dlmb_bram_if_cntlr_0_synth_1, bd_mcu_lmb_bram_0_synth_1, bd_mcu_ilmb_bram_if_cntlr_0_synth_1, synth_1...
Run output will be captured here:
bd_mcu_dlmb_bram_if_cntlr_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_dlmb_bram_if_cntlr_0_synth_1/runme.log
bd_mcu_lmb_bram_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_lmb_bram_0_synth_1/runme.log
bd_mcu_ilmb_bram_if_cntlr_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_ilmb_bram_if_cntlr_0_synth_1/runme.log
synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/runme.log
[Thu Nov 11 13:42:15 2021] Launched impl_1...
Run output will be captured here: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/runme.log
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]
undo
INFO: [Common 17-17] undo 'set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]'
undo
INFO: [Common 17-17] undo 'set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]'
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 256K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 256K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/sim/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hdl/bd_mcu_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hw_handoff/bd_mcu.hwh
Generated Block Design Tcl file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hw_handoff/bd_mcu_bd.tcl
Generated Hardware Definition File F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.hwdef
[Thu Nov 11 13:47:54 2021] Launched bd_mcu_dlmb_bram_if_cntlr_0_synth_1, bd_mcu_lmb_bram_0_synth_1, bd_mcu_ilmb_bram_if_cntlr_0_synth_1, bd_mcu_xbar_0_synth_1, synth_1...
Run output will be captured here:
bd_mcu_dlmb_bram_if_cntlr_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_dlmb_bram_if_cntlr_0_synth_1/runme.log
bd_mcu_lmb_bram_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_lmb_bram_0_synth_1/runme.log
bd_mcu_ilmb_bram_if_cntlr_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_ilmb_bram_if_cntlr_0_synth_1/runme.log
bd_mcu_xbar_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_xbar_0_synth_1/runme.log
synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/runme.log
[Thu Nov 11 13:47:54 2021] Launched impl_1...
Run output will be captured here: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/runme.log
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
set_property range 512K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 512K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
Wrote  : <F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.srcs\sources_1\bd\bd_mcu\bd_mcu.bd> 
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/sim/bd_mcu.v
VHDL Output written to : F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hdl/bd_mcu_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hw_handoff/bd_mcu.hwh
Generated Block Design Tcl file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/hw_handoff/bd_mcu_bd.tcl
Generated Hardware Definition File F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/synth/bd_mcu.hwdef
[Thu Nov 11 13:54:06 2021] Launched bd_mcu_dlmb_bram_if_cntlr_0_synth_1, bd_mcu_lmb_bram_0_synth_1, bd_mcu_ilmb_bram_if_cntlr_0_synth_1, synth_1...
Run output will be captured here:
bd_mcu_dlmb_bram_if_cntlr_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_dlmb_bram_if_cntlr_0_synth_1/runme.log
bd_mcu_lmb_bram_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_lmb_bram_0_synth_1/runme.log
bd_mcu_ilmb_bram_if_cntlr_0_synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/bd_mcu_ilmb_bram_if_cntlr_0_synth_1/runme.log
synth_1: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/runme.log
[Thu Nov 11 13:54:06 2021] Launched impl_1...
Run output will be captured here: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/runme.log
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
regenerate_bd_layout
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
save_bd_design
Wrote  : <F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/ui/bd_73969ae2.ui> 
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.sysdef F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.sysdef F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 11 14:13:02 2021] Launched synth_1...
Run output will be captured here: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/synth_1/runme.log
[Thu Nov 11 14:13:03 2021] Launched impl_1...
Run output will be captured here: F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/runme.log
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
file copy -force F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.sysdef F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf

launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 14:19:46 2021...
