#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jan 27 03:43:48 2022
# Process ID: 17316
# Current directory: C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log fir_filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter.tcl
# Log file: C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.runs/synth_1/fir_filter.vds
# Journal file: C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fir_filter.tcl -notrace
Command: synth_design -top fir_filter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 308.406 ; gain = 75.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:45]
INFO: [Synth 8-3491] module 'mult' declared at 'C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/mult.vhd:35' bound to instance 'UUT_MULT' of component 'mult' [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:78]
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/mult.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mult' (1#1) [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/mult.vhd:43]
INFO: [Synth 8-3491] module 'sum' declared at 'C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/sum.vhd:35' bound to instance 'UUT_SUM' of component 'sum' [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:82]
INFO: [Synth 8-638] synthesizing module 'sum' [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/sum.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sum' (2#1) [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/sum.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element C3_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element C4_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (3#1) [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 347.734 ; gain = 114.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 347.734 ; gain = 114.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz'. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz'. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_100Mhz]'. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'micro_clk'. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'micro_data'. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'micro_lr'. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jack_pwm'. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jack_sd'. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fir_filter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fir_filter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 649.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_filter'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:101]
INFO: [Synth 8-5544] ROM "r_out_ready_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_out_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R2_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R1_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R0_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:101]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                      t1 |                              001 |                              001
                      t2 |                              010 |                              010
                      t3 |                              011 |                              011
                      t4 |                              100 |                              100
                      t5 |                              101 |                              101
                      t6 |                              110 |                              110
                      t7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_filter'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_filter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT2   |    15|
|4     |LUT3   |    20|
|5     |LUT4   |    18|
|6     |LUT5   |     9|
|7     |LUT6   |    88|
|8     |FDCE   |    76|
|9     |IBUF   |    12|
|10    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   262|
|2     |  UUT_MULT |mult   |   140|
|3     |  UUT_SUM  |sum    |    17|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 649.254 ; gain = 415.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 649.254 ; gain = 114.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 649.254 ; gain = 415.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 13 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 649.254 ; gain = 422.645
INFO: [Common 17-1381] The checkpoint 'C:/Users/vicpt/Documents/GitHub/proye/final_project/final_project.runs/synth_1/fir_filter.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 649.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 27 03:44:21 2022...
