

================================================================
== Vivado HLS Report for 'max_pool_1chan'
================================================================
* Date:           Mon Dec  2 23:35:56 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.227|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  198|  199|  196|  196| loop rewind(delay=1 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- row_col  |  198|  198|         4|          1|          1|   196|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     331|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     456|
|Register         |        0|      -|     711|      32|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     711|     819|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_1351_p2                    |     +    |      0|  0|  15|           5|           2|
    |indvar_flatten_next_fu_1405_p2  |     +    |      0|  0|  15|           8|           1|
    |j_fu_1455_p2                    |     +    |      0|  0|  15|           5|           2|
    |x_fu_1592_p2                    |     +    |      0|  0|  39|          32|           1|
    |y_fu_1580_p2                    |     +    |      0|  0|  39|          32|           1|
    |ap_condition_45                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_637                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_730                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_789                |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_1467_p2     |   icmp   |      0|  0|  11|           8|           7|
    |tmp_11_fu_1541_p2               |   icmp   |      0|  0|  24|          48|          48|
    |tmp_13_fu_1586_p2               |   icmp   |      0|  0|  18|          32|           4|
    |tmp_6_fu_1492_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_8_fu_1517_p2                |   icmp   |      0|  0|  24|          48|          48|
    |tmp_s_fu_1461_p2                |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_1411_p2                |    or    |      0|  0|   5|           5|           1|
    |tmp_41_t_fu_1449_p2             |    or    |      0|  0|   5|           5|           1|
    |i_mid2_fu_1365_p3               |  select  |      0|  0|   5|           1|           5|
    |j_mid2_fu_1357_p3               |  select  |      0|  0|   5|           1|           5|
    |p_s_fu_1606_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_x_1_fu_1598_p3                |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 331|         291|         218|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  13|          3|    1|          3|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_i3_phi_fu_1122_p6               |  13|          3|    5|         15|
    |ap_phi_mux_indvar_flatten2_phi_fu_1136_p6  |  13|          3|    8|         24|
    |ap_phi_mux_j4_phi_fu_1108_p6               |  13|          3|    5|         15|
    |ap_phi_mux_max_2_phi_fu_1330_p4            |  13|          3|   25|         75|
    |ap_phi_mux_p_Val2_5_phi_fu_1215_p4         |  13|          3|   25|         75|
    |ap_phi_mux_p_Val2_7_phi_fu_1320_p4         |   9|          2|   25|         50|
    |ap_phi_mux_tmp_14_phi_fu_1094_p6           |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179     |  61|         15|   48|        720|
    |ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222     |  61|         15|   48|        720|
    |ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255     |  61|         15|   48|        720|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146     |  61|         15|   48|        720|
    |ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317     |   9|          2|   25|         50|
    |i3_reg_1118                                |   9|          2|    5|         10|
    |indvar_flatten2_reg_1132                   |   9|          2|    8|         16|
    |j4_reg_1104                                |   9|          2|    5|         10|
    |p_Val2_5_reg_1212                          |  13|          3|   25|         75|
    |rewind_ap_ready_reg                        |   9|          2|    1|          2|
    |tmp_14_reg_1090                            |   9|          2|    1|          2|
    |x_s_reg_1303                               |   9|          2|   32|         64|
    |y_s_reg_1289                               |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 456|        108|  424|       3439|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   2|   0|    2|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_4_reg_1179  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_6_reg_1222  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_7_reg_1317  |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_8_reg_1255  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_1146  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_7_reg_1317  |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317  |  25|   0|   25|          0|
    |exitcond_flatten_reg_1920               |   1|   0|    1|          0|
    |i3_reg_1118                             |   5|   0|    5|          0|
    |i_mid2_reg_1616                         |   5|   0|    5|          0|
    |indvar_flatten2_reg_1132                |   8|   0|    8|          0|
    |indvar_flatten_next_reg_1691            |   8|   0|    8|          0|
    |j4_reg_1104                             |   5|   0|    5|          0|
    |j_reg_1910                              |   5|   0|    5|          0|
    |p_Val2_5_reg_1212                       |  25|   0|   25|          0|
    |p_Val2_8_reg_1255                       |  48|   0|   48|          0|
    |rewind_ap_ready_reg                     |   1|   0|    1|          0|
    |tmp_14_reg_1090                         |   1|   0|    1|          0|
    |tmp_41_t_reg_1766                       |   4|   0|    5|          1|
    |tmp_8_reg_2208                          |   1|   0|    1|          0|
    |tmp_s_reg_1915                          |   1|   0|    1|          0|
    |x_s_reg_1303                            |  32|   0|   32|          0|
    |y_s_reg_1289                            |  32|   0|   32|          0|
    |exitcond_flatten_reg_1920               |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 711|  32|  649|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_done                  | out |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | max_pool_1chan | return value |
|in_image_0_V_address0    | out |    5|  ap_memory |  in_image_0_V  |     array    |
|in_image_0_V_ce0         | out |    1|  ap_memory |  in_image_0_V  |     array    |
|in_image_0_V_q0          |  in |   48|  ap_memory |  in_image_0_V  |     array    |
|in_image_0_V_address1    | out |    5|  ap_memory |  in_image_0_V  |     array    |
|in_image_0_V_ce1         | out |    1|  ap_memory |  in_image_0_V  |     array    |
|in_image_0_V_q1          |  in |   48|  ap_memory |  in_image_0_V  |     array    |
|in_image_1_V_address0    | out |    5|  ap_memory |  in_image_1_V  |     array    |
|in_image_1_V_ce0         | out |    1|  ap_memory |  in_image_1_V  |     array    |
|in_image_1_V_q0          |  in |   48|  ap_memory |  in_image_1_V  |     array    |
|in_image_1_V_address1    | out |    5|  ap_memory |  in_image_1_V  |     array    |
|in_image_1_V_ce1         | out |    1|  ap_memory |  in_image_1_V  |     array    |
|in_image_1_V_q1          |  in |   48|  ap_memory |  in_image_1_V  |     array    |
|in_image_2_V_address0    | out |    5|  ap_memory |  in_image_2_V  |     array    |
|in_image_2_V_ce0         | out |    1|  ap_memory |  in_image_2_V  |     array    |
|in_image_2_V_q0          |  in |   48|  ap_memory |  in_image_2_V  |     array    |
|in_image_2_V_address1    | out |    5|  ap_memory |  in_image_2_V  |     array    |
|in_image_2_V_ce1         | out |    1|  ap_memory |  in_image_2_V  |     array    |
|in_image_2_V_q1          |  in |   48|  ap_memory |  in_image_2_V  |     array    |
|in_image_3_V_address0    | out |    5|  ap_memory |  in_image_3_V  |     array    |
|in_image_3_V_ce0         | out |    1|  ap_memory |  in_image_3_V  |     array    |
|in_image_3_V_q0          |  in |   48|  ap_memory |  in_image_3_V  |     array    |
|in_image_3_V_address1    | out |    5|  ap_memory |  in_image_3_V  |     array    |
|in_image_3_V_ce1         | out |    1|  ap_memory |  in_image_3_V  |     array    |
|in_image_3_V_q1          |  in |   48|  ap_memory |  in_image_3_V  |     array    |
|in_image_4_V_address0    | out |    5|  ap_memory |  in_image_4_V  |     array    |
|in_image_4_V_ce0         | out |    1|  ap_memory |  in_image_4_V  |     array    |
|in_image_4_V_q0          |  in |   48|  ap_memory |  in_image_4_V  |     array    |
|in_image_4_V_address1    | out |    5|  ap_memory |  in_image_4_V  |     array    |
|in_image_4_V_ce1         | out |    1|  ap_memory |  in_image_4_V  |     array    |
|in_image_4_V_q1          |  in |   48|  ap_memory |  in_image_4_V  |     array    |
|in_image_5_V_address0    | out |    5|  ap_memory |  in_image_5_V  |     array    |
|in_image_5_V_ce0         | out |    1|  ap_memory |  in_image_5_V  |     array    |
|in_image_5_V_q0          |  in |   48|  ap_memory |  in_image_5_V  |     array    |
|in_image_5_V_address1    | out |    5|  ap_memory |  in_image_5_V  |     array    |
|in_image_5_V_ce1         | out |    1|  ap_memory |  in_image_5_V  |     array    |
|in_image_5_V_q1          |  in |   48|  ap_memory |  in_image_5_V  |     array    |
|in_image_6_V_address0    | out |    5|  ap_memory |  in_image_6_V  |     array    |
|in_image_6_V_ce0         | out |    1|  ap_memory |  in_image_6_V  |     array    |
|in_image_6_V_q0          |  in |   48|  ap_memory |  in_image_6_V  |     array    |
|in_image_6_V_address1    | out |    5|  ap_memory |  in_image_6_V  |     array    |
|in_image_6_V_ce1         | out |    1|  ap_memory |  in_image_6_V  |     array    |
|in_image_6_V_q1          |  in |   48|  ap_memory |  in_image_6_V  |     array    |
|in_image_7_V_address0    | out |    5|  ap_memory |  in_image_7_V  |     array    |
|in_image_7_V_ce0         | out |    1|  ap_memory |  in_image_7_V  |     array    |
|in_image_7_V_q0          |  in |   48|  ap_memory |  in_image_7_V  |     array    |
|in_image_7_V_address1    | out |    5|  ap_memory |  in_image_7_V  |     array    |
|in_image_7_V_ce1         | out |    1|  ap_memory |  in_image_7_V  |     array    |
|in_image_7_V_q1          |  in |   48|  ap_memory |  in_image_7_V  |     array    |
|in_image_8_V_address0    | out |    5|  ap_memory |  in_image_8_V  |     array    |
|in_image_8_V_ce0         | out |    1|  ap_memory |  in_image_8_V  |     array    |
|in_image_8_V_q0          |  in |   48|  ap_memory |  in_image_8_V  |     array    |
|in_image_8_V_address1    | out |    5|  ap_memory |  in_image_8_V  |     array    |
|in_image_8_V_ce1         | out |    1|  ap_memory |  in_image_8_V  |     array    |
|in_image_8_V_q1          |  in |   48|  ap_memory |  in_image_8_V  |     array    |
|in_image_9_V_address0    | out |    5|  ap_memory |  in_image_9_V  |     array    |
|in_image_9_V_ce0         | out |    1|  ap_memory |  in_image_9_V  |     array    |
|in_image_9_V_q0          |  in |   48|  ap_memory |  in_image_9_V  |     array    |
|in_image_9_V_address1    | out |    5|  ap_memory |  in_image_9_V  |     array    |
|in_image_9_V_ce1         | out |    1|  ap_memory |  in_image_9_V  |     array    |
|in_image_9_V_q1          |  in |   48|  ap_memory |  in_image_9_V  |     array    |
|in_image_10_V_address0   | out |    5|  ap_memory |  in_image_10_V |     array    |
|in_image_10_V_ce0        | out |    1|  ap_memory |  in_image_10_V |     array    |
|in_image_10_V_q0         |  in |   48|  ap_memory |  in_image_10_V |     array    |
|in_image_10_V_address1   | out |    5|  ap_memory |  in_image_10_V |     array    |
|in_image_10_V_ce1        | out |    1|  ap_memory |  in_image_10_V |     array    |
|in_image_10_V_q1         |  in |   48|  ap_memory |  in_image_10_V |     array    |
|in_image_11_V_address0   | out |    5|  ap_memory |  in_image_11_V |     array    |
|in_image_11_V_ce0        | out |    1|  ap_memory |  in_image_11_V |     array    |
|in_image_11_V_q0         |  in |   48|  ap_memory |  in_image_11_V |     array    |
|in_image_11_V_address1   | out |    5|  ap_memory |  in_image_11_V |     array    |
|in_image_11_V_ce1        | out |    1|  ap_memory |  in_image_11_V |     array    |
|in_image_11_V_q1         |  in |   48|  ap_memory |  in_image_11_V |     array    |
|in_image_12_V_address0   | out |    5|  ap_memory |  in_image_12_V |     array    |
|in_image_12_V_ce0        | out |    1|  ap_memory |  in_image_12_V |     array    |
|in_image_12_V_q0         |  in |   48|  ap_memory |  in_image_12_V |     array    |
|in_image_12_V_address1   | out |    5|  ap_memory |  in_image_12_V |     array    |
|in_image_12_V_ce1        | out |    1|  ap_memory |  in_image_12_V |     array    |
|in_image_12_V_q1         |  in |   48|  ap_memory |  in_image_12_V |     array    |
|in_image_13_V_address0   | out |    5|  ap_memory |  in_image_13_V |     array    |
|in_image_13_V_ce0        | out |    1|  ap_memory |  in_image_13_V |     array    |
|in_image_13_V_q0         |  in |   48|  ap_memory |  in_image_13_V |     array    |
|in_image_13_V_address1   | out |    5|  ap_memory |  in_image_13_V |     array    |
|in_image_13_V_ce1        | out |    1|  ap_memory |  in_image_13_V |     array    |
|in_image_13_V_q1         |  in |   48|  ap_memory |  in_image_13_V |     array    |
|in_image_14_V_address0   | out |    5|  ap_memory |  in_image_14_V |     array    |
|in_image_14_V_ce0        | out |    1|  ap_memory |  in_image_14_V |     array    |
|in_image_14_V_q0         |  in |   48|  ap_memory |  in_image_14_V |     array    |
|in_image_14_V_address1   | out |    5|  ap_memory |  in_image_14_V |     array    |
|in_image_14_V_ce1        | out |    1|  ap_memory |  in_image_14_V |     array    |
|in_image_14_V_q1         |  in |   48|  ap_memory |  in_image_14_V |     array    |
|in_image_15_V_address0   | out |    5|  ap_memory |  in_image_15_V |     array    |
|in_image_15_V_ce0        | out |    1|  ap_memory |  in_image_15_V |     array    |
|in_image_15_V_q0         |  in |   48|  ap_memory |  in_image_15_V |     array    |
|in_image_15_V_address1   | out |    5|  ap_memory |  in_image_15_V |     array    |
|in_image_15_V_ce1        | out |    1|  ap_memory |  in_image_15_V |     array    |
|in_image_15_V_q1         |  in |   48|  ap_memory |  in_image_15_V |     array    |
|in_image_16_V_address0   | out |    5|  ap_memory |  in_image_16_V |     array    |
|in_image_16_V_ce0        | out |    1|  ap_memory |  in_image_16_V |     array    |
|in_image_16_V_q0         |  in |   48|  ap_memory |  in_image_16_V |     array    |
|in_image_16_V_address1   | out |    5|  ap_memory |  in_image_16_V |     array    |
|in_image_16_V_ce1        | out |    1|  ap_memory |  in_image_16_V |     array    |
|in_image_16_V_q1         |  in |   48|  ap_memory |  in_image_16_V |     array    |
|in_image_17_V_address0   | out |    5|  ap_memory |  in_image_17_V |     array    |
|in_image_17_V_ce0        | out |    1|  ap_memory |  in_image_17_V |     array    |
|in_image_17_V_q0         |  in |   48|  ap_memory |  in_image_17_V |     array    |
|in_image_17_V_address1   | out |    5|  ap_memory |  in_image_17_V |     array    |
|in_image_17_V_ce1        | out |    1|  ap_memory |  in_image_17_V |     array    |
|in_image_17_V_q1         |  in |   48|  ap_memory |  in_image_17_V |     array    |
|in_image_18_V_address0   | out |    5|  ap_memory |  in_image_18_V |     array    |
|in_image_18_V_ce0        | out |    1|  ap_memory |  in_image_18_V |     array    |
|in_image_18_V_q0         |  in |   48|  ap_memory |  in_image_18_V |     array    |
|in_image_18_V_address1   | out |    5|  ap_memory |  in_image_18_V |     array    |
|in_image_18_V_ce1        | out |    1|  ap_memory |  in_image_18_V |     array    |
|in_image_18_V_q1         |  in |   48|  ap_memory |  in_image_18_V |     array    |
|in_image_19_V_address0   | out |    5|  ap_memory |  in_image_19_V |     array    |
|in_image_19_V_ce0        | out |    1|  ap_memory |  in_image_19_V |     array    |
|in_image_19_V_q0         |  in |   48|  ap_memory |  in_image_19_V |     array    |
|in_image_19_V_address1   | out |    5|  ap_memory |  in_image_19_V |     array    |
|in_image_19_V_ce1        | out |    1|  ap_memory |  in_image_19_V |     array    |
|in_image_19_V_q1         |  in |   48|  ap_memory |  in_image_19_V |     array    |
|in_image_20_V_address0   | out |    5|  ap_memory |  in_image_20_V |     array    |
|in_image_20_V_ce0        | out |    1|  ap_memory |  in_image_20_V |     array    |
|in_image_20_V_q0         |  in |   48|  ap_memory |  in_image_20_V |     array    |
|in_image_20_V_address1   | out |    5|  ap_memory |  in_image_20_V |     array    |
|in_image_20_V_ce1        | out |    1|  ap_memory |  in_image_20_V |     array    |
|in_image_20_V_q1         |  in |   48|  ap_memory |  in_image_20_V |     array    |
|in_image_21_V_address0   | out |    5|  ap_memory |  in_image_21_V |     array    |
|in_image_21_V_ce0        | out |    1|  ap_memory |  in_image_21_V |     array    |
|in_image_21_V_q0         |  in |   48|  ap_memory |  in_image_21_V |     array    |
|in_image_21_V_address1   | out |    5|  ap_memory |  in_image_21_V |     array    |
|in_image_21_V_ce1        | out |    1|  ap_memory |  in_image_21_V |     array    |
|in_image_21_V_q1         |  in |   48|  ap_memory |  in_image_21_V |     array    |
|in_image_22_V_address0   | out |    5|  ap_memory |  in_image_22_V |     array    |
|in_image_22_V_ce0        | out |    1|  ap_memory |  in_image_22_V |     array    |
|in_image_22_V_q0         |  in |   48|  ap_memory |  in_image_22_V |     array    |
|in_image_22_V_address1   | out |    5|  ap_memory |  in_image_22_V |     array    |
|in_image_22_V_ce1        | out |    1|  ap_memory |  in_image_22_V |     array    |
|in_image_22_V_q1         |  in |   48|  ap_memory |  in_image_22_V |     array    |
|in_image_23_V_address0   | out |    5|  ap_memory |  in_image_23_V |     array    |
|in_image_23_V_ce0        | out |    1|  ap_memory |  in_image_23_V |     array    |
|in_image_23_V_q0         |  in |   48|  ap_memory |  in_image_23_V |     array    |
|in_image_23_V_address1   | out |    5|  ap_memory |  in_image_23_V |     array    |
|in_image_23_V_ce1        | out |    1|  ap_memory |  in_image_23_V |     array    |
|in_image_23_V_q1         |  in |   48|  ap_memory |  in_image_23_V |     array    |
|in_image_24_V_address0   | out |    5|  ap_memory |  in_image_24_V |     array    |
|in_image_24_V_ce0        | out |    1|  ap_memory |  in_image_24_V |     array    |
|in_image_24_V_q0         |  in |   48|  ap_memory |  in_image_24_V |     array    |
|in_image_24_V_address1   | out |    5|  ap_memory |  in_image_24_V |     array    |
|in_image_24_V_ce1        | out |    1|  ap_memory |  in_image_24_V |     array    |
|in_image_24_V_q1         |  in |   48|  ap_memory |  in_image_24_V |     array    |
|in_image_25_V_address0   | out |    5|  ap_memory |  in_image_25_V |     array    |
|in_image_25_V_ce0        | out |    1|  ap_memory |  in_image_25_V |     array    |
|in_image_25_V_q0         |  in |   48|  ap_memory |  in_image_25_V |     array    |
|in_image_25_V_address1   | out |    5|  ap_memory |  in_image_25_V |     array    |
|in_image_25_V_ce1        | out |    1|  ap_memory |  in_image_25_V |     array    |
|in_image_25_V_q1         |  in |   48|  ap_memory |  in_image_25_V |     array    |
|in_image_26_V_address0   | out |    5|  ap_memory |  in_image_26_V |     array    |
|in_image_26_V_ce0        | out |    1|  ap_memory |  in_image_26_V |     array    |
|in_image_26_V_q0         |  in |   48|  ap_memory |  in_image_26_V |     array    |
|in_image_26_V_address1   | out |    5|  ap_memory |  in_image_26_V |     array    |
|in_image_26_V_ce1        | out |    1|  ap_memory |  in_image_26_V |     array    |
|in_image_26_V_q1         |  in |   48|  ap_memory |  in_image_26_V |     array    |
|in_image_27_V_address0   | out |    5|  ap_memory |  in_image_27_V |     array    |
|in_image_27_V_ce0        | out |    1|  ap_memory |  in_image_27_V |     array    |
|in_image_27_V_q0         |  in |   48|  ap_memory |  in_image_27_V |     array    |
|in_image_27_V_address1   | out |    5|  ap_memory |  in_image_27_V |     array    |
|in_image_27_V_ce1        | out |    1|  ap_memory |  in_image_27_V |     array    |
|in_image_27_V_q1         |  in |   48|  ap_memory |  in_image_27_V |     array    |
|out_image_0_V_address0   | out |    4|  ap_memory |  out_image_0_V |     array    |
|out_image_0_V_ce0        | out |    1|  ap_memory |  out_image_0_V |     array    |
|out_image_0_V_we0        | out |    1|  ap_memory |  out_image_0_V |     array    |
|out_image_0_V_d0         | out |   25|  ap_memory |  out_image_0_V |     array    |
|out_image_1_V_address0   | out |    4|  ap_memory |  out_image_1_V |     array    |
|out_image_1_V_ce0        | out |    1|  ap_memory |  out_image_1_V |     array    |
|out_image_1_V_we0        | out |    1|  ap_memory |  out_image_1_V |     array    |
|out_image_1_V_d0         | out |   25|  ap_memory |  out_image_1_V |     array    |
|out_image_2_V_address0   | out |    4|  ap_memory |  out_image_2_V |     array    |
|out_image_2_V_ce0        | out |    1|  ap_memory |  out_image_2_V |     array    |
|out_image_2_V_we0        | out |    1|  ap_memory |  out_image_2_V |     array    |
|out_image_2_V_d0         | out |   25|  ap_memory |  out_image_2_V |     array    |
|out_image_3_V_address0   | out |    4|  ap_memory |  out_image_3_V |     array    |
|out_image_3_V_ce0        | out |    1|  ap_memory |  out_image_3_V |     array    |
|out_image_3_V_we0        | out |    1|  ap_memory |  out_image_3_V |     array    |
|out_image_3_V_d0         | out |   25|  ap_memory |  out_image_3_V |     array    |
|out_image_4_V_address0   | out |    4|  ap_memory |  out_image_4_V |     array    |
|out_image_4_V_ce0        | out |    1|  ap_memory |  out_image_4_V |     array    |
|out_image_4_V_we0        | out |    1|  ap_memory |  out_image_4_V |     array    |
|out_image_4_V_d0         | out |   25|  ap_memory |  out_image_4_V |     array    |
|out_image_5_V_address0   | out |    4|  ap_memory |  out_image_5_V |     array    |
|out_image_5_V_ce0        | out |    1|  ap_memory |  out_image_5_V |     array    |
|out_image_5_V_we0        | out |    1|  ap_memory |  out_image_5_V |     array    |
|out_image_5_V_d0         | out |   25|  ap_memory |  out_image_5_V |     array    |
|out_image_6_V_address0   | out |    4|  ap_memory |  out_image_6_V |     array    |
|out_image_6_V_ce0        | out |    1|  ap_memory |  out_image_6_V |     array    |
|out_image_6_V_we0        | out |    1|  ap_memory |  out_image_6_V |     array    |
|out_image_6_V_d0         | out |   25|  ap_memory |  out_image_6_V |     array    |
|out_image_7_V_address0   | out |    4|  ap_memory |  out_image_7_V |     array    |
|out_image_7_V_ce0        | out |    1|  ap_memory |  out_image_7_V |     array    |
|out_image_7_V_we0        | out |    1|  ap_memory |  out_image_7_V |     array    |
|out_image_7_V_d0         | out |   25|  ap_memory |  out_image_7_V |     array    |
|out_image_8_V_address0   | out |    4|  ap_memory |  out_image_8_V |     array    |
|out_image_8_V_ce0        | out |    1|  ap_memory |  out_image_8_V |     array    |
|out_image_8_V_we0        | out |    1|  ap_memory |  out_image_8_V |     array    |
|out_image_8_V_d0         | out |   25|  ap_memory |  out_image_8_V |     array    |
|out_image_9_V_address0   | out |    4|  ap_memory |  out_image_9_V |     array    |
|out_image_9_V_ce0        | out |    1|  ap_memory |  out_image_9_V |     array    |
|out_image_9_V_we0        | out |    1|  ap_memory |  out_image_9_V |     array    |
|out_image_9_V_d0         | out |   25|  ap_memory |  out_image_9_V |     array    |
|out_image_10_V_address0  | out |    4|  ap_memory | out_image_10_V |     array    |
|out_image_10_V_ce0       | out |    1|  ap_memory | out_image_10_V |     array    |
|out_image_10_V_we0       | out |    1|  ap_memory | out_image_10_V |     array    |
|out_image_10_V_d0        | out |   25|  ap_memory | out_image_10_V |     array    |
|out_image_11_V_address0  | out |    4|  ap_memory | out_image_11_V |     array    |
|out_image_11_V_ce0       | out |    1|  ap_memory | out_image_11_V |     array    |
|out_image_11_V_we0       | out |    1|  ap_memory | out_image_11_V |     array    |
|out_image_11_V_d0        | out |   25|  ap_memory | out_image_11_V |     array    |
|out_image_12_V_address0  | out |    4|  ap_memory | out_image_12_V |     array    |
|out_image_12_V_ce0       | out |    1|  ap_memory | out_image_12_V |     array    |
|out_image_12_V_we0       | out |    1|  ap_memory | out_image_12_V |     array    |
|out_image_12_V_d0        | out |   25|  ap_memory | out_image_12_V |     array    |
|out_image_13_V_address0  | out |    4|  ap_memory | out_image_13_V |     array    |
|out_image_13_V_ce0       | out |    1|  ap_memory | out_image_13_V |     array    |
|out_image_13_V_we0       | out |    1|  ap_memory | out_image_13_V |     array    |
|out_image_13_V_d0        | out |   25|  ap_memory | out_image_13_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

