# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Feb 08 14:48:59 2021
# 
# Allegro PCB Router v16-6-111 made 2012/09/05 at 23:00:56
# Running on: processor21, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Batch File Name: pasde.do
# Did File Name: C:/ORCADDATA/SEQUENTIALTIMER/allegro/specctra.did
# Current time = Mon Feb 08 14:49:00 2021
# PCB C:/ORCADDATA/SEQUENTIALTIMER/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-72.0000 ylo=-72.0000 xhi=229.0000 yhi=142.0000
# Total 37 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 47, Images Processed 53, Padstacks Processed 6
# Nets Processed 32, Net Terminals 126
# PCB Area=62370.000  EIC=9  Area/EIC=6930.000  SMDs=9
# Total Pin Count: 133
# Signal Connections Created 94
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 94
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 2018.2667 Horizontal 1230.3608 Vertical 787.9059
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 2018.2667 Horizontal 1194.6370 Vertical 823.6297
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaac08748.tmp ...
# All Components Selected.
# All Nets Selected.
# Net GND Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 94
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 2018.2667 Horizontal 1230.3608 Vertical 787.9059
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 2018.2667 Horizontal 1194.6370 Vertical 823.6297
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 94
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 2018.2667 Horizontal 1230.3608 Vertical 787.9059
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 2018.2667 Horizontal 1194.6370 Vertical 823.6297
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 94
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 2018.2667 Horizontal 1230.3608 Vertical 787.9059
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 2018.2667 Horizontal 1194.6370 Vertical 823.6297
# Start Route Pass 1 of 25
# Routing 67 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 24 (Cross: 21, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 67 Successes 67 Failures 0 Vias 18
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 94 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 8 (Cross: 7, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 77 Successes 77 Failures 0 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.6667
# End Pass 2 of 25
# 12 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 2 (Cross: 0, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 28 Successes 28 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 25
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 13 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 13 Successes 13 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 25
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Start Route Pass 5 of 25
# Routing 2 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 2 Successes 2 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 25
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Start Route Pass 6 of 25
# Routing 8 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 3 (Cross: 0, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 8 Successes 8 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 13 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 13 Successes 13 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 7 Total Vias 25
# Percent Connected   71.28
# Manhattan Length 2018.6952 Horizontal 1221.0021 Vertical 797.6931
# Routed Length 1174.3234 Horizontal 633.8739 Vertical 542.6324
# Ratio Actual / Manhattan   0.5817
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 7 Total Vias 25
# Percent Connected   71.28
# Manhattan Length 2018.6952 Horizontal 1221.0021 Vertical 797.6931
# Routed Length 1174.3234 Horizontal 633.8739 Vertical 542.6324
# Ratio Actual / Manhattan   0.5817
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 81 Successes 81 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 83 Successes 82 Failures 1 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.6467 Horizontal 1220.2184 Vertical 794.4283
# Routed Length 1146.2368 Horizontal 631.3283 Vertical 515.2456
# Ratio Actual / Manhattan   0.5690
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.6467 Horizontal 1220.2184 Vertical 794.4283
# Routed Length 1146.2368 Horizontal 631.3283 Vertical 515.2456
# Ratio Actual / Manhattan   0.5690
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.6352 Horizontal 1219.6609 Vertical 793.9743
# Routed Length 1146.2368 Horizontal 631.3283 Vertical 515.2456
# Ratio Actual / Manhattan   0.5692
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.6352 Horizontal 1219.6609 Vertical 793.9743
# Routed Length 1146.2368 Horizontal 631.3283 Vertical 515.2456
# Ratio Actual / Manhattan   0.5692
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 86 Successes 86 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 86 Successes 86 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2017.5124 Horizontal 1221.5220 Vertical 795.9904
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5680
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2017.5124 Horizontal 1221.5220 Vertical 795.9904
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5680
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2017.2743 Horizontal 1221.6814 Vertical 795.5929
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5680
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2017.2743 Horizontal 1221.6814 Vertical 795.5929
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5680
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 86 Successes 86 Failures 0 Vias 19
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 100 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 86 Successes 86 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2016.6038 Horizontal 1221.3177 Vertical 795.2861
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5681
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2016.6038 Horizontal 1221.3177 Vertical 795.2861
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5681
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2016.6038 Horizontal 1221.4604 Vertical 795.1434
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5681
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2016.6038 Horizontal 1221.4604 Vertical 795.1434
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5681
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 86 Successes 86 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 86 Successes 86 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2017.2743 Horizontal 1221.6236 Vertical 795.6507
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5681
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2017.2743 Horizontal 1221.6236 Vertical 795.6507
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5681
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2017.2743 Horizontal 1221.6814 Vertical 795.5929
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5680
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2017.2743 Horizontal 1221.6814 Vertical 795.5929
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5680
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.9470 Vertical 793.7804
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 60|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 60|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 62|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 60|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 62|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# <<ERROR:>> Smart Route: Design has 94 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1680 Vertical 794.2299
# Routed Length 1145.7701 Horizontal 630.5903 Vertical 516.1469
# Ratio Actual / Manhattan   0.5688
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 60|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 62|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 65|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 14:49:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2013.7274 Horizontal 1219.8044 Vertical 793.9230
# Routed Length 1145.5466 Horizontal 630.5903 Vertical 515.9234
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 27
# Attempts 87 Successes 87 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   94|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    21|     3|   0|   27|   18|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     1|   0|   27|   23|    0|   0| 66|  0:00:00|  0:00:00|
# Route    |  3|     0|     2|   0|   27|   27|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     1|   0|   27|   25|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  5|     0|     1|   0|   27|   24|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|     3|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|   27|   25|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   27|   25|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   27|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   1|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   27|   19|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 16|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 17|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   27|   19|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 60|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 62|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   27|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 65|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 66|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 67|     0|     0|   0|   27|   20|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   71.28
# Manhattan Length 2014.3979 Horizontal 1220.1102 Vertical 794.2877
# Routed Length 1145.9501 Horizontal 630.5903 Vertical 516.3269
# Ratio Actual / Manhattan   0.5689
# Unconnected Length 962.9351 Horizontal 549.6020 Vertical 413.3331
# Smart Route: Smart_route finished, completion rate: 71.28.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaad08748.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaad08748.tmp
quit
