
---------- Begin Simulation Statistics ----------
final_tick                                28294511250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    402                       # Simulator instruction rate (inst/s)
host_mem_usage                               10656040                       # Number of bytes of host memory used
host_op_rate                                      413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34541.60                       # Real time elapsed on the host
host_tick_rate                                 499390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13889273                       # Number of instructions simulated
sim_ops                                      14274831                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017250                       # Number of seconds simulated
sim_ticks                                 17249741875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.673264                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   46704                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                68009                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1026                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5114                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             55706                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11866                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2298                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104617                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1323                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      558315                       # Number of instructions committed
system.cpu.committedOps                        630767                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.509426                       # CPI: cycles per instruction
system.cpu.discardedOps                         15034                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             307884                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            147660                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            76354                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1694644                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.221758                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1026                       # number of quiesce instructions executed
system.cpu.numCycles                          2517680                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1026                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  354936     56.27%     56.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2447      0.39%     56.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 160031     25.37%     82.03% # Class of committed instruction
system.cpu.op_class_0::MemWrite                113353     17.97%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   630767                       # Class of committed instruction
system.cpu.quiesceCycles                     25081907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          823036                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464171                       # Transaction distribution
system.membus.trans_dist::ReadResp             465055                       # Transaction distribution
system.membus.trans_dist::WriteReq             278465                       # Transaction distribution
system.membus.trans_dist::WriteResp            278465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          576                       # Transaction distribution
system.membus.trans_dist::CleanEvict              423                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           668                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1464890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1464890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1488701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22878                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       131982                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47021946                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744847                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005182                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744847                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2021327820                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20558750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              465359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3983500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16932980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2874114925                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1083750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       591360                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       591360                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987116                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987116                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3156952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22878                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     50274122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5307636250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          3513674                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          753                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4316966325                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2761964000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3799245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18996226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2849434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3799245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29444151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3799245                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2849434                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6648679                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3799245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18996226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6648679                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6648679                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36092830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2849434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6648679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9498113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2849434                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       979725                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3829159                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2849434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9498113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       979725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13327272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       269312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       269312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1464890                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       394216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       909156                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       909156    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       909156                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2192051070                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2584964000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33205056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8071888                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1864171663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22795472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     37992453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1924959587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37992453                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38050424                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76042877                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1902164116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60845896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     37992453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2001002464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34193207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1838834704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    972606786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2845634697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1040993200                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1774247535                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2815240735                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34193207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2879827905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2746854321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5660875433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          216                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          238                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       801403                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81624                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         883028                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       801403                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       801403                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       801403                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81624                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        883028                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29702700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17272832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269888                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1717258856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       979725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3624866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1721921419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2137075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22795472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    972606786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3799245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1001338578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2137075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     22853443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2689865642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3799245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       979725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3624866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2723259997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    724934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006367546000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286815                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464110                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269888                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15286110860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27467475860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32940.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59190.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       991                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432959                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464109                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269888                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.477617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.334642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.016764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1007      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1158      2.33%      4.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          659      1.33%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          684      1.38%      7.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1230      2.48%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          613      1.23%     10.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          577      1.16%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          834      1.68%     13.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42918     86.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49680                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     593.415601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    924.113991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           519     66.37%     66.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.26%     66.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.26%     66.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.38%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.13%     67.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           70      8.95%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.38%     76.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.13%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.13%     76.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.13%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.26%     77.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          174     22.25%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     345.126598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     70.529591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    467.183783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            495     63.30%     63.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      1.79%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      0.64%     65.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.51%     66.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.77%     67.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.51%     67.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.13%     67.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.13%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.26%     68.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.13%     68.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.13%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      1.92%     70.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          233     29.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29699328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17272896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29702700                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17272832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1721.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1001.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1721.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1001.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17249556875                       # Total gap between requests
system.mem_ctrls.avgGap                      23500.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29618560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57971.881970552677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1717043664.457732677460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 979724.805302340304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3624865.835854717996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2196438.664100300055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22795471.540932841599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 972551132.739776253700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3799245.256822140422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       971610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27407008195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     17443660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42052395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13969864405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7725907135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 338028549240                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1176485915                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48580.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59213.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65825.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43042.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24253236.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1257471.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1289476.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1148912.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24517301.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17111514.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        843998212.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       375103253.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     165118319.099998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     234396118.575021                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     162644378.399998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1822889097.224962                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        105.676312                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8422975030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    933030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7893988220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2052                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     15279334.795322                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    92106633.949238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1026    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       640250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12617913750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15676597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       223787                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           223787                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       223787                       # number of overall hits
system.cpu.icache.overall_hits::total          223787                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          216                       # number of overall misses
system.cpu.icache.overall_misses::total           216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9373750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9373750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9373750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9373750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       224003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       224003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       224003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       224003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000964                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000964                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43396.990741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43396.990741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43396.990741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43396.990741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9035250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9035250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9035250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9035250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000964                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41829.861111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41829.861111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41829.861111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41829.861111                       # average overall mshr miss latency
system.cpu.icache.replacements                     56                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       223787                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          223787                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9373750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9373750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       224003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       224003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43396.990741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43396.990741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9035250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9035250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41829.861111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41829.861111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           381.524549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              116833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                56                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2086.303571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   381.524549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.745165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            448222                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           448222                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264181                       # number of overall hits
system.cpu.dcache.overall_hits::total          264181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1295                       # number of overall misses
system.cpu.dcache.overall_misses::total          1295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98297125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98297125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98297125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98297125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       265476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       265476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       265476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       265476                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004878                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004878                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004878                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75905.115830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75905.115830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75905.115830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75905.115830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          576                       # number of writebacks
system.cpu.dcache.writebacks::total               576                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          999                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          999                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74979125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74979125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74979125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74979125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22532125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22532125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003763                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003763                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75054.179179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75054.179179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75054.179179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75054.179179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.982730                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.982730                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    943                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51928750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51928750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       161692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77737.649701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77737.649701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1038                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1038                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50874875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50874875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22532125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22532125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76159.992515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76159.992515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21707.249518                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21707.249518                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46368375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46368375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73952.751196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73952.751196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9153                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9153                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24104250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24104250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72822.507553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72822.507553                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.743090                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              296755                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            314.692471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.743090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1062903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1062903                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28294511250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28294597500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    402                       # Simulator instruction rate (inst/s)
host_mem_usage                               10656040                       # Number of bytes of host memory used
host_op_rate                                      413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34541.68                       # Real time elapsed on the host
host_tick_rate                                 499392                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13889282                       # Number of instructions simulated
sim_ops                                      14274846                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017250                       # Number of seconds simulated
sim_ticks                                 17249828125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.672166                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   46706                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                68013                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1027                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             55706                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11866                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2298                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104623                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1323                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      558324                       # Number of instructions committed
system.cpu.committedOps                        630782                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.509600                       # CPI: cycles per instruction
system.cpu.discardedOps                         15041                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             307901                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            147660                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            76357                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1694738                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.221749                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1026                       # number of quiesce instructions executed
system.cpu.numCycles                          2517818                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1026                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  354944     56.27%     56.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2447      0.39%     56.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 160037     25.37%     82.03% # Class of committed instruction
system.cpu.op_class_0::MemWrite                113353     17.97%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   630782                       # Class of committed instruction
system.cpu.quiesceCycles                     25081907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          823080                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464171                       # Transaction distribution
system.membus.trans_dist::ReadResp             465056                       # Transaction distribution
system.membus.trans_dist::WriteReq             278465                       # Transaction distribution
system.membus.trans_dist::WriteResp            278465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          576                       # Transaction distribution
system.membus.trans_dist::CleanEvict              424                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           669                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1464890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1464890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1488704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22878                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       132046                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47022010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744848                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005182                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744848                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2021330695                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20558750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              465359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3983500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16938730                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2874114925                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1083750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       591360                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       591360                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987116                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987116                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3156952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22878                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     50274122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5307636250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          3513674                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          753                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4316966325                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2761964000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3799226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18996131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2849420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3799226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29444004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3799226                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2849420                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6648646                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3799226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18996131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6648646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6648646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36092649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2849420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6648646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9498066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2849420                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       979720                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3829140                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2849420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9498066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       979720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13327205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       269312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       269312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1464890                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       394216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       909156                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       909156    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       909156                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2192051070                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2584964000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33205056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8071888                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1864162342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22795358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     37992263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1924949962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37992263                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38050234                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76042497                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1902154605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60845592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     37992263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2000992459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34193036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1838825510                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    972601923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2845620469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1040987995                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1774238664                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2815226659                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34193036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2879813505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2746840586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5660847128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          216                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          238                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       801399                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81624                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         883023                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       801399                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       801399                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       801399                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81624                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        883023                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29702764                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17272832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269888                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1717250270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       979720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3628558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1721916519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2137065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22795358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    972601923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3799226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1001333571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2137065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     22853329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2689852192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3799226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       979720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3628558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2723250090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    724934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006367546000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836393                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286815                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464111                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269888                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15286110860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27467502110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32940.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59190.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       991                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269888                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.477617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.334642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.016764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1007      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1158      2.33%      4.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          659      1.33%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          684      1.38%      7.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1230      2.48%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          613      1.23%     10.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          577      1.16%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          834      1.68%     13.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42918     86.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49680                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     593.415601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    924.113991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           519     66.37%     66.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.26%     66.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.26%     66.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.38%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.13%     67.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           70      8.95%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.38%     76.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.13%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.13%     76.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.13%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.26%     77.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          174     22.25%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     345.126598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     70.529591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    467.183783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            495     63.30%     63.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      1.79%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      0.64%     65.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.51%     66.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.77%     67.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.51%     67.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.13%     67.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.13%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.26%     68.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.13%     68.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.13%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      1.92%     70.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          233     29.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29699392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17272896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29702764                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17272832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1721.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1001.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1721.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1001.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17249758750                       # Total gap between requests
system.mem_ctrls.avgGap                      23501.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29618560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57971.592108254699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1717035079.153868198395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 979719.906629504403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3628557.893239878118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2196427.681797553785                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22795357.562439478934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 972546269.935660481453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3799226.260406579822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       971610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27407008195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     17443660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42078645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13969864405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7725907135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 338028549240                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1176485915                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48580.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59213.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65825.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43025.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24253236.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1257471.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1289476.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1148912.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24517301.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17111514.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        844000031.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       375103253.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     165118319.099998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     234398449.912521                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     162644378.399998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1822893247.312462                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        105.676024                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8422975030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    933030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7894074470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2052                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     15279334.795322                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    92106633.949238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1026    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       640250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12618000000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15676597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       223799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           223799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       223799                       # number of overall hits
system.cpu.icache.overall_hits::total          223799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          216                       # number of overall misses
system.cpu.icache.overall_misses::total           216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9373750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9373750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9373750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9373750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       224015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       224015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       224015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       224015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000964                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000964                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43396.990741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43396.990741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43396.990741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43396.990741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9035250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9035250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9035250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9035250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000964                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41829.861111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41829.861111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41829.861111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41829.861111                       # average overall mshr miss latency
system.cpu.icache.replacements                     56                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       223799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          223799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9373750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9373750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       224015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       224015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43396.990741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43396.990741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9035250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9035250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41829.861111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41829.861111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           381.524601                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4232390                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9447.299107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   381.524601                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.745165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            448246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           448246                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264185                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264185                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264185                       # number of overall hits
system.cpu.dcache.overall_hits::total          264185                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1296                       # number of overall misses
system.cpu.dcache.overall_misses::total          1296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98357750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98357750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98357750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98357750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       265481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       265481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       265481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       265481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004882                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004882                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75893.325617                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75893.325617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75893.325617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75893.325617                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          576                       # number of writebacks
system.cpu.dcache.writebacks::total               576                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75038000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75038000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22532125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22532125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003767                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        75038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        75038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        75038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        75038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.982730                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.982730                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    944                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51989375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51989375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       161697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77712.070254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77712.070254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1038                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1038                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50933750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50933750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22532125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22532125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76134.155456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76134.155456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21707.249518                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21707.249518                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46368375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46368375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73952.751196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73952.751196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9153                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9153                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24104250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24104250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72822.507553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72822.507553                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.743157                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              547008                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1453                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.467997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.743157                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1062924                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1062924                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28294597500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
