// See LICENSE for license details.

package chisel3.experimental

import chisel3.internal.Builder.{pushCommand, readyForModuleConstr}
import chisel3.internal.firrtl.{Component, DefInstance, DefInvalid, ModuleIO}
import chisel3.internal.sourceinfo.SourceInfo
import chisel3.internal._
import chisel3.{Aggregate, CompileOptions, Data, Element, Module, Record, SpecifiedDirection, Vec}
import _root_.firrtl.annotations.{CircuitName, ModuleName}

import scala.collection.immutable.ListMap
import scala.collection.mutable.{ArrayBuffer, HashMap}

/** Abstract base class for Modules, an instantiable organizational unit for RTL.
  */
// TODO: seal this?
abstract class BaseModule extends HasId {
  //
  // Builder Internals - this tracks which Module RTL construction belongs to.
  //
  if (!Builder.readyForModuleConstr) {
    throwException("Error: attempted to instantiate a Module without wrapping it in Module().")
  }
  readyForModuleConstr = false

  Builder.currentModule = Some(this)
  Builder.whenDepth = 0

  //
  // Module Construction Internals
  //
  protected var _closed = false

  /** Internal check if a Module is closed */
  private[chisel3] def isClosed = _closed

  // Fresh Namespace because in Firrtl, Modules namespaces are disjoint with the global namespace
  private[chisel3] val _namespace = Namespace.empty
  private val _ids = ArrayBuffer[HasId]()
  private[chisel3] def addId(d: HasId) {
    require(!_closed, "Can't write to module after module close")
    _ids += d
  }
  protected def getIds = {
    require(_closed, "Can't get ids before module close")
    _ids.toSeq
  }

  private val _ports = new ArrayBuffer[Data]()
  // getPorts unfortunately already used for tester compatibility
  protected def getModulePorts = {
    require(_closed, "Can't get ports before module close")
    _ports.toSeq
  }

  // These methods allow checking some properties of ports before the module is closed,
  // mainly for compatibility purposes.
  protected def portsContains(elem: Data): Boolean = _ports contains elem
  protected def portsSize: Int = _ports.size

  /** Generates the FIRRTL Component (Module or Blackbox) of this Module.
    * Also closes the module so no more construction can happen inside.
    */
  private[chisel3] def generateComponent(): Component

  /** Sets up this module in the parent context
    */
  private[chisel3] def initializeInParent(parentCompileOptions: CompileOptions): Unit

  //
  // Chisel Internals
  //
  /** Desired name of this module. Override this to give this module a custom, perhaps parametric,
    * name.
    */
  def desiredName: String = this.getClass.getName.split('.').last

  /** Legalized name of this module. */
  final lazy val name = try {
    Builder.globalNamespace.name(desiredName)
  } catch {
    case e: NullPointerException => throwException(
      s"Error: desiredName of ${this.getClass.getName} is null. Did you evaluate 'name' before all values needed by desiredName were available?", e) // scalastyle:ignore line.size.limit
    case t: Throwable => throw t
  }

  /** Returns a FIRRTL ModuleName that references this object
    * @note Should not be called until circuit elaboration is complete
    */
  final def toNamed: ModuleName = ModuleName(this.name, CircuitName(this.circuitName))

  /**
   * Internal API. Returns a list of this module's generated top-level ports as a map of a String
   * (FIRRTL name) to the IO object. Only valid after the module is closed.
   *
   * Note: for BlackBoxes (but not ExtModules), this returns the contents of the top-level io
   * object, consistent with what is emitted in FIRRTL.
   *
   * TODO: Use SeqMap/VectorMap when those data structures become available.
   */
  private[chisel3] def getChiselPorts: Seq[(String, Data)] = {
    require(_closed, "Can't get ports before module close")
    _component.get.ports.map { port =>
      (port.id.getRef.asInstanceOf[ModuleIO].name, port.id)
    }
  }

  /** Called at the Module.apply(...) level after this Module has finished elaborating.
    * Returns a map of nodes -> names, for named nodes.
    *
    * Helper method.
    */
  protected def nameIds(rootClass: Class[_]): HashMap[HasId, String] = {
    val names = new HashMap[HasId, String]()

    def name(node: HasId, name: String) {
      // First name takes priority, like suggestName
      // TODO: DRYify with suggestName
      if (!names.contains(node)) {
        names.put(node, name)
      }
    }

    /** Scala generates names like chisel3$util$Queue$$ram for private vals
      * This extracts the part after $$ for names like this and leaves names
      * without $$ unchanged
      */
    def cleanName(name: String): String = name.split("""\$\$""").lastOption.getOrElse(name)

    for (m <- getPublicFields(rootClass)) {
      Builder.nameRecursively(cleanName(m.getName), m.invoke(this), name)
    }

    names
  }

  /** Compatibility function. Allows Chisel2 code which had ports without the IO wrapper to
    * compile under Bindings checks. Does nothing in non-compatibility mode.
    *
    * Should NOT be used elsewhere. This API will NOT last.
    *
    * TODO: remove this, perhaps by removing Bindings checks in compatibility mode.
    */
  def _compatAutoWrapPorts() {} // scalastyle:ignore method.name

  //
  // BaseModule User API functions
  //
  @deprecated("Use chisel3.experimental.annotate instead", "3.1")
  protected def annotate(annotation: ChiselAnnotation): Unit = {
    Builder.annotations += annotation
  }

  /** Chisel2 code didn't require the IO(...) wrapper and would assign a Chisel type directly to
    * io, then do operations on it. This binds a Chisel type in-place (mutably) as an IO.
    */
  protected def _bindIoInPlace(iodef: Data): Unit = { // scalastyle:ignore method.name
    // Compatibility code: Chisel2 did not require explicit direction on nodes
    // (unspecified treated as output, and flip on nothing was input).
    // This sets assigns the explicit directions required by newer semantics on
    // Bundles defined in compatibility mode.
    // This recursively walks the tree, and assigns directions if no explicit
    // direction given by upper-levels (override Input / Output) AND element is
    // directly inside a compatibility Bundle determined by compile options.
    def assignCompatDir(data: Data, insideCompat: Boolean): Unit = {
      data match {
        case data: Element if insideCompat => data._assignCompatibilityExplicitDirection
        case data: Element => // Not inside a compatibility Bundle, nothing to be done
        case data: Aggregate => data.specifiedDirection match {
          // Recurse into children to ensure explicit direction set somewhere
          case SpecifiedDirection.Unspecified | SpecifiedDirection.Flip => data match {
            case record: Record =>
              val compatRecord = !record.compileOptions.dontAssumeDirectionality
              record.getElements.foreach(assignCompatDir(_, compatRecord))
            case vec: Vec[_] =>
              vec.getElements.foreach(assignCompatDir(_, insideCompat))
          }
          case SpecifiedDirection.Input | SpecifiedDirection.Output => // forced assign, nothing to do
        }
      }
    }
    assignCompatDir(iodef, false)

    iodef.bind(PortBinding(this))
    _ports += iodef
  }
  /** Private accessor for _bindIoInPlace */
  private[chisel3] def bindIoInPlace(iodef: Data): Unit = _bindIoInPlace(iodef)

  /**
   * This must wrap the datatype used to set the io field of any Module.
   * i.e. All concrete modules must have defined io in this form:
   * [lazy] val io[: io type] = IO(...[: io type])
   *
   * Items in [] are optional.
   *
   * The granted iodef must be a chisel type and not be bound to hardware.
   *
   * Also registers a Data as a port, also performing bindings. Cannot be called once ports are
   * requested (so that all calls to ports will return the same information).
   * Internal API.
   *
   * TODO(twigg): Specifically walk the Data definition to call out which nodes
   * are problematic.
   */
  protected def IO[T<:Data](iodef: T): T = chisel3.experimental.IO.apply(iodef) // scalastyle:ignore method.name

  //
  // Internal Functions
  //

  /** Keep component for signal names */
  private[chisel3] var _component: Option[Component] = None

  /** Signal name (for simulation). */
  override def instanceName: String =
    if (_parent == None) name else _component match {
      case None => getRef.name
      case Some(c) => getRef fullName c
    }

}

object BaseModule {
  private[chisel3] class ClonePorts (elts: Data*)(implicit compileOptions: CompileOptions) extends chisel3.Record {
    val elements = ListMap(elts.map(d => d.instanceName -> d.cloneTypeFull): _*)
    def apply(field: String) = elements(field)
    override def cloneType = (new ClonePorts(elts: _*)).asInstanceOf[this.type]
  }

  private[chisel3] def cloneIORecord(proto: BaseModule)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): ClonePorts = {
    require(proto.isClosed, "Can't clone a module before module close")
    val clonePorts = new ClonePorts(proto.getModulePorts: _*)
    clonePorts.bind(WireBinding(Builder.forcedUserModule))
    val cloneInstance = new DefInstance(sourceInfo, proto, proto._component.get.ports) {
      override def name = clonePorts.getRef.name
    }
    pushCommand(cloneInstance)
    if (!compileOptions.explicitInvalidate) {
      pushCommand(DefInvalid(sourceInfo, clonePorts.ref))
    }
    if (proto.isInstanceOf[MultiIOModule]) {
      clonePorts("clock") := Module.clock
      clonePorts("reset") := Module.reset
    }
    clonePorts
  }
}
