Info: Generated by version: 21.3 build 170
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Documents\Projects\Learning\SFP_test\ip\system_design\send_packet_1.ip --block-symbol-file --output-directory=D:\Documents\Projects\Learning\SFP_test\ip\system_design\send_packet_1 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documents\Projects\Learning\SFP_test\ip\system_design\send_packet_1.ip --synthesis=VERILOG --output-directory=D:\Documents\Projects\Learning\SFP_test\ip\system_design\send_packet_1 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: send_packet_1: "Transforming system: send_packet_1"
Info: send_packet_1: "Naming system components in system: send_packet_1"
Info: send_packet_1: "Processing generation queue"
Info: send_packet_1: "Generating: send_packet_1"
Info: send_packet_1: "Generating: send_packet"
Info: send_packet_1: Done "send_packet_1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
