{"Yuhwan Ro": [0.9621650278568268, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]], "Nam Sung Kim": [0.9872660338878632, ["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12, "isca", 2013]], "Dong Hyuk Woo": [0.9880758374929428, ["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", 12, "isca", 2013]], "Jong-Hyuk Lee": [0.992658257484436, ["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", 12, "isca", 2013]], "Jae W. Lee": [1, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]], "Hyodong Lee": [0.9109771251678467, ["Improving memory scheduling via processor-side load criticality information", ["Saugata Ghose", "Hyodong Lee", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485930", 12, "isca", 2013]], "Yoongu Kim": [0.9984750747680664, ["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", 12, "isca", 2013]], "Jaewon Lee": [0.8390696942806244, ["LINQits: big data on little clients", ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "https://doi.org/10.1145/2485922.2485945", 12, "isca", 2013]], "Jaewoong Sim": [0.9996712952852249, ["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", 12, "isca", 2013]], "Sungkap Yeo": [0.9746243357658386, ["Tri-level-cell phase change memory: toward an efficient and reliable memory system", ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/2485922.2485960", 12, "isca", 2013]], "Minsoo Rhu": [1, ["Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1145/2485922.2485953", 12, "isca", 2013]], "Dae-Hyun Kim": [0.9972383975982666, ["ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates", ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2485922.2485929", 12, "isca", 2013]], "Young Hoon Son": [0.9983035922050476, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]], "Kyu-hyoun Kim": [1.0, ["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", 12, "isca", 2013]], "Jung Ho Ahn": [0.9047387540340424, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]]}