
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'owl' on host 'localhost' (Linux_x86_64 version 4.4.0-62-generic) on Sun Mar 24 18:16:36 UTC 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/owl/src/GULF_Stream/ip_repo/hls_ips/scripts/udp_ip_server'
INFO: [HLS 200-10] Creating and opening project '/home/owl/src/GULF_Stream/ip_repo/hls_ips/udp_eth_assemble'.
INFO: [HLS 200-10] Adding design file '/home/owl/src/GULF_Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/owl/src/GULF_Stream/ip_repo/hls_ips/udp_eth_assemble/solution1'.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.103ns.
INFO: [HLS 200-10] Analyzing design file '/home/owl/src/GULF_Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 358.688 ; gain = 13.375 ; free physical = 51694 ; free virtual = 106946
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 358.688 ; gain = 13.375 ; free physical = 51691 ; free virtual = 106943
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 359.227 ; gain = 13.914 ; free physical = 51672 ; free virtual = 106924
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 487.141 ; gain = 141.828 ; free physical = 51664 ; free virtual = 106916
INFO: [XFORM 203-1101] Packing variable 'action' (/home/owl/src/GULF_Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:6) into a 161-bit variable.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/owl/src/GULF_Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:65:35) to (/home/owl/src/GULF_Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:71:9) in function 'udp_eth_assemble'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 487.141 ; gain = 141.828 ; free physical = 51632 ; free virtual = 106884
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 487.141 ; gain = 141.828 ; free physical = 51628 ; free virtual = 106880
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'udp_eth_assemble' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_eth_assemble'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.28 seconds; current allocated memory: 91.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 92.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_eth_assemble'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/myMac_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/myIP_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/action' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/action_valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/action_empty_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/action_re_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'action_re_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/payload_in_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/payload_in_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/payload_in_valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/payload_in_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/payload_ready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_ready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/packet_out_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'packet_out_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/packet_out_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'packet_out_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/packet_out_valid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'packet_out_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/packet_out_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'packet_out_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp_eth_assemble/packet_out_ready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'udp_eth_assemble' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_eth_assemble'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 92.792 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 487.141 ; gain = 141.828 ; free physical = 51624 ; free virtual = 106876
INFO: [SYSC 207-301] Generating SystemC RTL for udp_eth_assemble.
INFO: [VHDL 208-304] Generating VHDL RTL for udp_eth_assemble.
INFO: [VLOG 209-307] Generating Verilog RTL for udp_eth_assemble.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 18:17:13 2019...
