$comment
	File created using the following command:
		vcd file trabalhofinalcd.msim.vcd -direction
$end
$date
	Wed Apr 05 19:29:55 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module trabalhofinal_swap_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " confirm_sw $end
$var reg 1 # confirmaFuncao $end
$var reg 1 $ sw0 $end
$var reg 1 % sw1 $end
$var reg 1 & sw2 $end
$var reg 1 ' sw3 $end
$var reg 1 ( sw4 $end
$var reg 1 ) sw5 $end
$var reg 1 * sw6 $end
$var reg 1 + sw7 $end
$var reg 1 , sw8 $end
$var reg 1 - sw9 $end
$var reg 1 . write $end
$var wire 1 / address_reg_out [7] $end
$var wire 1 0 address_reg_out [6] $end
$var wire 1 1 address_reg_out [5] $end
$var wire 1 2 address_reg_out [4] $end
$var wire 1 3 address_reg_out [3] $end
$var wire 1 4 address_reg_out [2] $end
$var wire 1 5 address_reg_out [1] $end
$var wire 1 6 address_reg_out [0] $end
$var wire 1 7 data_out [7] $end
$var wire 1 8 data_out [6] $end
$var wire 1 9 data_out [5] $end
$var wire 1 : data_out [4] $end
$var wire 1 ; data_out [3] $end
$var wire 1 < data_out [2] $end
$var wire 1 = data_out [1] $end
$var wire 1 > data_out [0] $end
$var wire 1 ? data_reg_out [7] $end
$var wire 1 @ data_reg_out [6] $end
$var wire 1 A data_reg_out [5] $end
$var wire 1 B data_reg_out [4] $end
$var wire 1 C data_reg_out [3] $end
$var wire 1 D data_reg_out [2] $end
$var wire 1 E data_reg_out [1] $end
$var wire 1 F data_reg_out [0] $end
$var wire 1 G estado $end
$var wire 1 H loadregis $end
$var wire 1 I morte [7] $end
$var wire 1 J morte [6] $end
$var wire 1 K morte [5] $end
$var wire 1 L morte [4] $end
$var wire 1 M morte [3] $end
$var wire 1 N morte [2] $end
$var wire 1 O morte [1] $end
$var wire 1 P morte [0] $end
$var wire 1 Q readmem $end
$var wire 1 R sampler $end
$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var tri1 1 V devclrn $end
$var tri1 1 W devpor $end
$var tri1 1 X devoe $end
$var wire 1 Y sw9~input_o $end
$var wire 1 Z sw8~input_o $end
$var wire 1 [ loadregis~output_o $end
$var wire 1 \ readmem~output_o $end
$var wire 1 ] estado~output_o $end
$var wire 1 ^ address_reg_out[7]~output_o $end
$var wire 1 _ address_reg_out[6]~output_o $end
$var wire 1 ` address_reg_out[5]~output_o $end
$var wire 1 a address_reg_out[4]~output_o $end
$var wire 1 b address_reg_out[3]~output_o $end
$var wire 1 c address_reg_out[2]~output_o $end
$var wire 1 d address_reg_out[1]~output_o $end
$var wire 1 e address_reg_out[0]~output_o $end
$var wire 1 f data_out[7]~output_o $end
$var wire 1 g data_out[6]~output_o $end
$var wire 1 h data_out[5]~output_o $end
$var wire 1 i data_out[4]~output_o $end
$var wire 1 j data_out[3]~output_o $end
$var wire 1 k data_out[2]~output_o $end
$var wire 1 l data_out[1]~output_o $end
$var wire 1 m data_out[0]~output_o $end
$var wire 1 n data_reg_out[7]~output_o $end
$var wire 1 o data_reg_out[6]~output_o $end
$var wire 1 p data_reg_out[5]~output_o $end
$var wire 1 q data_reg_out[4]~output_o $end
$var wire 1 r data_reg_out[3]~output_o $end
$var wire 1 s data_reg_out[2]~output_o $end
$var wire 1 t data_reg_out[1]~output_o $end
$var wire 1 u data_reg_out[0]~output_o $end
$var wire 1 v morte[7]~output_o $end
$var wire 1 w morte[6]~output_o $end
$var wire 1 x morte[5]~output_o $end
$var wire 1 y morte[4]~output_o $end
$var wire 1 z morte[3]~output_o $end
$var wire 1 { morte[2]~output_o $end
$var wire 1 | morte[1]~output_o $end
$var wire 1 } morte[0]~output_o $end
$var wire 1 ~ confirm_sw~input_o $end
$var wire 1 !! clk~input_o $end
$var wire 1 "! clk~inputclkctrl_outclk $end
$var wire 1 #! confirmaFuncao~input_o $end
$var wire 1 $! inst23|inst1~0_combout $end
$var wire 1 %! inst23|inst1~q $end
$var wire 1 &! inst23|inst2~combout $end
$var wire 1 '! inst23|inst3~combout $end
$var wire 1 (! sw7~input_o $end
$var wire 1 )! ADDRESS_REG|inst14|inst2~q $end
$var wire 1 *! sw6~input_o $end
$var wire 1 +! ADDRESS_REG|inst13|inst2~feeder_combout $end
$var wire 1 ,! ADDRESS_REG|inst13|inst2~q $end
$var wire 1 -! sw5~input_o $end
$var wire 1 .! ADDRESS_REG|inst12|inst2~feeder_combout $end
$var wire 1 /! ADDRESS_REG|inst12|inst2~q $end
$var wire 1 0! sw4~input_o $end
$var wire 1 1! ADDRESS_REG|inst11|inst2~feeder_combout $end
$var wire 1 2! ADDRESS_REG|inst11|inst2~q $end
$var wire 1 3! sw3~input_o $end
$var wire 1 4! ADDRESS_REG|inst10|inst2~feeder_combout $end
$var wire 1 5! ADDRESS_REG|inst10|inst2~q $end
$var wire 1 6! sw2~input_o $end
$var wire 1 7! ADDRESS_REG|inst9|inst2~q $end
$var wire 1 8! sw1~input_o $end
$var wire 1 9! ADDRESS_REG|inst8|inst2~feeder_combout $end
$var wire 1 :! ADDRESS_REG|inst8|inst2~q $end
$var wire 1 ;! sw0~input_o $end
$var wire 1 <! ADDRESS_REG|inst|inst2~feeder_combout $end
$var wire 1 =! ADDRESS_REG|inst|inst2~q $end
$var wire 1 >! write~input_o $end
$var wire 1 ?! inst|inst3|inst17|inst~0_combout $end
$var wire 1 @! inst|inst3|inst17|inst~combout $end
$var wire 1 A! inst|inst|inst1|inst2~q $end
$var wire 1 B! inst|inst5|inst6|41~0_combout $end
$var wire 1 C! DATA_OUT_REG|inst14|inst2~feeder_combout $end
$var wire 1 D! DATA_OUT_REG|inst14|inst2~q $end
$var wire 1 E! DATA_OUT_REG|inst13|inst2~feeder_combout $end
$var wire 1 F! DATA_OUT_REG|inst13|inst2~q $end
$var wire 1 G! DATA_OUT_REG|inst12|inst2~feeder_combout $end
$var wire 1 H! DATA_OUT_REG|inst12|inst2~q $end
$var wire 1 I! DATA_OUT_REG|inst11|inst2~feeder_combout $end
$var wire 1 J! DATA_OUT_REG|inst11|inst2~q $end
$var wire 1 K! DATA_OUT_REG|inst10|inst2~feeder_combout $end
$var wire 1 L! DATA_OUT_REG|inst10|inst2~q $end
$var wire 1 M! DATA_OUT_REG|inst9|inst2~feeder_combout $end
$var wire 1 N! DATA_OUT_REG|inst9|inst2~q $end
$var wire 1 O! DATA_OUT_REG|inst8|inst2~q $end
$var wire 1 P! DATA_OUT_REG|inst|inst2~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
0'
1(
1)
1*
0+
0,
0-
0.
06
05
04
03
02
01
00
0/
0>
0=
0<
0;
0:
09
08
07
0F
0E
0D
0C
0B
0A
0@
0?
0G
0H
0P
0O
0N
0M
0L
0K
0J
0I
0Q
xR
0S
1T
xU
1V
1W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
1+!
0,!
1-!
1.!
0/!
10!
11!
02!
03!
04!
05!
16!
07!
08!
09!
0:!
1;!
1<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
$end
#20000
1!
1!!
1"!
0R
1A!
#40000
0!
0!!
0"!
1R
#60000
1"
1!
1~
1!!
1"!
0R
1&!
1[
1H
#80000
0!
0!!
0"!
1R
#100000
1!
1!!
1"!
0R
1=!
17!
12!
1/!
1,!
1e
1c
1a
1`
1_
16
14
12
11
10
#120000
0"
0!
0~
0!!
0"!
1R
0&!
0[
0H
#140000
1!
1!!
1"!
0R
#160000
0!
0!!
0"!
1R
#180000
1"
1!
1~
1!!
1"!
0R
1&!
1[
1H
#200000
0!
0!!
0"!
1R
#220000
1!
1!!
1"!
0R
#240000
1+
0&
0$
0"
0!
1(!
06!
0;!
0~
0!!
0"!
1R
0<!
0&!
0[
0H
#260000
1!
1!!
1"!
0R
#280000
1,
1-
0!
1Z
1Y
0!!
0"!
1R
#300000
1"
1!
1~
1!!
1"!
0R
1&!
1[
1H
#320000
1#
0!
1#!
0!!
0"!
1R
1$!
1'!
1\
1Q
#340000
1!
1!!
1"!
0R
0=!
07!
1)!
1%!
0$!
0e
0c
1^
1]
06
04
1/
1G
0'!
0&!
0\
0[
0Q
0H
#350000
0#
0#!
1R
1$!
#360000
0"
0!
0~
0!!
0"!
0R
#380000
1!
1!!
1"!
1R
#400000
0!
0!!
0"!
0R
#420000
1"
1!
1~
1!!
1"!
1R
#440000
0!
0!!
0"!
0R
#460000
1!
1!!
1"!
1R
#480000
0+
1&
1$
0,
0-
0"
0!
0(!
16!
1;!
0Z
0Y
0~
0!!
0"!
0R
1<!
#490000
1#
1#!
1R
0$!
#500000
1!
1!!
1"!
0R
0%!
1$!
0]
0G
1'!
1\
1Q
#520000
0!
0!!
0"!
1R
#540000
1"
0#
1!
1~
0#!
1!!
1"!
0R
0$!
1&!
0'!
1[
0\
1H
0Q
1%!
1$!
1]
1G
0&!
0[
0H
#560000
0!
0!!
0"!
1R
#580000
1!
1!!
1"!
0R
#590000
1+
0&
0$
1(!
06!
0;!
1R
0<!
#600000
1,
1-
0"
0!
1Z
1Y
0~
0!!
0"!
0R
#620000
1!
1!!
1"!
1R
#640000
0!
0!!
0"!
0R
#660000
1"
1!
1~
1!!
1"!
1R
#680000
0!
0!!
0"!
0R
#700000
1!
1!!
1"!
1R
#720000
0,
0-
0"
0!
0Z
0Y
0~
0!!
0"!
0R
#740000
0+
1&
1$
1!
0(!
16!
1;!
1!!
1"!
1R
1<!
#750000
1#
1#!
0R
0$!
#760000
0!
0!!
0"!
1R
#780000
1"
1!
1~
1!!
1"!
0R
0%!
1$!
0]
0G
1'!
1&!
1\
1[
1Q
1H
#790000
0#
0#!
1R
0$!
0'!
0\
0Q
#800000
0!
0!!
0"!
0R
#820000
1!
1!!
1"!
1R
1=!
17!
0)!
1e
1c
0^
16
14
0/
#840000
1,
1-
0"
0!
1Z
1Y
0~
0!!
0"!
0R
0&!
0[
0H
#860000
1!
1!!
1"!
1R
#880000
0!
0!!
0"!
0R
#900000
1"
1!
1~
1!!
1"!
1R
1&!
1[
1H
#920000
0!
0!!
0"!
0R
#940000
1!
1!!
1"!
1R
#960000
0,
0-
0"
0!
0Z
0Y
0~
0!!
0"!
0R
0&!
0[
0H
#980000
1!
1!!
1"!
1R
#1000000
