#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 22 16:05:06 2023
# Process ID: 58520
# Current directory: D:/xilinxcompany/vivado_project/edge_detector/edge_detector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent67624 D:\xilinxcompany\vivado_project\edge_detector\edge_detector\edge_detector.xpr
# Log file: D:/xilinxcompany/vivado_project/edge_detector/edge_detector/vivado.log
# Journal file: D:/xilinxcompany/vivado_project/edge_detector/edge_detector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.xpr
INFO: [Project 1-313] Project file moved from 'F:/原d盘文件/迅雷下载/AX7020_2017.4.1/course_s3_hls/vivado/10_edge_detector' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinxcompany/vivado_project/edge_detector/edge_detector/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/wenjian/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 966.988 ; gain = 285.895
update_compile_order -fileset sources_1
open_bd_design {D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:hls:edge_detector:1.0 - edge_detector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- alinx.com.cn:user:i2c_extender:1.1 - i2c_extender_0
Adding cell -- xilinx.com:hls:mem2stream:1.0 - mem2stream_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding cell -- xilinx.com:hls:stream2mem:1.0 - stream2mem_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.793 ; gain = 92.805
launch_sdk -workspace D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk -hwspec D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk -hwspec D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_bd_design [get_bd_designs design_1]
open_bd_design {D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:hls:edge_detector:1.0 - edge_detector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- alinx.com.cn:user:i2c_extender:1.1 - i2c_extender_0
Adding cell -- xilinx.com:hls:mem2stream:1.0 - mem2stream_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding cell -- xilinx.com:hls:stream2mem:1.0 - stream2mem_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.srcs/sources_1/bd/design_1/design_1.bd>
set_property location {9.5 3612 861} [get_bd_cells axi_smc]
open_project D:/xilinxcompany/vivado_project/22_ov5640_single/ov5640_single.xpr
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.39) then the current supported version (0.33).
Data could be potentially be lost
ERROR: [BD 41-1809] Block design name '' found in BD file does not match with actual file name 'system.bd'. BD file on disk must be named '.bd'
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
ERROR: [Common 17-70] Application Exception: SrcMgr::createSS : type not set
save_bd_design
Wrote  : <D:/xilinxcompany/vivado_project/edge_detector/edge_detector/edge_detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 23 16:50:53 2023...
