
*** Running vivado
    with args -log impl_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source impl_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source impl_top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 501.168 ; gain = 220.117
Command: read_checkpoint -auto_incremental -incremental {E:/Seth stuff/Thesis/Thesis/Thesis.srcs/utils_1/imports/synth_1/impl_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Seth stuff/Thesis/Thesis/Thesis.srcs/utils_1/imports/synth_1/impl_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top impl_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.867 ; gain = 441.160
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'SEGMENT_INDEX' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:25]
WARNING: [Synth 8-9661] initial value of parameter 'SEG_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:26]
WARNING: [Synth 8-9661] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:27]
WARNING: [Synth 8-9661] initial value of parameter 'ADD_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:28]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
WARNING: [Synth 8-9661] initial value of parameter 'MULTIPLIER_INDEX' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:25]
WARNING: [Synth 8-9661] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:26]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:39]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:39]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:39]
WARNING: [Synth 8-9661] initial value of parameter 'ADD_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:26]
WARNING: [Synth 8-9661] initial value of parameter 'MOD_MASK' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:27]
WARNING: [Synth 8-9661] initial value of parameter 'PORT_ID' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:28]
WARNING: [Synth 8-9661] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Indexer.sv:25]
WARNING: [Synth 8-9661] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplication_Core.sv:24]
WARNING: [Synth 8-9661] initial value of parameter 'SEGMENTS' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Addition_Core.sv:25]
INFO: [Synth 8-6157] synthesizing module 'impl_top' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Multiplication_Core' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplication_Core.sv:23]
	Parameter MULT_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Multiplier_Unit' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:24]
	Parameter MULTIPLIER_INDEX bound to: 0 - type: integer 
	Parameter MULT_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplier_Unit' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Multiplier_Unit__parameterized0' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:24]
	Parameter MULTIPLIER_INDEX bound to: 1 - type: integer 
	Parameter MULT_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplier_Unit__parameterized0' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Multiplier_Unit__parameterized1' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:24]
	Parameter MULTIPLIER_INDEX bound to: 2 - type: integer 
	Parameter MULT_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplier_Unit__parameterized1' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Multiplier_Unit__parameterized2' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:24]
	Parameter MULTIPLIER_INDEX bound to: 3 - type: integer 
	Parameter MULT_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplier_Unit__parameterized2' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Indexer' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Indexer.sv:24]
	Parameter MULT_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Indexer' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Indexer.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'Multiplication_Core' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplication_Core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Accordian_Buffer' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:27]
	Parameter SEGMENTS bound to: 4 - type: integer 
	Parameter MULTIPLIERS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Accordian_Segment' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:24]
	Parameter SEGMENT_INDEX bound to: 0 - type: integer 
	Parameter SEG_COUNT bound to: 4 - type: integer 
	Parameter MULT_COUNT bound to: 4 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Accordian_Segment' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Accordian_Segment__parameterized0' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:24]
	Parameter SEGMENT_INDEX bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 4 - type: integer 
	Parameter MULT_COUNT bound to: 4 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Accordian_Segment__parameterized0' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Accordian_Segment__parameterized1' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:24]
	Parameter SEGMENT_INDEX bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 4 - type: integer 
	Parameter MULT_COUNT bound to: 4 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Accordian_Segment__parameterized1' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Accordian_Segment__parameterized2' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:24]
	Parameter SEGMENT_INDEX bound to: 3 - type: integer 
	Parameter SEG_COUNT bound to: 4 - type: integer 
	Parameter MULT_COUNT bound to: 4 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Accordian_Segment__parameterized2' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Addition_Core' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Addition_Core.sv:24]
	Parameter SEGMENTS bound to: 4 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Simple_Adder' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Simple_Adder' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Addition_Core' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Addition_Core.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'Accordian_Buffer' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:27]
INFO: [Synth 8-6157] synthesizing module 'output_memory_controller' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:23]
	Parameter ADD_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/Seth stuff/Thesis/Thesis/Thesis.runs/synth_1/.Xil/Vivado-32224-WINDOWS-RV84OD0/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.runs/synth_1/.Xil/Vivado-32224-WINDOWS-RV84OD0/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'addrb' does not match port width (10) of module 'blk_mem_gen_0' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:68]
WARNING: [Synth 8-7071] port 'douta' of module 'blk_mem_gen_0' is unconnected for instance 'bram' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:59]
WARNING: [Synth 8-7023] instance 'bram' of module 'blk_mem_gen_0' has 11 connections declared, but only 10 given [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'output_memory_controller' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'read_data' does not match port width (32) of module 'output_memory_controller' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:122]
INFO: [Synth 8-6157] synthesizing module 'Output_Buffer' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Output_Buffer.sv:23]
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter BUFF_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized0' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized0' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized1' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized1' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized2' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized2' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized3' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized3' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized4' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized4' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized5' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized5' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized6' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized6' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized7' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized7' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized8' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized8' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized9' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized9' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized10' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized10' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized11' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized11' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized12' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized12' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized13' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized13' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized14' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized14' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized15' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized15' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized16' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized16' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized17' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized17' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized18' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized18' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized19' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized19' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized20' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized20' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized21' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized21' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized22' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized22' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized23' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized23' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized24' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized24' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized25' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized25' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized26' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized26' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized27' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized27' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized28' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized28' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized29' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized29' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Port__parameterized30' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
	Parameter BUFF_SIZE bound to: 32 - type: integer 
	Parameter ADD_COUNT bound to: 2 - type: integer 
	Parameter MOD_MASK bound to: 31 - type: integer 
	Parameter PORT_ID bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Port__parameterized30' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Output_Buffer' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Output_Buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_Top_Mod' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv:48]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'Uart_Top_Mod' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'impl_top' (0#1) [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:26]
WARNING: [Synth 8-3848] Net o_end in module/entity Multiplier_Unit does not have driver. [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:41]
WARNING: [Synth 8-3848] Net o_end in module/entity Multiplier_Unit__parameterized0 does not have driver. [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:41]
WARNING: [Synth 8-3848] Net o_end in module/entity Multiplier_Unit__parameterized1 does not have driver. [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:41]
WARNING: [Synth 8-3848] Net o_end in module/entity Multiplier_Unit__parameterized2 does not have driver. [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:41]
WARNING: [Synth 8-6014] Unused sequential element A_val_reg[is_end] was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:66]
WARNING: [Synth 8-6014] Unused sequential element A_val_reg[is_head] was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:66]
WARNING: [Synth 8-6014] Unused sequential element A_val_reg[is_tail] was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:66]
WARNING: [Synth 8-6014] Unused sequential element A_val_reg[val] was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:66]
WARNING: [Synth 8-6014] Unused sequential element B_val_reg[is_end] was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:67]
WARNING: [Synth 8-6014] Unused sequential element B_val_reg[is_head] was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:67]
WARNING: [Synth 8-6014] Unused sequential element B_val_reg[is_tail] was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:67]
WARNING: [Synth 8-6014] Unused sequential element B_val_reg[val] was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:67]
WARNING: [Synth 8-87] always_comb on 'o_m_pull_reg[0]' did not result in combinational logic [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:188]
WARNING: [Synth 8-87] always_comb on 'o_m_pull_reg[1]' did not result in combinational logic [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:188]
WARNING: [Synth 8-87] always_comb on 'o_m_pull_reg[2]' did not result in combinational logic [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:188]
WARNING: [Synth 8-87] always_comb on 'o_m_pull_reg[3]' did not result in combinational logic [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:188]
WARNING: [Synth 8-87] always_comb on 'o_read_in_reg' did not result in combinational logic [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv:52]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv:53]
WARNING: [Synth 8-6014] Unused sequential element ld_reg was removed.  [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:172]
WARNING: [Synth 8-87] always_comb on 'clear_reg' did not result in combinational logic [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:101]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:151]
WARNING: [Synth 8-7129] Port i_top_val[31] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[30] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[29] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[28] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[27] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[26] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[25] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[24] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[23] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[22] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[21] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[20] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[19] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[18] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[17] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[16] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[15] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[14] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[13] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[12] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[11] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[10] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[9] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_top_val[8] in module Uart_Top_Mod is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][31] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][30] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][29] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][28] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][27] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][26] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][25] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][24] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][23] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][22] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][21] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][20] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][19] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][18] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][17] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][16] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][15] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][14] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][13] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][12] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][11] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][10] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][9] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][8] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][7] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][6] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][5] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][4] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][3] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][2] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][1] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vals[1][0] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_read_addr[15] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_read_addr[14] in module output_memory_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[31] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[30] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[29] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[28] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[27] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[26] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[25] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[24] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[23] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[22] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[21] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[20] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[19] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[18] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[17] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[16] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[15] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[14] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[13] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[12] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[11] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[10] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[9] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[8] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[7] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[6] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[5] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[4] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[3] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[2] in module Accordian_Segment__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[31] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[30] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[29] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[28] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[27] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[26] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[25] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[24] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[23] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[22] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[21] in module Accordian_Segment__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pops[20] in module Accordian_Segment__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1493.438 ; gain = 586.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1493.438 ; gain = 586.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1493.438 ; gain = 586.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1493.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Seth stuff/Thesis/Thesis/Thesis.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'output_controller/bram'
Finished Parsing XDC File [e:/Seth stuff/Thesis/Thesis/Thesis.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'output_controller/bram'
Parsing XDC File [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/impl_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/impl_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1594.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1594.570 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'output_controller/bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1594.570 ; gain = 687.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1594.570 ; gain = 687.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for output_controller/bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1594.570 ; gain = 687.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'Indexer'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'Uart_Top_Mod'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'impl_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                STARTING |                               01 |                               01
                  ACTIVE |                               10 |                               10
                  ENDING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'Indexer'
WARNING: [Synth 8-327] inferring latch for variable 'o_m_pull_reg[0]' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:188]
WARNING: [Synth 8-327] inferring latch for variable 'o_m_pull_reg[1]' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:188]
WARNING: [Synth 8-327] inferring latch for variable 'o_m_pull_reg[2]' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:188]
WARNING: [Synth 8-327] inferring latch for variable 'o_m_pull_reg[3]' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:188]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 | 00000000000000000000000000000000
                TRANSMIT |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'Uart_Top_Mod'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'o_read_in_reg' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'clear_reg' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:101]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                  ACTIVE |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'impl_top'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:151]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1594.570 ; gain = 687.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 20    
	   4 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 66    
	   5 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 9     
	   3 Input    2 Bit       Adders := 5     
	   4 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 116   
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 48    
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 92    
	   4 Input   32 Bit        Muxes := 23    
	   2 Input   10 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 186   
	   3 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 108   
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_gen[0].mult/, operation Mode is: A2*B2.
DSP Report: register mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: register mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: operator mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: operator mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: Generating DSP mul_gen[0].mult/, operation Mode is: A2*B2.
DSP Report: register mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: register mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: operator mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: operator mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: Generating DSP mul_gen[0].mult/, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_gen[0].mult/R_val_reg is absorbed into DSP mul_gen[0].mult/.
DSP Report: register mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: operator mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: operator mul_gen[0].mult/ is absorbed into DSP mul_gen[0].mult/.
DSP Report: Generating DSP mul_gen[1].mult/, operation Mode is: A2*B2.
DSP Report: register mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: register mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: operator mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: operator mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: Generating DSP mul_gen[1].mult/, operation Mode is: A2*B2.
DSP Report: register mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: register mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: operator mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: operator mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: Generating DSP mul_gen[1].mult/, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_gen[1].mult/R_val_reg is absorbed into DSP mul_gen[1].mult/.
DSP Report: register mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: operator mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: operator mul_gen[1].mult/ is absorbed into DSP mul_gen[1].mult/.
DSP Report: Generating DSP mul_gen[2].mult/, operation Mode is: A2*B2.
DSP Report: register mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: register mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: operator mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: operator mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: Generating DSP mul_gen[2].mult/, operation Mode is: A2*B2.
DSP Report: register mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: register mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: operator mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: operator mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: Generating DSP mul_gen[2].mult/, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_gen[2].mult/R_val_reg is absorbed into DSP mul_gen[2].mult/.
DSP Report: register mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: operator mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: operator mul_gen[2].mult/ is absorbed into DSP mul_gen[2].mult/.
DSP Report: Generating DSP mul_gen[3].mult/, operation Mode is: A2*B2.
DSP Report: register mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: register mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: operator mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: operator mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: Generating DSP mul_gen[3].mult/, operation Mode is: A2*B2.
DSP Report: register mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: register mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: operator mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: operator mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: Generating DSP mul_gen[3].mult/, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_gen[3].mult/R_val_reg is absorbed into DSP mul_gen[3].mult/.
DSP Report: register mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: operator mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
DSP Report: operator mul_gen[3].mult/ is absorbed into DSP mul_gen[3].mult/.
WARNING: [Synth 8-3332] Sequential element (uart/FSM_sequential_next_state_reg) is unused and will be removed from module impl_top.
WARNING: [Synth 8-3332] Sequential element (uart/o_read_in_reg) is unused and will be removed from module impl_top.
WARNING: [Synth 8-3332] Sequential element (clear_reg) is unused and will be removed from module impl_top.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_next_state_reg) is unused and will be removed from module impl_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1594.570 ; gain = 687.863
---------------------------------------------------------------------------------
 Sort Area is  mul_gen[0].mult/_0 : 0 0 : 2737 4524 : Used 1 time 0
 Sort Area is  mul_gen[0].mult/_0 : 0 1 : 1787 4524 : Used 1 time 0
 Sort Area is  mul_gen[1].mult/_5 : 0 0 : 2737 4524 : Used 1 time 0
 Sort Area is  mul_gen[1].mult/_5 : 0 1 : 1787 4524 : Used 1 time 0
 Sort Area is  mul_gen[2].mult/_7 : 0 0 : 2737 4524 : Used 1 time 0
 Sort Area is  mul_gen[2].mult/_7 : 0 1 : 1787 4524 : Used 1 time 0
 Sort Area is  mul_gen[3].mult/_9 : 0 0 : 2737 4524 : Used 1 time 0
 Sort Area is  mul_gen[3].mult/_9 : 0 1 : 1787 4524 : Used 1 time 0
 Sort Area is  mul_gen[0].mult/_3 : 0 0 : 2373 2373 : Used 1 time 0
 Sort Area is  mul_gen[1].mult/_6 : 0 0 : 2373 2373 : Used 1 time 0
 Sort Area is  mul_gen[2].mult/_8 : 0 0 : 2373 2373 : Used 1 time 0
 Sort Area is  mul_gen[3].mult/_a : 0 0 : 2373 2373 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiplication_Core | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1594.570 ; gain = 687.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1699.633 ; gain = 792.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (acc_buff/o_m_pull_reg[0]) is unused and will be removed from module impl_top.
WARNING: [Synth 8-3332] Sequential element (acc_buff/o_m_pull_reg[1]) is unused and will be removed from module impl_top.
WARNING: [Synth 8-3332] Sequential element (acc_buff/o_m_pull_reg[2]) is unused and will be removed from module impl_top.
WARNING: [Synth 8-3332] Sequential element (acc_buff/o_m_pull_reg[3]) is unused and will be removed from module impl_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 1699.660 ; gain = 792.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1699.660 ; gain = 792.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1699.660 ; gain = 792.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1699.660 ; gain = 792.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1699.660 ; gain = 792.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1699.660 ; gain = 792.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1699.660 ; gain = 792.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiplication_Core | A'*B'         | 5      | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A'*B'         | 5      | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A'*B'         | 5      | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A'*B'         | 5      | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A'*B'         | 5      | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | PCIN>>17+A*B' | 0      | 0      | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A'*B'         | 5      | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | PCIN>>17+A*B' | 0      | 0      | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A'*B'         | 5      | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | PCIN>>17+A*B' | 0      | 0      | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | A'*B'         | 5      | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication_Core | PCIN>>17+A*B' | 0      | 0      | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |   735|
|4     |DSP48E1     |    12|
|5     |LUT1        |   253|
|6     |LUT2        |  1929|
|7     |LUT3        |   789|
|8     |LUT4        |   493|
|9     |LUT5        |   554|
|10    |LUT6        |  1162|
|11    |MUXF7       |   169|
|12    |MUXF8       |    16|
|13    |FDRE        |  2553|
|14    |FDSE        |     3|
|15    |IBUF        |    16|
|16    |OBUF        |    17|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1699.660 ; gain = 792.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1699.660 ; gain = 691.820
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1699.660 ; gain = 792.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1702.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 932 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1706.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 985becfa
INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1706.141 ; gain = 1187.246
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1706.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Seth stuff/Thesis/Thesis/Thesis.runs/synth_1/impl_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file impl_top_utilization_synth.rpt -pb impl_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 11:04:09 2025...
