# do dds_and_nios_lab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:47:09 on Mar 31,2020
# vlog -work work dds_and_nios_lab.vo 
# -- Compiling module dds_and_nios_lab
# 
# Top level modules:
# 	dds_and_nios_lab
# End time: 14:47:13 on Mar 31,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:47:13 on Mar 31,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module dds_and_nios_lab_vlg_vec_tst
# 
# Top level modules:
# 	dds_and_nios_lab_vlg_vec_tst
# End time: 14:47:13 on Mar 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "dds_and_nios_lab.do" 
# Start time: 14:47:13 on Mar 31,2020
# Loading work.dds_and_nios_lab_vlg_vec_tst
# Loading work.dds_and_nios_lab
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.generic_28nm_lc_mlab_cell_impl
# Loading altera_lnsim_ver.common_porta_registers
# Loading altera_lnsim_ver.common_28nm_mlab_cell_core
# Loading altera_lnsim_ver.common_28nm_mlab_cell_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) Waveform.vwf.vt(116): [TFMPC] - Too few port connections. Expected 62, found 58.
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1
# ** Warning: (vsim-3722) Waveform.vwf.vt(116): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(116): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(116): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(116): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) dds_and_nios_lab.vo(20745): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT 
# ** Warning: (vsim-3722) dds_and_nios_lab.vo(20745): [TFMPC] - Missing connection for port 'pllen'.
# 
# ** Warning: (vsim-3017) dds_and_nios_lab.vo(20772): [TFMPC] - Too few port connections. Expected 24, found 23.
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL 
# ** Warning: (vsim-3722) dds_and_nios_lab.vo(20772): [TFMPC] - Missing connection for port 'vsspl'.
# 
# ** Warning: (vsim-3017) dds_and_nios_lab.vo(21219): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/altera_internal_jtag
# ** Warning: (vsim-3722) dds_and_nios_lab.vo(21219): [TFMPC] - Missing connection for port 'ntrst'.
# 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74433): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74433): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74433): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74433): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74433): [PCDPC] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74433): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74513): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74513): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74513): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74513): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74513): [PCDPC] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3015) dds_and_nios_lab.vo(74513): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|cpu|the_DE1_SoC_QSYS_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac 
# ** Warning: (vsim-3017) dds_and_nios_lab.vo(101796): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT 
# ** Warning: (vsim-3722) dds_and_nios_lab.vo(101796): [TFMPC] - Missing connection for port 'pllen'.
# 
# ** Warning: (vsim-3017) dds_and_nios_lab.vo(101823): [TFMPC] - Too few port connections. Expected 24, found 23.
# 
#         Region: /dds_and_nios_lab_vlg_vec_tst/i1/\U0|vga|vga_clk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL 
# ** Warning: (vsim-3722) dds_and_nios_lab.vo(101823): [TFMPC] - Missing connection for port 'vsspl'.
# 
# Loading altera_ver.PRIM_GDFF_HIGH
# ** Warning: Design size of 117103 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (dds_and_nios_lab_vlg_vec_tst.i1.\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = dds_and_nios_lab_vlg_vec_tst.i1.\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1000.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500.000000
# Info: output_clock_low_period = 500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (dds_and_nios_lab_vlg_vec_tst.i1.\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = dds_and_nios_lab_vlg_vec_tst.i1.\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1000.0 mhz
# Info: phase_shift = 125 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500.000000
# Info: output_clock_low_period = 500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (dds_and_nios_lab_vlg_vec_tst.i1.\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = dds_and_nios_lab_vlg_vec_tst.i1.\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1000.0 mhz
# Info: phase_shift = 250 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500.000000
# Info: output_clock_low_period = 500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (dds_and_nios_lab_vlg_vec_tst.i1.\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = dds_and_nios_lab_vlg_vec_tst.i1.\U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
