set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) dynamicReconfig_pkg.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_xcvr_h.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/altera_xcvr_functions.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/altera_xcvr_native_sv_functions_h.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) fc16pma_wrap.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_reconfig_bundle_to_xcvr.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/altera_xcvr_native_sv.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_xcvr_avmm.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../common/vi_lib/vi_sync_1c.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_xcvr_avmm_csr.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pma_1ch.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../altera_ip/altera_pll/sv_xcvr_plls.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_atxpll/s5_atxpll.v]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_8g_rx_pcs_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_common_pcs_pma_interface_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_pma.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_reconfig_bundle_merger.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_8g_tx_pcs_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_common_pld_pcs_interface_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_pcs.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_reset_26ch_13p0sp1/s5_reset_26ch.v]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_rx_pld_pcs_interface_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/serdes_pat_gen_chk/prbs_parm.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) dynamicReconfig.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_tx_pma.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_rx_pma.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_pcs_ch.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_rx_pcs_pma_interface_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_tx_pcs_pma_interface_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../common/vi_lib/vi_sync_pp.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pma.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_tx_pld_pcs_interface_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pma_prbs.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) auto/pma_1ch_regs.v]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../common/vi_lib/vi_sync_pulse.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_10g_rx_pcs_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_tx_pma_ch.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../fc16clkrst/rtl/ip/s5_altclkctrl_auto/s5_altclkctrl_auto.v]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../fc16clkrst/rtl/ip/s5_altclkctrl_auto/s5_altclkctrl_auto.v]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps/s5_native_phy_16gbps.v]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_10g_tx_pcs_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_pipe_gen3_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../common/vi_lib/vi_sync_level.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_xcvr_native.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_native_phy_16gbps_intpll/s5_native_phy_16gbps_intpll/sv_hssi_pipe_gen1_2_rbc.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_atxpll425/s5_atxpll425.v]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_reset_26ch_13p0sp1/s5_reset_26ch/altera_xcvr_reset_control.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_reset_26ch_13p0sp1/s5_reset_26ch/alt_xcvr_resync.sv]
set_global_assignment -library fc16pma_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ip/s5_reset_26ch_13p0sp1/s5_reset_26ch/alt_xcvr_reset_counter.sv]
set_global_assignment -library fc16pma_wrap -name VHDL_FILE [file join $::quartus(qip_path) ../../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/rom/synth/rom.vhd]
