timestamp, name, bus_id, stats.violation.power [nsec], stats.violation.thermal [nsec], clocks.current.soc [MHz], clocks.max.soc [MHz], clocks.limit.soc [MHz], clocks.limit.tpc [MHz], pcie.link.gen.max, pcie.link.gen.current, pcie.link.width.max, pcie.link.width.current, pcie.link.speed.max, pcie.link.speed.current
Wed Oct 23 14:16:15 UTC 2024, HL-325L, 0000:19:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:15 UTC 2024, HL-325L, 0000:9b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:15 UTC 2024, HL-325L, 0000:3b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:15 UTC 2024, HL-325L, 0000:bb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:15 UTC 2024, HL-325L, 0000:4c:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:15 UTC 2024, HL-325L, 0000:cb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:15 UTC 2024, HL-325L, 0000:5d:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:15 UTC 2024, HL-325L, 0000:db:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:18 UTC 2024, HL-325L, 0000:cb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:18 UTC 2024, HL-325L, 0000:db:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:18 UTC 2024, HL-325L, 0000:5d:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:18 UTC 2024, HL-325L, 0000:3b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:18 UTC 2024, HL-325L, 0000:4c:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:18 UTC 2024, HL-325L, 0000:bb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:18 UTC 2024, HL-325L, 0000:19:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:18 UTC 2024, HL-325L, 0000:9b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:21 UTC 2024, HL-325L, 0000:5d:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:21 UTC 2024, HL-325L, 0000:db:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:21 UTC 2024, HL-325L, 0000:9b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:21 UTC 2024, HL-325L, 0000:4c:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:21 UTC 2024, HL-325L, 0000:cb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:21 UTC 2024, HL-325L, 0000:19:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:21 UTC 2024, HL-325L, 0000:3b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:21 UTC 2024, HL-325L, 0000:bb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:24 UTC 2024, HL-325L, 0000:4c:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:24 UTC 2024, HL-325L, 0000:19:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:24 UTC 2024, HL-325L, 0000:cb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:24 UTC 2024, HL-325L, 0000:bb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:24 UTC 2024, HL-325L, 0000:3b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:24 UTC 2024, HL-325L, 0000:5d:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:24 UTC 2024, HL-325L, 0000:9b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:24 UTC 2024, HL-325L, 0000:db:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:26 UTC 2024, HL-325L, 0000:9b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:26 UTC 2024, HL-325L, 0000:db:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:26 UTC 2024, HL-325L, 0000:cb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:26 UTC 2024, HL-325L, 0000:5d:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:26 UTC 2024, HL-325L, 0000:19:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:26 UTC 2024, HL-325L, 0000:4c:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:26 UTC 2024, HL-325L, 0000:bb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:26 UTC 2024, HL-325L, 0000:3b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:29 UTC 2024, HL-325L, 0000:db:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:29 UTC 2024, HL-325L, 0000:cb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:29 UTC 2024, HL-325L, 0000:5d:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:29 UTC 2024, HL-325L, 0000:19:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:29 UTC 2024, HL-325L, 0000:bb:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:29 UTC 2024, HL-325L, 0000:4c:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:29 UTC 2024, HL-325L, 0000:3b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
Wed Oct 23 14:16:29 UTC 2024, HL-325L, 0000:9b:00.0, 0 nsec, 0 nsec, 1600 MHz, 1600 MHz, 1600 MHz, N/A MHz, Gen5, Gen5, x16, x16, 32GT/s, 32GT/s
