// Seed: 3118669316
module module_0 (
    output uwire id_0,
    input wand id_1,
    input supply1 id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8,
    input wire id_9,
    input uwire id_10,
    input tri1 id_11,
    output supply0 id_12,
    output supply1 id_13
);
  assign id_12 = id_7;
  assign id_0  = id_11;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wor id_7,
    output logic id_8,
    input logic id_9,
    input uwire id_10
);
  wire id_12;
  assign id_1 = 1'b0;
  always @("" or id_0 == 1 or 1 or id_3 - id_3 or negedge 1 ^ 1) if (1) if (id_9) id_8 <= id_9;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4,
      id_1,
      id_0,
      id_6,
      id_5,
      id_7,
      id_5,
      id_0,
      id_0,
      id_10,
      id_1,
      id_1
  );
  assign modCall_1.type_20 = 0;
endmodule
