/* Generated by Yosys 0.8+634 (git sha1 3414ee1, clang 3.8.0-2ubuntu4 -fPIC -Os) */

module x2(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  input a;
  input b;
  input c;
  input d;
  input e;
  input f;
  input g;
  input h;
  input i;
  input j;
  output k;
  output l;
  output m;
  output n;
  output o;
  output p;
  output q;
  assign _00_ = ~g;
  assign _01_ = ~j;
  assign _02_ = ~(d & e);
  assign _03_ = _01_ & ~(_02_);
  assign _04_ = j & f;
  assign _05_ = h ? _03_ : _04_;
  assign _06_ = ~(j ^ h);
  assign _07_ = i ? _05_ : _06_;
  assign _08_ = _07_ | _00_;
  assign _09_ = b | c;
  assign _10_ = _09_ | a;
  assign _11_ = _10_ | _01_;
  assign _12_ = h & ~(_11_);
  assign q = _12_ | _08_;
  assign _13_ = h | ~(j);
  assign _14_ = h & ~(j);
  assign _15_ = _14_ | ~(_13_);
  assign l = _15_ | i;
  assign _16_ = ~(b | a);
  assign _17_ = ~(_16_ & c);
  assign _18_ = j & ~(_17_);
  assign _19_ = ~(i ^ h);
  assign _20_ = ~i;
  assign _21_ = d & ~(e);
  assign _22_ = _21_ | _20_;
  assign _23_ = ~((_22_ & _14_) | (_19_ & _18_));
  assign _24_ = g & ~(_23_);
  assign p = _24_ ^ q;
  assign _25_ = ~(_04_ | h);
  assign _26_ = ~c;
  assign _27_ = ~(j & h);
  assign _28_ = ~((_16_ & _26_) | _27_);
  assign _29_ = ~((_28_ | _25_) & i);
  assign _30_ = _13_ | i;
  assign _31_ = ~((_30_ & _29_) | _00_);
  assign o = _31_ ^ q;
  assign _32_ = ~(h & g);
  assign _33_ = _32_ | j;
  assign _34_ = _20_ & ~(_33_);
  assign k = _34_ ^ o;
  assign m = 1'h0;
  assign n = k;
endmodule
