# compile verilog/system verilog design source files
sv xil_defaultlib "C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv" --include "../../../../arch-project.srcs/sources_1/imports/cse490-project1" --include "../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1" -d "WRITE=1" -d "READ=0" \
"../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu.sv" \
"../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu_control.sv" \
"../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/control.sv" \
"../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv" \
"../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv" \
"../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/pc.sv" \
"../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/reg.sv" \
"../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sim_1/new/cpu_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
