"tzic"	,	L_1
IRQ_NOREQUEST	,	V_29
__iomem	,	T_2
tzic_base	,	V_6
TZIC_ENCLEAR0	,	F_9
TZIC_DSMINT	,	V_38
tzic_init_gc	,	F_6
TZIC_NUM_IRQS	,	V_35
enable	,	V_28
TZIC_PRIOMASK	,	V_33
unlikely	,	F_2
index	,	V_2
"TrustZone Interrupt Controller (TZIC) initialized\n"	,	L_2
wake_enabled	,	V_15
irq_gc_mask_disable_reg	,	V_21
wake_active	,	V_17
TZIC_WAKEUP0	,	F_17
irq_gc_set_wake	,	V_25
TZIC_ENSET0	,	F_10
wakeup_intr	,	V_16
init_FIQ	,	F_14
idx	,	V_12
irq_set_wake	,	V_24
irq_mask	,	V_20
private	,	V_14
irq_alloc_generic_chip	,	F_7
chip_types	,	V_18
TZIC_INTCNTL	,	V_32
irq_chip_type	,	V_10
handle_level_irq	,	V_13
tzic_enable_wake	,	F_16
__raw_writel	,	F_5
irq_start	,	V_7
IRQ_MSK	,	F_8
irq_chip_generic	,	V_8
gc	,	V_9
value	,	V_4
__raw_readl	,	F_3
tzic_init_irq	,	F_12
is_idle	,	V_36
mask	,	V_3
chip	,	V_19
irq_gc_unmask_enable_reg	,	V_23
irqbase	,	V_30
pr_info	,	F_15
tzic_set_irq_fiq	,	F_1
irq_setup_generic_chip	,	F_11
EAGAIN	,	V_39
irq	,	V_1
irq_unmask	,	V_22
i	,	V_31
regs	,	V_26
TZIC_INTSEC0	,	F_4
EINVAL	,	V_5
ct	,	V_11
disable	,	V_27
v	,	V_37
__init	,	T_1
TZIC_SYNCCTRL	,	V_34
CONFIG_FIQ	,	F_13
