Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                           | Source Pin     | Source-Buffer Net                                            | Buffer Input Pin     | Buffer  Name                                                                | Buffer Output Pin     | Buffer-Load Net                                  | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT0        | rd3_clk                                                      | CLK                  | clkbufg_1/gopclkbufg                                                        | CLKOUT                | ntclkbufg_1                                      |  ---                            |  ---            |  ---                     |  ---                         | 2517            | 0                   
| udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0       | CLKOUT         | udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf     | CLK                  | udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | gmii_clk                                         |  ---                            |  ---            | (36,158,90,91)           |  ---                         | 1861            | 0                   
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT4        | clk_10m                                                      | CLK                  | clkbufg_3/gopclkbufg                                                        | CLKOUT                | ntclkbufg_3                                      |  ---                            |  ---            |  ---                     |  ---                         | 235             | 0                   
| hdmi_in_clk_ibuf/opit_1                                                | INCK           | _N37                                                         | CLK                  | clkbufg_4/gopclkbufg                                                        | CLKOUT                | ntclkbufg_4                                      |  ---                            |  ---            |  ---                     |  ---                         | 167             | 0                   
| cmos1_pclk_ibuf/opit_1                                                 | INCK           | _N64                                                         | CLK                  | clkbufg_5/gopclkbufg                                                        | CLKOUT                | ntclkbufg_5                                      |  ---                            |  ---            |  ---                     |  ---                         | 118             | 0                   
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT1        | zoom_clk                                                     | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg                          | CLKOUT                | u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin          |  ---                            |  ---            |  ---                     | (79,79,43,47)                | 68              | 0                   
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT3        | clk_25m                                                      | CLK                  | clkbufg_7/gopclkbufg                                                        | CLKOUT                | ntclkbufg_7                                      |  ---                            |  ---            |  ---                     |  ---                         | 26              | 0                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk_gate_clk_pll             | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg                     | CLKOUT                | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk_gate_clk     |  ---                            |  ---            |  ---                     | (74,74,46,46)                | 1               | 0                   
| u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | u_axi_ddr_top/clk                                            | CLK                  | clkbufg_0/gopclkbufg                                                        | CLKOUT                | ntclkbufg_0                                      |  ---                            |  ---            | (0,4,4,89)               | (4,4,7,84)                   | 5464            | 0                   
| U_HDMI_PLL/u_pll_e3/goppll                                             | CLKOUT1        | nt_pix_clk                                                   | CLK                  | clkbufg_2/gopclkbufg                                                        | CLKOUT                | ntclkbufg_2                                      |  ---                            |  ---            |  ---                     |  ---                         | 1635            | 0                   
| cmos2_pclk_ibuf/opit_1                                                 | OUT            | nt_cmos2_pclk                                                | CLK                  | clkbufg_6/gopclkbufg                                                        | CLKOUT                | ntclkbufg_6                                      |  ---                            |  ---            |  ---                     |  ---                         | 118             | 0                   
| u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv                    | Q              | u_ov5640/coms1_reg_config/clk_20k_regdiv                     | CLK                  | u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg                      | CLKOUT                | u_ov5640/coms1_reg_config/clock_20k              |  ---                            |  ---            |  ---                     |  ---                         | 19              | 0                   
| u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv                    | Q              | u_ov5640/coms2_reg_config/clk_20k_regdiv                     | CLK                  | u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg                      | CLKOUT                | u_ov5640/coms2_reg_config/clock_20k              |  ---                            |  ---            |  ---                     |  ---                         | 19              | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                            | Source Pin     | Source-Load Net                                              | Clock Region Of Source Site     | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT0        | rd3_clk                                                      | (X0,Y0)                         | PLL_158_55          | 1                      | 1                          
| udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0       | CLKOUT         | udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf     | (X1,Y2)                         | IOCKDLY_237_367     | 1                      | 0                          
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT4        | clk_10m                                                      | (X0,Y0)                         | PLL_158_55          | 1                      | 0                          
| hdmi_in_clk_ibuf/opit_1                                                | INCK           | _N37                                                         | (X1,Y0)                         | IOL_163_6           | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                 | INCK           | _N64                                                         | (X1,Y0)                         | IOL_171_6           | 1                      | 0                          
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT1        | zoom_clk                                                     | (X0,Y0)                         | PLL_158_55          | 1                      | 759                        
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT3        | clk_25m                                                      | (X0,Y0)                         | PLL_158_55          | 1                      | 0                          
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk_gate_clk_pll             | (X0,Y1)                         | PLL_158_199         | 1                      | 0                          
| u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | u_axi_ddr_top/clk                                            |  ---                            |  ---                | 1                      | 0                          
| U_HDMI_PLL/u_pll_e3/goppll                                             | CLKOUT1        | nt_pix_clk                                                   |  ---                            |  ---                | 1                      | 1                          
| cmos2_pclk_ibuf/opit_1                                                 | OUT            | nt_cmos2_pclk                                                | (X0,Y0)                         | IOL_39_6            | 1                      | 0                          
| u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv                    | Q              | u_ov5640/coms1_reg_config/clk_20k_regdiv                     |  ---                            |  ---                | 1                      | 2                          
| u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv                    | Q              | u_ov5640/coms2_reg_config/clk_20k_regdiv                     |  ---                            |  ---                | 1                      | 2                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                           | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                                  | Buffer Output Pin     | Buffer-Load Net                             | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]     |  ---                            |  ---            | (0,4,32,59)              | (4,4,37,54)                  | 28              | 0                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]     |  ---                            |  ---            | (0,4,62,84)              | (4,4,67,84)                  | 11              | 0                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1          | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [2]     |  ---                            |  ---            | (4,4,7,24)               | (4,4,7,24)                   | 2               | 0                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_8/gopclkgate                                          | OUT                   | ntclkgate_0                                 |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                            | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y1)                         | PLL_158_199     | 3                      | 0                          
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1        | (X0,Y1)                         | PLL_158_179     | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                           | Source  Pin     | Source-Buffer Net                                            | Buffer Input Pin     | Buffer  Name                                                                | Buffer Output Pin     | Buffer-Load Net                                  | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV          | u_axi_ddr_top/clk                                            | CLK                  | clkbufg_0/gopclkbufg                                                        | CLKOUT                | ntclkbufg_0                                      | USCM_84_116     | (0,2,4,89)               | (4,70,3,84)                  | 5464            | 0                   
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT0         | rd3_clk                                                      | CLK                  | clkbufg_1/gopclkbufg                                                        | CLKOUT                | ntclkbufg_1                                      | USCM_84_108     |  ---                     | (23,102,2,53)                | 2517            | 0                   
| U_HDMI_PLL/u_pll_e3/goppll                                             | CLKOUT1         | nt_pix_clk                                                   | CLK                  | clkbufg_2/gopclkbufg                                                        | CLKOUT                | ntclkbufg_2                                      | USCM_84_117     |  ---                     | (74,152,8,88)                | 1635            | 0                   
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT4         | clk_10m                                                      | CLK                  | clkbufg_3/gopclkbufg                                                        | CLKOUT                | ntclkbufg_3                                      | USCM_84_110     |  ---                     | (70,120,13,38)               | 235             | 0                   
| hdmi_in_clk_ibuf/opit_1                                                | INCK            | _N37                                                         | CLK                  | clkbufg_4/gopclkbufg                                                        | CLKOUT                | ntclkbufg_4                                      | USCM_84_111     |  ---                     | (28,96,8,28)                 | 167             | 0                   
| cmos1_pclk_ibuf/opit_1                                                 | INCK            | _N64                                                         | CLK                  | clkbufg_5/gopclkbufg                                                        | CLKOUT                | ntclkbufg_5                                      | USCM_84_112     |  ---                     | (66,76,2,10)                 | 118             | 0                   
| cmos2_pclk_ibuf/opit_1                                                 | OUT             | nt_cmos2_pclk                                                | CLK                  | clkbufg_6/gopclkbufg                                                        | CLKOUT                | ntclkbufg_6                                      | USCM_84_118     |  ---                     | (63,78,3,15)                 | 118             | 0                   
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT3         | clk_25m                                                      | CLK                  | clkbufg_7/gopclkbufg                                                        | CLKOUT                | ntclkbufg_7                                      | USCM_84_114     |  ---                     | (90,92,3,6)                  | 26              | 0                   
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT1         | zoom_clk                                                     | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg                          | CLKOUT                | u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin          | USCM_84_113     |  ---                     | (7,100,36,47)                | 68              | 0                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1         | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk_gate_clk_pll             | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg                     | CLKOUT                | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk_gate_clk     | USCM_84_115     |  ---                     | (74,74,46,46)                | 1               | 0                   
| u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv                    | Q               | u_ov5640/coms1_reg_config/clk_20k_regdiv                     | CLK                  | u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg                      | CLKOUT                | u_ov5640/coms1_reg_config/clock_20k              | USCM_84_119     |  ---                     | (83,91,3,5)                  | 19              | 0                   
| u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv                    | Q               | u_ov5640/coms2_reg_config/clk_20k_regdiv                     | CLK                  | u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg                      | CLKOUT                | u_ov5640/coms2_reg_config/clock_20k              | USCM_84_120     |  ---                     | (85,90,6,9)                  | 19              | 0                   
| udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0       | CLKOUT          | udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf     | CLK                  | udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | gmii_clk                                         | USCM_84_109     | (36,158,90,91)           | (76,125,27,64)               | 1861            | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                            | Source  Pin     | Source-Load Net                                              | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV          | u_axi_ddr_top/clk                                            | IOCKDIV_6_323       | 1                      | 0                          
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT0         | rd3_clk                                                      | PLL_158_55          | 1                      | 1                          
| U_HDMI_PLL/u_pll_e3/goppll                                             | CLKOUT1         | nt_pix_clk                                                   | PLL_158_303         | 1                      | 1                          
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT4         | clk_10m                                                      | PLL_158_55          | 1                      | 0                          
| hdmi_in_clk_ibuf/opit_1                                                | INCK            | _N37                                                         | IOL_163_6           | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                 | INCK            | _N64                                                         | IOL_171_6           | 1                      | 0                          
| cmos2_pclk_ibuf/opit_1                                                 | OUT             | nt_cmos2_pclk                                                | IOL_39_6            | 1                      | 0                          
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT3         | clk_25m                                                      | PLL_158_55          | 1                      | 0                          
| u_sys_pll/u_pll_e3/goppll                                              | CLKOUT1         | zoom_clk                                                     | PLL_158_55          | 1                      | 759                        
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1         | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk_gate_clk_pll             | PLL_158_199         | 1                      | 0                          
| u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv                    | Q               | u_ov5640/coms1_reg_config/clk_20k_regdiv                     | CLMA_182_12         | 1                      | 2                          
| u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv                    | Q               | u_ov5640/coms2_reg_config/clk_20k_regdiv                     | CLMA_182_25         | 1                      | 2                          
| udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0       | CLKOUT          | udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf     | IOCKDLY_237_367     | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                           | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                                  | Buffer Output Pin     | Buffer-Load Net                             | Buffer Site        | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_8/gopclkgate                                          | OUT                   | ntclkgate_0                                 | IOCKGATE_6_322     |  ---                     | (5,5,77,77)                  | 0               | 1                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]     | IOCKGATE_6_312     | (0,2,62,70)              | (4,4,67,84)                  | 11              | 0                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]     | IOCKGATE_6_188     | (0,2,32,59)              | (4,5,37,54)                  | 28              | 0                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1          | CLK                  | u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [2]     | IOCKGATE_6_64      |  ---                     | (4,4,7,24)                   | 2               | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                            | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_158_199     | 3                      | 0                          
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1        | PLL_158_179     | 1                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

