// Seed: 1715667065
module module_0 ();
  parameter [1 : -1] id_1 = 1;
  logic id_2;
  id_3 :
  assert property (@(posedge 1) id_1)
  else id_3 <= 1;
  assign id_2 = $unsigned(97);
  ;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
);
  reg  id_3;
  wire id_4;
  ;
  assign id_3 = id_4;
  module_0 modCall_1 ();
  always @(posedge -1) id_3 = 1;
endmodule
module module_2 #(
    parameter id_3 = 32'd86
) (
    input supply1 id_0,
    output wire id_1,
    output tri id_2,
    input supply0 _id_3,
    input tri0 id_4
);
  logic id_6;
  wire [id_3 : -1] id_7;
  module_0 modCall_1 ();
endmodule
