<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/flash_ctrl/rtl/flash_phy_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a>
<a href="#l-76">76</a>
<a href="#l-77">77</a>
<a href="#l-78">78</a>
<a href="#l-79">79</a>
<a href="#l-80">80</a>
<a href="#l-81">81</a>
<a href="#l-82">82</a>
<a href="#l-83">83</a>
<a href="#l-84">84</a>
<a href="#l-85">85</a>
<a href="#l-86">86</a>
<a href="#l-87">87</a>
<a href="#l-88">88</a>
<a href="#l-89">89</a>
<a href="#l-90">90</a>
<a href="#l-91">91</a>
<a href="#l-92">92</a>
<a href="#l-93">93</a>
<a href="#l-94">94</a>
<a href="#l-95">95</a>
<a href="#l-96">96</a>
<a href="#l-97">97</a>
<a href="#l-98">98</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Flash phy module package</span>
<a name="l-6"></a><span class="c1">//</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="kn">package</span> <span class="n">flash_phy_pkg</span><span class="p">;</span>
<a name="l-9"></a>
<a name="l-10"></a>  <span class="c1">// flash phy parameters</span>
<a name="l-11"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">NumBanks</span>      <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">NumBanks</span><span class="p">;</span>
<a name="l-12"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">InfosPerBank</span>  <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">InfosPerBank</span><span class="p">;</span>
<a name="l-13"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">PagesPerBank</span>  <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">PagesPerBank</span><span class="p">;</span>
<a name="l-14"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">WordsPerPage</span>  <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">WordsPerPage</span><span class="p">;</span>
<a name="l-15"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">BankW</span>         <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">BankW</span><span class="p">;</span>
<a name="l-16"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">PageW</span>         <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">PageW</span><span class="p">;</span>
<a name="l-17"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">WordW</span>         <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">WordW</span><span class="p">;</span>
<a name="l-18"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">BankAddrW</span>     <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">BankAddrW</span><span class="p">;</span>
<a name="l-19"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">DataWidth</span>     <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">DataWidth</span><span class="p">;</span>
<a name="l-20"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">EccWidth</span>      <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
<a name="l-21"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">MetaDataWidth</span> <span class="o">=</span> <span class="n">top_pkg</span><span class="o">::</span><span class="n">FLASH_METADATA_WIDTH</span><span class="p">;</span>
<a name="l-22"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">WidthMultiple</span> <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">WidthMultiple</span><span class="p">;</span>
<a name="l-23"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">NumBuf</span>        <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="c1">// number of flash read buffers</span>
<a name="l-24"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">RspOrderDepth</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="c1">// this should be DataWidth / BusWidth</span>
<a name="l-25"></a>                                   <span class="c1">// will switch to this after bus widening</span>
<a name="l-26"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">ScrDataWidth</span>  <span class="o">=</span> <span class="n">DataWidth</span> <span class="o">+</span> <span class="n">EccWidth</span><span class="p">;</span>
<a name="l-27"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">FullDataWidth</span> <span class="o">=</span> <span class="n">DataWidth</span> <span class="o">+</span> <span class="n">MetaDataWidth</span><span class="p">;</span>
<a name="l-28"></a>
<a name="l-29"></a>  <span class="c1">// flash ctrl / bus parameters</span>
<a name="l-30"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">BusWidth</span>       <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">BusWidth</span><span class="p">;</span>
<a name="l-31"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">BusBankAddrW</span>   <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">BusBankAddrW</span><span class="p">;</span>
<a name="l-32"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">BusWordW</span>       <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">BusWordW</span><span class="p">;</span>
<a name="l-33"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">ProgTypes</span>      <span class="o">=</span> <span class="n">flash_ctrl_pkg</span><span class="o">::</span><span class="n">ProgTypes</span><span class="p">;</span>
<a name="l-34"></a>
<a name="l-35"></a>  <span class="c1">// address bits remain must be 0</span>
<a name="l-36"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">AddrBitsRemain</span> <span class="o">=</span> <span class="n">DataWidth</span> <span class="o">%</span> <span class="n">BusWidth</span><span class="p">;</span>
<a name="l-37"></a>
<a name="l-38"></a>  <span class="c1">// base index</span>
<a name="l-39"></a>  <span class="c1">// This is the lsb position of the prim flash address when looking at the bus address</span>
<a name="l-40"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">LsbAddrBit</span>    <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">WidthMultiple</span><span class="p">);</span>
<a name="l-41"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">WordSelW</span>      <span class="o">=</span> <span class="n">WidthMultiple</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="n">LsbAddrBit</span><span class="p">;</span>
<a name="l-42"></a>
<a name="l-43"></a>  <span class="c1">// scramble / de-scramble parameters</span>
<a name="l-44"></a>  <span class="c1">// Number of cycles the gf_mult is given to complete</span>
<a name="l-45"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">KeySize</span>       <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
<a name="l-46"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">GfMultCycles</span>  <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
<a name="l-47"></a>  <span class="c1">// If this value is greater than 1, constraints must be updated for multicycle paths</span>
<a name="l-48"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">CipherCycles</span>  <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
<a name="l-49"></a>
<a name="l-50"></a>  <span class="c1">// Read buffer metadata</span>
<a name="l-51"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-52"></a>    <span class="n">Invalid</span>     <span class="o">=</span> <span class="mh">2&#39;h0</span><span class="p">,</span>
<a name="l-53"></a>    <span class="n">Wip</span>         <span class="o">=</span> <span class="mh">2&#39;h1</span><span class="p">,</span>
<a name="l-54"></a>    <span class="n">Valid</span>       <span class="o">=</span> <span class="mh">2&#39;h2</span><span class="p">,</span>
<a name="l-55"></a>    <span class="n">Undef</span>       <span class="o">=</span> <span class="mh">2&#39;h3</span>
<a name="l-56"></a>  <span class="p">}</span> <span class="n">rd_buf_attr_e</span><span class="p">;</span>
<a name="l-57"></a>
<a name="l-58"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-59"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">DataWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data</span><span class="p">;</span>
<a name="l-60"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">BankAddrW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">;</span> <span class="c1">// all address bits preserved to pick return portion</span>
<a name="l-61"></a>    <span class="kt">logic</span> <span class="n">part</span><span class="p">;</span>
<a name="l-62"></a>    <span class="n">rd_buf_attr_e</span> <span class="n">attr</span><span class="p">;</span>
<a name="l-63"></a>  <span class="p">}</span> <span class="n">rd_buf_t</span><span class="p">;</span>
<a name="l-64"></a>
<a name="l-65"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-66"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">NumBuf</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">buf_sel</span><span class="p">;</span>
<a name="l-67"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">WordSelW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">word_sel</span><span class="p">;</span>
<a name="l-68"></a>  <span class="p">}</span> <span class="n">rsp_fifo_entry_t</span><span class="p">;</span>
<a name="l-69"></a>
<a name="l-70"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">RspOrderFifoWidth</span> <span class="o">=</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">rsp_fifo_entry_t</span><span class="p">);</span>
<a name="l-71"></a>
<a name="l-72"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-73"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">BankAddrW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">;</span>
<a name="l-74"></a>    <span class="kt">logic</span> <span class="n">descramble</span><span class="p">;</span>
<a name="l-75"></a>  <span class="p">}</span> <span class="n">rd_attr_t</span><span class="p">;</span>
<a name="l-76"></a>
<a name="l-77"></a>  <span class="c1">// Flash Operations Supported</span>
<a name="l-78"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-79"></a>    <span class="n">PhyRead</span>      <span class="o">=</span> <span class="mh">3&#39;h0</span><span class="p">,</span>
<a name="l-80"></a>    <span class="n">PhyProg</span>      <span class="o">=</span> <span class="mh">3&#39;h1</span><span class="p">,</span>
<a name="l-81"></a>    <span class="n">PhyPgErase</span>   <span class="o">=</span> <span class="mh">3&#39;h2</span><span class="p">,</span>
<a name="l-82"></a>    <span class="n">PhyBkErase</span>   <span class="o">=</span> <span class="mh">3&#39;h3</span><span class="p">,</span>
<a name="l-83"></a>    <span class="n">PhyOps</span>       <span class="o">=</span> <span class="mh">3&#39;h4</span>
<a name="l-84"></a>  <span class="p">}</span> <span class="n">flash_phy_op_e</span><span class="p">;</span>
<a name="l-85"></a>
<a name="l-86"></a>  <span class="c1">// Flash Operations Selected</span>
<a name="l-87"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-88"></a>    <span class="n">None</span>         <span class="o">=</span> <span class="mh">2&#39;h0</span><span class="p">,</span>
<a name="l-89"></a>    <span class="n">Host</span>         <span class="o">=</span> <span class="mh">2&#39;h1</span><span class="p">,</span>
<a name="l-90"></a>    <span class="n">Ctrl</span>         <span class="o">=</span> <span class="mh">2&#39;h2</span>
<a name="l-91"></a>  <span class="p">}</span> <span class="n">flash_phy_op_sel_e</span><span class="p">;</span>
<a name="l-92"></a>
<a name="l-93"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">{</span>
<a name="l-94"></a>    <span class="n">ScrambleOp</span>   <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">,</span>
<a name="l-95"></a>    <span class="n">DeScrambleOp</span> <span class="o">=</span> <span class="mb">1&#39;b1</span>
<a name="l-96"></a>  <span class="p">}</span> <span class="n">cipher_ops_e</span><span class="p">;</span>
<a name="l-97"></a>
<a name="l-98"></a><span class="k">endpackage</span> <span class="c1">// flash_phy_pkg</span>
</pre></div>
</td></tr></table>
  </body>
</html>