v 20110619 2
P 3200 19500 3200 19200 1 0 0
{
T 3150 19300 5 8 1 1 90 0 1
pinnumber=11
T 3250 19300 5 8 0 1 90 2 1
pinseq=74
T 3200 19150 9 8 1 1 90 6 1
pinlabel=Ind
T 3200 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 3600 19500 3600 19200 1 0 0
{
T 3550 19300 5 8 1 1 90 0 1
pinnumber=13
T 3650 19300 5 8 0 1 90 2 1
pinseq=75
T 3600 19150 9 8 1 1 90 6 1
pinlabel=Vbat
T 3600 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 4000 19500 4000 19200 1 0 0
{
T 3950 19300 5 8 1 1 90 0 1
pinnumber=12
T 4050 19300 5 8 0 1 90 2 1
pinseq=76
T 4000 19150 9 8 1 1 90 6 1
pinlabel=Vboost
T 4000 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 4400 19500 4400 19200 1 0 0
{
T 4350 19300 5 8 1 1 90 0 1
pinnumber=63
T 4450 19300 5 8 0 1 90 2 1
pinseq=77
T 4400 19150 9 8 1 1 90 6 1
pinlabel=Vcca
T 4400 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 4800 19500 4800 19200 1 0 0
{
T 4750 19300 5 8 1 1 90 0 1
pinnumber=41
T 4850 19300 5 8 0 1 90 2 1
pinseq=78
T 4800 19150 9 8 1 1 90 6 1
pinlabel=Vccd
T 4800 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 5200 19500 5200 19200 1 0 0
{
T 5150 19300 5 8 1 1 90 0 1
pinnumber=86
T 5250 19300 5 8 0 1 90 2 1
pinseq=79
T 5200 19150 9 8 1 1 90 6 1
pinlabel=Vccd
T 5200 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 5700 19500 5700 19200 1 0 0
{
T 5650 19300 5 8 1 1 90 0 1
pinnumber=65
T 5750 19300 5 8 0 1 90 2 1
pinseq=80
T 5700 19150 9 8 1 1 90 6 1
pinlabel=Vdda
T 5700 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 6100 19500 6100 19200 1 0 0
{
T 6050 19300 5 8 1 1 90 0 1
pinnumber=39
T 6150 19300 5 8 0 1 90 2 1
pinseq=81
T 6100 19150 9 8 1 1 90 6 1
pinlabel=Vddd
T 6100 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 6500 19500 6500 19200 1 0 0
{
T 6450 19300 5 8 1 1 90 0 1
pinnumber=88
T 6550 19300 5 8 0 1 90 2 1
pinseq=82
T 6500 19150 9 8 1 1 90 6 1
pinlabel=Vddd
T 6500 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 6900 19500 6900 19200 1 0 0
{
T 6850 19300 5 8 1 1 90 0 1
pinnumber=15
T 6950 19300 5 8 0 1 90 2 1
pinseq=73
T 6900 19150 9 8 1 1 90 6 1
pinlabel=\XRES
T 6900 19150 5 8 0 1 90 8 1
pintype=in
}
P 10500 18700 10200 18700 1 0 0
{
T 10300 18750 5 8 1 1 0 0 1
pinnumber=30
T 10300 18650 5 8 0 1 0 2 1
pinseq=15
T 10150 18700 9 8 1 1 0 6 1
pinlabel=GPIO P1[6]
T 10150 18700 5 8 0 1 0 8 1
pintype=io
}
P 10500 18300 10200 18300 1 0 0
{
T 10300 18350 5 8 1 1 0 0 1
pinnumber=31
T 10300 18250 5 8 0 1 0 2 1
pinseq=16
T 10150 18300 9 8 1 1 0 6 1
pinlabel=GPIO P1[7]
T 10150 18300 5 8 0 1 0 8 1
pintype=io
}
P 10500 17900 10200 17900 1 0 0
{
T 10300 17950 5 8 1 1 0 0 1
pinnumber=95
T 10300 17850 5 8 0 1 0 2 1
pinseq=33
T 10150 17900 9 8 1 1 0 6 1
pinlabel=GPIO P2[0]
T 10150 17900 5 8 0 1 0 8 1
pintype=io
}
P 10500 17500 10200 17500 1 0 0
{
T 10300 17550 5 8 1 1 0 0 1
pinnumber=96
T 10300 17450 5 8 0 1 0 2 1
pinseq=34
T 10150 17500 9 8 1 1 0 6 1
pinlabel=GPIO P2[1]
T 10150 17500 5 8 0 1 0 8 1
pintype=io
}
P 10500 17100 10200 17100 1 0 0
{
T 10300 17150 5 8 1 1 0 0 1
pinnumber=97
T 10300 17050 5 8 0 1 0 2 1
pinseq=35
T 10150 17100 9 8 1 1 0 6 1
pinlabel=GPIO P2[2]
T 10150 17100 5 8 0 1 0 8 1
pintype=io
}
P 10500 16700 10200 16700 1 0 0
{
T 10300 16750 5 8 1 1 0 0 1
pinnumber=98
T 10300 16650 5 8 0 1 0 2 1
pinseq=36
T 10150 16700 9 8 1 1 0 6 1
pinlabel=TRACECLK GPIO, P2[3]
T 10150 16700 5 8 0 1 0 8 1
pintype=io
}
P 10500 16300 10200 16300 1 0 0
{
T 10300 16350 5 8 1 1 0 0 1
pinnumber=99
T 10300 16250 5 8 0 1 0 2 1
pinseq=37
T 10150 16300 9 8 1 1 0 6 1
pinlabel=TRACEDATA[0] GPIO, P2[4]
T 10150 16300 5 8 0 1 0 8 1
pintype=io
}
P 10500 15900 10200 15900 1 0 0
{
T 10300 15950 5 8 1 1 0 0 1
pinnumber=1
T 10300 15850 5 8 0 1 0 2 1
pinseq=38
T 10150 15900 9 8 1 1 0 6 1
pinlabel=GPIO TRACEDATA[1], P2[5]
T 10150 15900 5 8 0 1 0 8 1
pintype=io
}
P 10500 15500 10200 15500 1 0 0
{
T 10300 15550 5 8 1 1 0 0 1
pinnumber=2
T 10300 15450 5 8 0 1 0 2 1
pinseq=39
T 10150 15500 9 8 1 1 0 6 1
pinlabel=GPIO TRACEDATA[2], P2[6]
T 10150 15500 5 8 0 1 0 8 1
pintype=io
}
P 10500 15100 10200 15100 1 0 0
{
T 10300 15150 5 8 1 1 0 0 1
pinnumber=3
T 10300 15050 5 8 0 1 0 2 1
pinseq=40
T 10150 15100 9 8 1 1 0 6 1
pinlabel=GPIO TRACEDATA[3], P2[7]
T 10150 15100 5 8 0 1 0 8 1
pintype=io
}
P 10500 14700 10200 14700 1 0 0
{
T 10300 14750 5 8 1 1 0 0 1
pinnumber=16
T 10300 14650 5 8 0 1 0 2 1
pinseq=57
T 10150 14700 9 8 1 1 0 6 1
pinlabel=GPIO P5[0]
T 10150 14700 5 8 0 1 0 8 1
pintype=io
}
P 10500 14300 10200 14300 1 0 0
{
T 10300 14350 5 8 1 1 0 0 1
pinnumber=17
T 10300 14250 5 8 0 1 0 2 1
pinseq=58
T 10150 14300 9 8 1 1 0 6 1
pinlabel=GPIO P5[1]
T 10150 14300 5 8 0 1 0 8 1
pintype=io
}
P 10500 13900 10200 13900 1 0 0
{
T 10300 13950 5 8 1 1 0 0 1
pinnumber=18
T 10300 13850 5 8 0 1 0 2 1
pinseq=59
T 10150 13900 9 8 1 1 0 6 1
pinlabel=GPIO P5[2]
T 10150 13900 5 8 0 1 0 8 1
pintype=io
}
P 10500 13500 10200 13500 1 0 0
{
T 10300 13550 5 8 1 1 0 0 1
pinnumber=19
T 10300 13450 5 8 0 1 0 2 1
pinseq=60
T 10150 13500 9 8 1 1 0 6 1
pinlabel=GPIO P5[3]
T 10150 13500 5 8 0 1 0 8 1
pintype=io
}
P 10500 13100 10200 13100 1 0 0
{
T 10300 13150 5 8 1 1 0 0 1
pinnumber=34
T 10300 13050 5 8 0 1 0 2 1
pinseq=61
T 10150 13100 9 8 1 1 0 6 1
pinlabel=GPIO P5[4]
T 10150 13100 5 8 0 1 0 8 1
pintype=io
}
P 10500 12700 10200 12700 1 0 0
{
T 10300 12750 5 8 1 1 0 0 1
pinnumber=35
T 10300 12650 5 8 0 1 0 2 1
pinseq=62
T 10150 12700 9 8 1 1 0 6 1
pinlabel=GPIO P5[5]
T 10150 12700 5 8 0 1 0 8 1
pintype=io
}
P 10500 12300 10200 12300 1 0 0
{
T 10300 12350 5 8 1 1 0 0 1
pinnumber=36
T 10300 12250 5 8 0 1 0 2 1
pinseq=63
T 10150 12300 9 8 1 1 0 6 1
pinlabel=GPIO P5[6]
T 10150 12300 5 8 0 1 0 8 1
pintype=io
}
P 10500 11900 10200 11900 1 0 0
{
T 10300 11950 5 8 1 1 0 0 1
pinnumber=27
T 10300 11850 5 8 0 1 0 2 1
pinseq=64
T 10150 11900 9 8 1 1 0 6 1
pinlabel=GPIO P5[7]
T 10150 11900 5 8 0 1 0 8 1
pintype=io
}
P 10500 11500 10200 11500 1 0 0
{
T 10300 11550 5 8 1 1 0 0 1
pinnumber=89
T 10300 11450 5 8 0 1 0 2 1
pinseq=65
T 10150 11500 9 8 1 1 0 6 1
pinlabel=GPIO P6[0]
T 10150 11500 5 8 0 1 0 8 1
pintype=io
}
P 10500 11100 10200 11100 1 0 0
{
T 10300 11150 5 8 1 1 0 0 1
pinnumber=90
T 10300 11050 5 8 0 1 0 2 1
pinseq=66
T 10150 11100 9 8 1 1 0 6 1
pinlabel=GPIO P6[1]
T 10150 11100 5 8 0 1 0 8 1
pintype=io
}
P 10500 10700 10200 10700 1 0 0
{
T 10300 10750 5 8 1 1 0 0 1
pinnumber=91
T 10300 10650 5 8 0 1 0 2 1
pinseq=67
T 10150 10700 9 8 1 1 0 6 1
pinlabel=GPIO P6[2]
T 10150 10700 5 8 0 1 0 8 1
pintype=io
}
P 10500 10300 10200 10300 1 0 0
{
T 10300 10350 5 8 1 1 0 0 1
pinnumber=92
T 10300 10250 5 8 0 1 0 2 1
pinseq=68
T 10150 10300 9 8 1 1 0 6 1
pinlabel=GPIO P6[3]
T 10150 10300 5 8 0 1 0 8 1
pintype=io
}
P 10500 9900 10200 9900 1 0 0
{
T 10300 9950 5 8 1 1 0 0 1
pinnumber=6
T 10300 9850 5 8 0 1 0 2 1
pinseq=69
T 10150 9900 9 8 1 1 0 6 1
pinlabel=GPIO P6[4]
T 10150 9900 5 8 0 1 0 8 1
pintype=io
}
P 10500 9500 10200 9500 1 0 0
{
T 10300 9550 5 8 1 1 0 0 1
pinnumber=7
T 10300 9450 5 8 0 1 0 2 1
pinseq=70
T 10150 9500 9 8 1 1 0 6 1
pinlabel=GPIO P6[5]
T 10150 9500 5 8 0 1 0 8 1
pintype=io
}
P 10500 9100 10200 9100 1 0 0
{
T 10300 9150 5 8 1 1 0 0 1
pinnumber=8
T 10300 9050 5 8 0 1 0 2 1
pinseq=71
T 10150 9100 9 8 1 1 0 6 1
pinlabel=GPIO P6[6]
T 10150 9100 5 8 0 1 0 8 1
pintype=io
}
P 10500 8700 10200 8700 1 0 0
{
T 10300 8750 5 8 1 1 0 0 1
pinnumber=9
T 10300 8650 5 8 0 1 0 2 1
pinseq=72
T 10150 8700 9 8 1 1 0 6 1
pinlabel=GPIO P6[7]
T 10150 8700 5 8 0 1 0 8 1
pintype=io
}
P 10500 8300 10200 8300 1 0 0
{
T 10300 8350 5 8 1 1 0 0 1
pinnumber=53
T 10300 8250 5 8 0 1 0 2 1
pinseq=17
T 10150 8300 9 8 1 1 0 6 1
pinlabel=SCL I2C1: SIO, P12[0]
T 10150 8300 5 8 0 1 0 8 1
pintype=io
}
P 10500 7900 10200 7900 1 0 0
{
T 10300 7950 5 8 1 1 0 0 1
pinnumber=54
T 10300 7850 5 8 0 1 0 2 1
pinseq=18
T 10150 7900 9 8 1 1 0 6 1
pinlabel=SDA I2C1: SIO, P12[1]
T 10150 7900 5 8 0 1 0 8 1
pintype=io
}
P 10500 7500 10200 7500 1 0 0
{
T 10300 7550 5 8 1 1 0 0 1
pinnumber=67
T 10300 7450 5 8 0 1 0 2 1
pinseq=19
T 10150 7500 9 8 1 1 0 6 1
pinlabel=SIO P12[2]
T 10150 7500 5 8 0 1 0 8 1
pintype=io
}
P 10500 7100 10200 7100 1 0 0
{
T 10300 7150 5 8 1 1 0 0 1
pinnumber=68
T 10300 7050 5 8 0 1 0 2 1
pinseq=20
T 10150 7100 9 8 1 1 0 6 1
pinlabel=SIO P12[3]
T 10150 7100 5 8 0 1 0 8 1
pintype=io
}
P 10500 6700 10200 6700 1 0 0
{
T 10300 6750 5 8 1 1 0 0 1
pinnumber=4
T 10300 6650 5 8 0 1 0 2 1
pinseq=21
T 10150 6700 9 8 1 1 0 6 1
pinlabel=SIO SCL, I2C0: P12[4]
T 10150 6700 5 8 0 1 0 8 1
pintype=io
}
P 10500 6300 10200 6300 1 0 0
{
T 10300 6350 5 8 1 1 0 0 1
pinnumber=5
T 10300 6250 5 8 0 1 0 2 1
pinseq=22
T 10150 6300 9 8 1 1 0 6 1
pinlabel=SIO SDA, I2C0: P12[5]
T 10150 6300 5 8 0 1 0 8 1
pintype=io
}
P 10500 5900 10200 5900 1 0 0
{
T 10300 5950 5 8 1 1 0 0 1
pinnumber=32
T 10300 5850 5 8 0 1 0 2 1
pinseq=23
T 10150 5900 9 8 1 1 0 6 1
pinlabel=SIO P12[6]
T 10150 5900 5 8 0 1 0 8 1
pintype=io
}
P 10500 5500 10200 5500 1 0 0
{
T 10300 5550 5 8 1 1 0 0 1
pinnumber=33
T 10300 5450 5 8 0 1 0 2 1
pinseq=24
T 10150 5500 9 8 1 1 0 6 1
pinlabel=SIO P12[7]
T 10150 5500 5 8 0 1 0 8 1
pintype=io
}
P 100 4500 400 4500 1 0 0
{
T 305 4545 5 8 1 1 0 6 1
pinnumber=43
T 300 4550 5 8 0 1 180 2 1
pinseq=25
T 455 4495 9 8 1 1 0 0 1
pinlabel=GPIO Xo, XTAL: MHz P15[0]
T 450 4500 5 8 0 1 180 8 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 305 4945 5 8 1 1 0 6 1
pinnumber=44
T 300 4950 5 8 0 1 180 2 1
pinseq=26
T 455 4895 9 8 1 1 0 0 1
pinlabel=GPIO Xi, XTAL: MHz P15[1]
T 450 4900 5 8 0 1 180 8 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 305 5345 5 8 1 1 0 6 1
pinnumber=55
T 300 5350 5 8 0 1 180 2 1
pinseq=27
T 455 5295 9 8 1 1 0 0 1
pinlabel=Xo XTAL: kHz GPIO, P15[2]
T 450 5300 5 8 0 1 180 8 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 305 5745 5 8 1 1 0 6 1
pinnumber=56
T 300 5750 5 8 0 1 180 2 1
pinseq=28
T 455 5695 9 8 1 1 0 0 1
pinlabel=Xi XTAL: kHz GPIO, P15[3]
T 450 5700 5 8 0 1 180 8 1
pintype=io
}
P 10500 3500 10200 3500 1 0 0
{
T 10300 3550 5 8 1 1 0 0 1
pinnumber=93
T 10300 3450 5 8 0 1 0 2 1
pinseq=29
T 10150 3500 9 8 1 1 0 6 1
pinlabel=GPIO P15[4]
T 10150 3500 5 8 0 1 0 8 1
pintype=io
}
P 10500 3100 10200 3100 1 0 0
{
T 10300 3150 5 8 1 1 0 0 1
pinnumber=94
T 10300 3050 5 8 0 1 0 2 1
pinseq=30
T 10150 3100 9 8 1 1 0 6 1
pinlabel=GPIO P15[5]
T 10150 3100 5 8 0 1 0 8 1
pintype=io
}
P 10500 2700 10200 2700 1 0 0
{
T 10300 2750 5 8 1 1 0 0 1
pinnumber=37
T 10300 2650 5 8 0 1 0 2 1
pinseq=31
T 10150 2700 9 8 1 1 0 6 1
pinlabel=SWDIO D+, USBIO, P15[6]
T 10150 2700 5 8 0 1 0 8 1
pintype=io
}
P 10500 2300 10200 2300 1 0 0
{
T 10300 2350 5 8 1 1 0 0 1
pinnumber=38
T 10300 2250 5 8 0 1 0 2 1
pinseq=32
T 10150 2300 9 8 1 1 0 6 1
pinlabel=SWDCK D-, USBIO, P15[7]
T 10150 2300 5 8 0 1 0 8 1
pintype=io
}
P 100 18800 400 18800 1 0 0
{
T 300 18850 5 8 1 1 0 6 1
pinnumber=20
T 300 18750 5 8 0 1 0 8 1
pinseq=9
T 450 18800 9 8 1 1 0 0 1
pinlabel=JTAG P1[0] TMS, SWDIO, GPIO
T 450 18800 5 8 0 1 0 2 1
pintype=io
}
P 100 18400 400 18400 1 0 0
{
T 300 18450 5 8 1 1 0 6 1
pinnumber=21
T 300 18350 5 8 0 1 0 8 1
pinseq=10
T 450 18400 9 8 1 1 0 0 1
pinlabel=JTAG P1[1] TCK, SWDCK, GPIO
T 450 18400 5 8 0 1 0 2 1
pintype=io
}
P 100 18000 400 18000 1 0 0
{
T 300 18050 5 8 1 1 0 6 1
pinnumber=23
T 300 17950 5 8 0 1 0 8 1
pinseq=12
T 450 18000 9 8 1 1 0 0 1
pinlabel=JTAG P1[3] TDO, SWV, GPIO
T 450 18000 5 8 0 1 0 2 1
pintype=io
}
P 100 17600 400 17600 1 0 0
{
T 300 17650 5 8 1 1 0 6 1
pinnumber=24
T 300 17550 5 8 0 1 0 8 1
pinseq=13
T 450 17600 9 8 1 1 0 0 1
pinlabel=JTAG P1[4] TDI, GPIO
T 450 17600 5 8 0 1 0 2 1
pintype=io
}
P 100 17200 400 17200 1 0 0
{
T 300 17250 5 8 1 1 0 6 1
pinnumber=25
T 300 17150 5 8 0 1 0 8 1
pinseq=14
T 450 17200 9 8 1 1 0 0 1
pinlabel=JTAG P1[5] nTRST, GPIO
T 450 17200 5 8 0 1 0 2 1
pintype=io
}
P 100 16800 400 16800 1 0 0
{
T 300 16850 5 8 1 1 0 6 1
pinnumber=71
T 300 16750 5 8 0 1 0 8 1
pinseq=1
T 450 16800 9 8 1 1 0 0 1
pinlabel=P0[0] GPIO, OpAmp2out
T 450 16800 5 8 0 1 0 2 1
pintype=io
}
P 100 16400 400 16400 1 0 0
{
T 300 16450 5 8 1 1 0 6 1
pinnumber=72
T 300 16350 5 8 0 1 0 8 1
pinseq=2
T 450 16400 9 8 1 1 0 0 1
pinlabel=P0[1] GPIO, OpAmp0out
T 450 16400 5 8 0 1 0 2 1
pintype=io
}
P 100 16000 400 16000 1 0 0
{
T 300 16050 5 8 1 1 0 6 1
pinnumber=73
T 300 15950 5 8 0 1 0 8 1
pinseq=3
T 450 16000 9 8 1 1 0 0 1
pinlabel=P0[2] GPIO, OpAmp0+
T 450 16000 5 8 0 1 0 2 1
pintype=io
}
P 100 15600 400 15600 1 0 0
{
T 300 15650 5 8 1 1 0 6 1
pinnumber=74
T 300 15550 5 8 0 1 0 8 1
pinseq=4
T 450 15600 9 8 1 1 0 0 1
pinlabel=P0[3] GPIO, OpAmp0-/Extref0
T 450 15600 5 8 0 1 0 2 1
pintype=io
}
P 100 15200 400 15200 1 0 0
{
T 300 15250 5 8 1 1 0 6 1
pinnumber=76
T 300 15150 5 8 0 1 0 8 1
pinseq=5
T 450 15200 9 8 1 1 0 0 1
pinlabel=P0[4] GPIO, OpAmp2+
T 450 15200 5 8 0 1 0 2 1
pintype=io
}
P 100 14800 400 14800 1 0 0
{
T 300 14850 5 8 1 1 0 6 1
pinnumber=77
T 300 14750 5 8 0 1 0 8 1
pinseq=6
T 450 14800 9 8 1 1 0 0 1
pinlabel=P0[5] GPIO, OpAmp2-
T 450 14800 5 8 0 1 0 2 1
pintype=io
}
P 100 14400 400 14400 1 0 0
{
T 300 14450 5 8 1 1 0 6 1
pinnumber=78
T 300 14350 5 8 0 1 0 8 1
pinseq=7
T 450 14400 9 8 1 1 0 0 1
pinlabel=P0[6] GPIO, IDAC0
T 450 14400 5 8 0 1 0 2 1
pintype=io
}
P 100 14000 400 14000 1 0 0
{
T 300 14050 5 8 1 1 0 6 1
pinnumber=79
T 300 13950 5 8 0 1 0 8 1
pinseq=8
T 450 14000 9 8 1 1 0 0 1
pinlabel=P0[7] GPIO, IDAC2
T 450 14000 5 8 0 1 0 2 1
pintype=io
}
P 100 13600 400 13600 1 0 0
{
T 300 13650 5 8 1 1 0 6 1
pinnumber=22
T 300 13550 5 8 0 1 0 8 1
pinseq=11
T 450 13600 9 8 1 1 0 0 1
pinlabel=P1[2] conf_\XRES, GPIO
T 450 13600 5 8 0 1 0 2 1
pintype=io
}
P 100 13200 400 13200 1 0 0
{
T 300 13250 5 8 1 1 0 6 1
pinnumber=45
T 300 13150 5 8 0 1 0 8 1
pinseq=41
T 450 13200 9 8 1 1 0 0 1
pinlabel=P3[0] IDAC1, GPIO
T 450 13200 5 8 0 1 0 2 1
pintype=io
}
P 100 12800 400 12800 1 0 0
{
T 300 12850 5 8 1 1 0 6 1
pinnumber=46
T 300 12750 5 8 0 1 0 8 1
pinseq=42
T 450 12800 9 8 1 1 0 0 1
pinlabel=P3[1] IDAC3, GPIO
T 450 12800 5 8 0 1 0 2 1
pintype=io
}
P 100 12400 400 12400 1 0 0
{
T 300 12450 5 8 1 1 0 6 1
pinnumber=29
T 300 12350 5 8 0 1 0 8 1
pinseq=43
T 450 12400 9 8 1 1 0 0 1
pinlabel=P3[2] OpAmp3-/Extref1, GPIO
T 450 12400 5 8 0 1 0 2 1
pintype=io
}
P 100 12000 400 12000 1 0 0
{
T 300 12050 5 8 1 1 0 6 1
pinnumber=47
T 300 11950 5 8 0 1 0 8 1
pinseq=44
T 450 12000 9 8 1 1 0 0 1
pinlabel=P3[3] OpAmp3+, GPIO
T 450 12000 5 8 0 1 0 2 1
pintype=io
}
P 100 11600 400 11600 1 0 0
{
T 300 11650 5 8 1 1 0 6 1
pinnumber=48
T 300 11550 5 8 0 1 0 8 1
pinseq=45
T 450 11600 9 8 1 1 0 0 1
pinlabel=P3[4] OpAmp1-, GPIO
T 450 11600 5 8 0 1 0 2 1
pintype=io
}
P 100 11200 400 11200 1 0 0
{
T 300 11250 5 8 1 1 0 6 1
pinnumber=49
T 300 11150 5 8 0 1 0 8 1
pinseq=46
T 450 11200 9 8 1 1 0 0 1
pinlabel=P3[5] OpAmp1+, GPIO
T 450 11200 5 8 0 1 0 2 1
pintype=io
}
P 100 10800 400 10800 1 0 0
{
T 300 10850 5 8 1 1 0 6 1
pinnumber=51
T 300 10750 5 8 0 1 0 8 1
pinseq=47
T 450 10800 9 8 1 1 0 0 1
pinlabel=P3[6] GPIO, OpAmp1out
T 450 10800 5 8 0 1 0 2 1
pintype=io
}
P 100 10400 400 10400 1 0 0
{
T 300 10450 5 8 1 1 0 6 1
pinnumber=52
T 300 10350 5 8 0 1 0 8 1
pinseq=48
T 450 10400 9 8 1 1 0 0 1
pinlabel=P3[7] GPIO, OpAmp3out
T 450 10400 5 8 0 1 0 2 1
pintype=io
}
P 100 10000 400 10000 1 0 0
{
T 300 10050 5 8 1 1 0 6 1
pinnumber=69
T 300 9950 5 8 0 1 0 8 1
pinseq=49
T 450 10000 9 8 1 1 0 0 1
pinlabel=P4[0] GPIO
T 450 10000 5 8 0 1 0 2 1
pintype=io
}
P 100 9600 400 9600 1 0 0
{
T 300 9650 5 8 1 1 0 6 1
pinnumber=70
T 300 9550 5 8 0 1 0 8 1
pinseq=50
T 450 9600 9 8 1 1 0 0 1
pinlabel=P4[1] GPIO
T 450 9600 5 8 0 1 0 2 1
pintype=io
}
P 100 9200 400 9200 1 0 0
{
T 300 9250 5 8 1 1 0 6 1
pinnumber=80
T 300 9150 5 8 0 1 0 8 1
pinseq=51
T 450 9200 9 8 1 1 0 0 1
pinlabel=P4[2] GPIO
T 450 9200 5 8 0 1 0 2 1
pintype=io
}
P 100 8800 400 8800 1 0 0
{
T 300 8850 5 8 1 1 0 6 1
pinnumber=81
T 300 8750 5 8 0 1 0 8 1
pinseq=52
T 450 8800 9 8 1 1 0 0 1
pinlabel=P4[3] GPIO
T 450 8800 5 8 0 1 0 2 1
pintype=io
}
P 100 8400 400 8400 1 0 0
{
T 300 8450 5 8 1 1 0 6 1
pinnumber=82
T 300 8350 5 8 0 1 0 8 1
pinseq=53
T 450 8400 9 8 1 1 0 0 1
pinlabel=P4[4] GPIO
T 450 8400 5 8 0 1 0 2 1
pintype=io
}
P 100 8000 400 8000 1 0 0
{
T 300 8050 5 8 1 1 0 6 1
pinnumber=83
T 300 7950 5 8 0 1 0 8 1
pinseq=54
T 450 8000 9 8 1 1 0 0 1
pinlabel=P4[5] GPIO
T 450 8000 5 8 0 1 0 2 1
pintype=io
}
P 100 7600 400 7600 1 0 0
{
T 300 7650 5 8 1 1 0 6 1
pinnumber=84
T 300 7550 5 8 0 1 0 8 1
pinseq=55
T 450 7600 9 8 1 1 0 0 1
pinlabel=P4[6] GPIO
T 450 7600 5 8 0 1 0 2 1
pintype=io
}
P 100 7200 400 7200 1 0 0
{
T 300 7250 5 8 1 1 0 6 1
pinnumber=85
T 300 7150 5 8 0 1 0 8 1
pinseq=56
T 450 7200 9 8 1 1 0 0 1
pinlabel=P4[7] GPIO
T 450 7200 5 8 0 1 0 2 1
pintype=io
}
P 3700 1700 3700 2000 1 0 0
{
T 3650 1900 5 8 1 1 90 6 1
pinnumber=64
T 3750 1900 5 8 0 1 90 8 1
pinseq=87
T 3700 2050 9 8 1 1 90 0 1
pinlabel=Vssa
T 3700 2050 5 8 0 1 90 2 1
pintype=pwr
}
P 4100 1700 4100 2000 1 0 0
{
T 4050 1900 5 8 1 1 90 6 1
pinnumber=10
T 4150 1900 5 8 0 1 90 8 1
pinseq=88
T 4100 2050 9 8 1 1 90 0 1
pinlabel=Vssb
T 4100 2050 5 8 0 1 90 2 1
pintype=pwr
}
P 4500 1700 4500 2000 1 0 0
{
T 4450 1900 5 8 1 1 90 6 1
pinnumber=14
T 4550 1900 5 8 0 1 90 8 1
pinseq=89
T 4500 2050 9 8 1 1 90 0 1
pinlabel=Vssd
T 4500 2050 5 8 0 1 90 2 1
pintype=pwr
}
P 4900 1700 4900 2000 1 0 0
{
T 4850 1900 5 8 1 1 90 6 1
pinnumber=40
T 4950 1900 5 8 0 1 90 8 1
pinseq=90
T 4900 2050 9 8 1 1 90 0 1
pinlabel=Vssd
T 4900 2050 5 8 0 1 90 2 1
pintype=pwr
}
P 5300 1700 5300 2000 1 0 0
{
T 5250 1900 5 8 1 1 90 6 1
pinnumber=66
T 5350 1900 5 8 0 1 90 8 1
pinseq=91
T 5300 2050 9 8 1 1 90 0 1
pinlabel=Vssd
T 5300 2050 5 8 0 1 90 2 1
pintype=pwr
}
P 5700 1700 5700 2000 1 0 0
{
T 5650 1900 5 8 1 1 90 6 1
pinnumber=87
T 5750 1900 5 8 0 1 90 8 1
pinseq=92
T 5700 2050 9 8 1 1 90 0 1
pinlabel=Vssd
T 5700 2050 5 8 0 1 90 2 1
pintype=pwr
}
B 400 2000 9800 17200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 10200 19200 8 10 1 1 0 6 1
refdes=U?
T 2700 9700 9 10 1 0 0 0 1
PsoC 5 100pin
T 2700 10000 5 10 0 0 0 0 1
device=PsoC
T 2700 10200 5 10 0 0 0 0 1
footprint=100TQFP-PSOC
T 2700 10400 5 10 0 0 0 0 1
author=PE-Group CEDT
T 2700 10600 5 10 0 0 0 0 1
documentation=http://www.cedt.iisc.ernet.in/people/students/kabhijit/
T 2700 10800 5 10 0 0 0 0 1
description=Symbol for the 100pin PsoC5 part
T 2700 11000 5 10 0 0 0 0 1
numslots=0
T 2700 11200 5 10 0 0 0 0 1
dist-license=GPL
T 2700 11400 5 10 0 0 0 0 1
use-license=GPL
T 2700 11600 5 10 0 0 0 0 1
net=:28,42,57,58,59,60,61,62
P 7300 19500 7300 19200 1 0 0
{
T 7250 19295 5 8 1 1 90 0 1
pinnumber=75
T 7350 19300 5 8 0 1 90 2 1
pinseq=83
T 7300 19145 9 8 1 1 90 6 1
pinlabel=Vddio0
T 7300 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 7700 19500 7700 19200 1 0 0
{
T 7650 19295 5 8 1 1 90 0 1
pinnumber=26
T 7750 19300 5 8 0 1 90 2 1
pinseq=84
T 7700 19145 9 8 1 1 90 6 1
pinlabel=Vddio1
T 7700 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 8100 19500 8100 19200 1 0 0
{
T 8050 19295 5 8 1 1 90 0 1
pinnumber=100
T 8150 19300 5 8 0 1 90 2 1
pinseq=85
T 8100 19145 9 8 1 1 90 6 1
pinlabel=Vddio2
T 8100 19150 5 8 0 1 90 8 1
pintype=pwr
}
P 8500 19500 8500 19200 1 0 0
{
T 8450 19295 5 8 1 1 90 0 1
pinnumber=50
T 8550 19300 5 8 0 1 90 2 1
pinseq=86
T 8500 19145 9 8 1 1 90 6 1
pinlabel=Vddio3
T 8500 19150 5 8 0 1 90 8 1
pintype=pwr
}
