#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Feb 14 14:47:57 2017
# Process ID: 8944
# Current directory: C:/Users/Keon/Dropbox/Senior_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1480 C:\Users\Keon\Dropbox\Senior_Design\Senior_Design.xpr
# Log file: C:/Users/Keon/Dropbox/Senior_Design/vivado.log
# Journal file: C:/Users/Keon/Dropbox/Senior_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Jay/Documents/Senior_Design' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Senior_Design.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.4/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: logic_analyser
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 865.609 ; gain = 655.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:22]
	Parameter n_of_inputs bound to: 4 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter fifo_mem_size bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'read_synchroniser' declared at 'C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/read_synchroniser.vhd:10' bound to instance 'u_read_sync' of component 'read_synchroniser' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:84]
INFO: [Synth 8-638] synthesizing module 'read_synchroniser' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/read_synchroniser.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'read_synchroniser' (1#1) [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/read_synchroniser.vhd:19]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'clk_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:93]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:17]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (2#1) [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:17]
WARNING: [Synth 8-549] port width mismatch for port 'off_time_factor': port width = 5, actual width = 32 [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:62]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:7' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:104]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:25]
	Parameter num_of_inputs bound to: 4 - type: integer 
	Parameter buffer_width bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:37]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:37]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (3#1) [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:25]
	Parameter mem_size bound to: 256 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:120]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:20]
	Parameter mem_size bound to: 256 - type: integer 
	Parameter mem_width bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (4#1) [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (5#1) [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 910.156 ; gain = 699.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 910.156 ; gain = 699.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Keon/Dropbox/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1247.906 ; gain = 1037.352
18 Infos, 17 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1247.906 ; gain = 404.719
close [ open C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/Control_Unit.vhd w ]
add_files C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/Control_Unit.vhd
remove_files  C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/Control_Unit.vhd
close [ open C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/control_unit.vhd w ]
add_files C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/control_unit.vhd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/read_synchroniser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity read_synchroniser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:30]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.read_synchroniser [read_synchroniser_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=256,mem_width=64)...]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 14 18:12:37 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 14 18:12:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_fifo/write_clk was not found in the design.
WARNING: Simulation object /logic_analyser_tb/uut/u_read_sync/read_en_out_temp was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.301 ; gain = 45.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Keon/Dropbox/Senior_Design_Test/Senior_Design.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Keon/Dropbox/Senior_Design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.4/data/ip'.
