Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 24 09:53:47 2024
| Host         : McCook2-22302 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_timing_summary_routed.rpt -pb au_top_timing_summary_routed.pb -rpx au_top_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.094        0.000                      0                 1041        0.144        0.000                      0                 1041        4.500        0.000                       0                   391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.094        0.000                      0                  660        0.144        0.000                      0                  660        4.500        0.000                       0                   391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.070        0.000                      0                  381        0.453        0.000                      0                  381  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 timer_inst/maxval_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countsA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.130ns (42.921%)  route 2.833ns (57.079%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    timer_inst/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  timer_inst/maxval_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  timer_inst/maxval_reg/Q
                         net (fo=113, routed)         2.833     8.442    timer_inst/maxval
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.124     8.566 r  timer_inst/countsA[0]_i_7/O
                         net (fo=1, routed)           0.000     8.566    timer_inst/countsA[0]_i_7_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.098 r  timer_inst/countsA_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.098    timer_inst/countsA_reg[0]_i_2_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  timer_inst/countsA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    timer_inst/countsA_reg[4]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  timer_inst/countsA_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.326    timer_inst/countsA_reg[8]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  timer_inst/countsA_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.440    timer_inst/countsA_reg[12]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  timer_inst/countsA_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.554    timer_inst/countsA_reg[16]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  timer_inst/countsA_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.668    timer_inst/countsA_reg[20]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  timer_inst/countsA_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    timer_inst/countsA_reg[24]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.116 r  timer_inst/countsA_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.116    timer_inst_n_34
    SLICE_X1Y44          FDCE                                         r  countsA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  countsA_reg[29]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.062    15.210    countsA_reg[29]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timestamp_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.610ns (13.797%)  route 3.811ns (86.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  FSM_sequential_state_reg[0]/Q
                         net (fo=136, routed)         2.326     7.935    timer_inst/state[0]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     8.089 r  timer_inst/counts_tempA[31]_i_1/O
                         net (fo=129, routed)         1.485     9.575    timer_inst_n_133
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[12]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDCE (Setup_fdce_C_CE)      -0.408    14.683    timestamp_reg[12]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timestamp_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.610ns (13.797%)  route 3.811ns (86.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  FSM_sequential_state_reg[0]/Q
                         net (fo=136, routed)         2.326     7.935    timer_inst/state[0]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     8.089 r  timer_inst/counts_tempA[31]_i_1/O
                         net (fo=129, routed)         1.485     9.575    timer_inst_n_133
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[13]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDCE (Setup_fdce_C_CE)      -0.408    14.683    timestamp_reg[13]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timestamp_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.610ns (13.797%)  route 3.811ns (86.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  FSM_sequential_state_reg[0]/Q
                         net (fo=136, routed)         2.326     7.935    timer_inst/state[0]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     8.089 r  timer_inst/counts_tempA[31]_i_1/O
                         net (fo=129, routed)         1.485     9.575    timer_inst_n_133
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[16]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDCE (Setup_fdce_C_CE)      -0.408    14.683    timestamp_reg[16]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timestamp_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.610ns (13.797%)  route 3.811ns (86.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  FSM_sequential_state_reg[0]/Q
                         net (fo=136, routed)         2.326     7.935    timer_inst/state[0]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     8.089 r  timer_inst/counts_tempA[31]_i_1/O
                         net (fo=129, routed)         1.485     9.575    timer_inst_n_133
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[17]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDCE (Setup_fdce_C_CE)      -0.408    14.683    timestamp_reg[17]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timestamp_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.610ns (13.797%)  route 3.811ns (86.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  FSM_sequential_state_reg[0]/Q
                         net (fo=136, routed)         2.326     7.935    timer_inst/state[0]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     8.089 r  timer_inst/counts_tempA[31]_i_1/O
                         net (fo=129, routed)         1.485     9.575    timer_inst_n_133
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[18]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDCE (Setup_fdce_C_CE)      -0.408    14.683    timestamp_reg[18]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timestamp_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.610ns (13.797%)  route 3.811ns (86.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  FSM_sequential_state_reg[0]/Q
                         net (fo=136, routed)         2.326     7.935    timer_inst/state[0]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     8.089 r  timer_inst/counts_tempA[31]_i_1/O
                         net (fo=129, routed)         1.485     9.575    timer_inst_n_133
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[19]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDCE (Setup_fdce_C_CE)      -0.408    14.683    timestamp_reg[19]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timestamp_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.610ns (13.797%)  route 3.811ns (86.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  FSM_sequential_state_reg[0]/Q
                         net (fo=136, routed)         2.326     7.935    timer_inst/state[0]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     8.089 r  timer_inst/counts_tempA[31]_i_1/O
                         net (fo=129, routed)         1.485     9.575    timer_inst_n_133
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[26]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDCE (Setup_fdce_C_CE)      -0.408    14.683    timestamp_reg[26]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timestamp_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.610ns (13.797%)  route 3.811ns (86.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  FSM_sequential_state_reg[0]/Q
                         net (fo=136, routed)         2.326     7.935    timer_inst/state[0]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.154     8.089 r  timer_inst/counts_tempA[31]_i_1/O
                         net (fo=129, routed)         1.485     9.575    timer_inst_n_133
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    14.853    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  timestamp_reg[27]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDCE (Setup_fdce_C_CE)      -0.408    14.683    timestamp_reg[27]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 timer_inst/maxval_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countsA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 2.109ns (42.678%)  route 2.833ns (57.322%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.569     5.153    timer_inst/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  timer_inst/maxval_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  timer_inst/maxval_reg/Q
                         net (fo=113, routed)         2.833     8.442    timer_inst/maxval
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.124     8.566 r  timer_inst/countsA[0]_i_7/O
                         net (fo=1, routed)           0.000     8.566    timer_inst/countsA[0]_i_7_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.098 r  timer_inst/countsA_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.098    timer_inst/countsA_reg[0]_i_2_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  timer_inst/countsA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.212    timer_inst/countsA_reg[4]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  timer_inst/countsA_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.326    timer_inst/countsA_reg[8]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  timer_inst/countsA_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.440    timer_inst/countsA_reg[12]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  timer_inst/countsA_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.554    timer_inst/countsA_reg[16]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  timer_inst/countsA_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.668    timer_inst/countsA_reg[20]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  timer_inst/countsA_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    timer_inst/countsA_reg[24]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.095 r  timer_inst/countsA_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.095    timer_inst_n_32
    SLICE_X1Y44          FDCE                                         r  countsA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  countsA_reg[31]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.062    15.210    countsA_reg[31]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 compA_pins_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compA/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.595     1.539    clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  compA_pins_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.680 r  compA_pins_reg[3]/Q
                         net (fo=9, routed)           0.099     1.779    compA/compA_pins[1]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.048     1.827 r  compA/state_i_1/O
                         net (fo=1, routed)           0.000     1.827    compA/state_i_1_n_0
    SLICE_X2Y46          FDCE                                         r  compA/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.866     2.056    compA/clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  compA/state_reg/C
                         clock pessimism             -0.504     1.552    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.131     1.683    compA/state_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 compA_pins_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compA/incr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.595     1.539    clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  compA_pins_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.680 r  compA_pins_reg[3]/Q
                         net (fo=9, routed)           0.099     1.779    compA/compA_pins[1]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.824 r  compA/incr_i_1/O
                         net (fo=1, routed)           0.000     1.824    compA/incr_i_1_n_0
    SLICE_X2Y46          FDCE                                         r  compA/incr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.866     2.056    compA/clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  compA/incr_reg/C
                         clock pessimism             -0.504     1.552    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.120     1.672    compA/incr_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 duplB/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.596     1.540    duplB/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  duplB/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  duplB/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           0.110     1.791    duplB/state
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.048     1.839 r  duplB/ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    duplB/ctr[1]_i_1_n_0
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.867     2.057    duplB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[1]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.131     1.684    duplB/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 duplB/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/ctr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.596     1.540    duplB/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  duplB/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  duplB/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           0.114     1.795    duplB/state
    SLICE_X2Y47          LUT5 (Prop_lut5_I0_O)        0.048     1.843 r  duplB/ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.843    duplB/ctr[3]_i_2_n_0
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.867     2.057    duplB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[3]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.131     1.684    duplB/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 duplB/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/ctr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.596     1.540    duplB/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  duplB/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  duplB/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           0.110     1.791    duplB/state
    SLICE_X2Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  duplB/ctr[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.836    duplB/ctr[0]_i_1__1_n_0
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.867     2.057    duplB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[0]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.120     1.673    duplB/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 duplA/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplA/ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.594     1.538    duplA/clk_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  duplA/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  duplA/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           0.120     1.799    duplA/state
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.048     1.847 r  duplA/ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    duplA/ctr[1]_i_1_n_0
    SLICE_X6Y47          FDCE                                         r  duplA/ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.865     2.055    duplA/clk_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  duplA/ctr_reg[1]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X6Y47          FDCE (Hold_fdce_C_D)         0.131     1.682    duplA/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 duplB/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/ctr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.596     1.540    duplB/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  duplB/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  duplB/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           0.114     1.795    duplB/state
    SLICE_X2Y47          LUT4 (Prop_lut4_I0_O)        0.045     1.840 r  duplB/ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    duplB/ctr[2]_i_1_n_0
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.867     2.057    duplB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[2]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.121     1.674    duplB/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/bitCtr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.565     1.509    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X13Y42         FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          0.122     1.772    uart_tx_inst/state__0[0]
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.048     1.820 r  uart_tx_inst/bitCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    uart_tx_inst/bitCtr[1]_i_1_n_0
    SLICE_X12Y42         FDCE                                         r  uart_tx_inst/bitCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.835     2.025    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  uart_tx_inst/bitCtr_reg[1]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X12Y42         FDCE (Hold_fdce_C_D)         0.131     1.653    uart_tx_inst/bitCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 duplA/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplA/ctr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.594     1.538    duplA/clk_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  duplA/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  duplA/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           0.124     1.803    duplA/state
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.048     1.851 r  duplA/ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.851    duplA/ctr[3]_i_2_n_0
    SLICE_X6Y47          FDCE                                         r  duplA/ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.865     2.055    duplA/clk_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  duplA/ctr_reg[3]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X6Y47          FDCE (Hold_fdce_C_D)         0.131     1.682    duplA/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 duplA/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplA/ctr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.594     1.538    duplA/clk_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  duplA/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  duplA/FSM_sequential_state_reg/Q
                         net (fo=6, routed)           0.120     1.799    duplA/state
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  duplA/ctr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    duplA/ctr[0]_i_1__0_n_0
    SLICE_X6Y47          FDCE                                         r  duplA/ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.865     2.055    duplA/clk_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  duplA/ctr_reg[0]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X6Y47          FDCE (Hold_fdce_C_D)         0.120     1.671    duplA/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y43    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y43    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    byte_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    byte_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    byte_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    byte_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    byte_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44    compA_pins_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y46    compA_pins_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y43    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y43    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y43    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y43    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y43    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y43    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y43    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y43    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    byte_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.518ns (14.707%)  route 3.004ns (85.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         3.004     8.673    rst
    SLICE_X0Y46          FDCE                                         f  led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X0Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.743    led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/FSM_sequential_state_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.518ns (15.109%)  route 2.910ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.910     8.580    duplB/Q[0]
    SLICE_X3Y47          FDCE                                         f  duplB/FSM_sequential_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.520    14.925    duplB/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  duplB/FSM_sequential_state_reg/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.744    duplB/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countsA_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.518ns (15.294%)  route 2.869ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.869     8.538    rst
    SLICE_X1Y44          FDCE                                         f  countsA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  countsA_reg[28]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.743    countsA_reg[28]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countsA_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.518ns (15.294%)  route 2.869ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.869     8.538    rst
    SLICE_X1Y44          FDCE                                         f  countsA_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  countsA_reg[29]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.743    countsA_reg[29]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countsA_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.518ns (15.294%)  route 2.869ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.869     8.538    rst
    SLICE_X1Y44          FDCE                                         f  countsA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  countsA_reg[30]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.743    countsA_reg[30]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countsA_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.518ns (15.294%)  route 2.869ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.869     8.538    rst
    SLICE_X1Y44          FDCE                                         f  countsA_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  countsA_reg[31]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.743    countsA_reg[31]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/ctr_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.518ns (15.109%)  route 2.910ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.910     8.580    duplB/Q[0]
    SLICE_X2Y47          FDCE                                         f  duplB/ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.520    14.925    duplB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[1]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X2Y47          FDCE (Recov_fdce_C_CLR)     -0.361    14.788    duplB/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/ctr_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.518ns (15.109%)  route 2.910ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.910     8.580    duplB/Q[0]
    SLICE_X2Y47          FDCE                                         f  duplB/ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.520    14.925    duplB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[3]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X2Y47          FDCE (Recov_fdce_C_CLR)     -0.361    14.788    duplB/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/ctr_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.518ns (15.109%)  route 2.910ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.910     8.580    duplB/Q[0]
    SLICE_X2Y47          FDCE                                         f  duplB/ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.520    14.925    duplB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[0]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X2Y47          FDCE (Recov_fdce_C_CLR)     -0.319    14.830    duplB/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duplB/ctr_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.518ns (15.109%)  route 2.910ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         2.910     8.580    duplB/Q[0]
    SLICE_X2Y47          FDCE                                         f  duplB/ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.520    14.925    duplB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  duplB/ctr_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X2Y47          FDCE (Recov_fdce_C_CLR)     -0.319    14.830    duplB/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/value_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.843%)  route 0.238ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.238     1.909    timer_inst/Q[0]
    SLICE_X8Y38          FDCE                                         f  timer_inst/value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X8Y38          FDCE                                         r  timer_inst/value_reg[0]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X8Y38          FDCE (Remov_fdce_C_CLR)     -0.067     1.457    timer_inst/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/ctr_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.786%)  route 0.259ns (61.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.259     1.931    timer_inst/Q[0]
    SLICE_X10Y39         FDCE                                         f  timer_inst/ctr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  timer_inst/ctr_reg[13]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    timer_inst/ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/ctr_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.786%)  route 0.259ns (61.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.259     1.931    timer_inst/Q[0]
    SLICE_X10Y39         FDCE                                         f  timer_inst/ctr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  timer_inst/ctr_reg[14]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    timer_inst/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/ctr_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.786%)  route 0.259ns (61.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.259     1.931    timer_inst/Q[0]
    SLICE_X10Y39         FDCE                                         f  timer_inst/ctr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  timer_inst/ctr_reg[15]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    timer_inst/ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/value_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.786%)  route 0.259ns (61.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.259     1.931    timer_inst/Q[0]
    SLICE_X10Y39         FDCE                                         f  timer_inst/value_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  timer_inst/value_reg[17]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    timer_inst/value_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/ctr_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.471%)  route 0.262ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.262     1.934    timer_inst/Q[0]
    SLICE_X10Y38         FDCE                                         f  timer_inst/ctr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  timer_inst/ctr_reg[10]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X10Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    timer_inst/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/ctr_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.471%)  route 0.262ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.262     1.934    timer_inst/Q[0]
    SLICE_X10Y38         FDCE                                         f  timer_inst/ctr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  timer_inst/ctr_reg[11]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X10Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    timer_inst/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/ctr_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.471%)  route 0.262ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.262     1.934    timer_inst/Q[0]
    SLICE_X10Y38         FDCE                                         f  timer_inst/ctr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  timer_inst/ctr_reg[12]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X10Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    timer_inst/ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/value_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.471%)  route 0.262ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.262     1.934    timer_inst/Q[0]
    SLICE_X10Y38         FDCE                                         f  timer_inst/value_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    timer_inst/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  timer_inst/value_reg[12]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X10Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.477    timer_inst/value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_inst/value_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.913%)  route 0.247ns (60.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     1.672 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=383, routed)         0.247     1.919    timer_inst/Q[0]
    SLICE_X8Y37          FDCE                                         f  timer_inst/value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.832     2.022    timer_inst/clk_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  timer_inst/value_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.455    timer_inst/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.464    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.485ns  (logic 4.140ns (63.836%)  route 2.345ns (36.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.568     5.152    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X13Y42         FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.419     5.571 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           2.345     7.917    tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.721    11.638 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.638    tx
    P16                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.708ns  (logic 4.008ns (70.224%)  route 1.700ns (29.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.633     5.217    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  led_reg[7]/Q
                         net (fo=2, routed)           1.700     7.373    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.925 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.925    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 4.018ns (70.476%)  route 1.683ns (29.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.633     5.217    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  led_reg[4]/Q
                         net (fo=2, routed)           1.683     7.357    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.918 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.918    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.961ns (69.585%)  route 1.732ns (30.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     5.678 r  led_reg[1]/Q
                         net (fo=2, routed)           1.732     7.410    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.915 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.915    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 3.994ns (70.289%)  route 1.688ns (29.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.677 r  led_reg[2]/Q
                         net (fo=2, routed)           1.688     7.366    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.903 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.903    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.969ns (69.886%)  route 1.710ns (30.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456     5.676 r  led_reg[0]/Q
                         net (fo=2, routed)           1.710     7.387    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.900 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.900    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 3.993ns (70.332%)  route 1.685ns (29.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456     5.676 r  led_reg[5]/Q
                         net (fo=2, routed)           1.685     7.361    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    10.898 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.898    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.981ns (70.286%)  route 1.683ns (29.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.633     5.217    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  led_reg[6]/Q
                         net (fo=2, routed)           1.683     7.357    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.882 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.882    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.516ns  (logic 3.971ns (72.002%)  route 1.544ns (27.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456     5.676 r  led_reg[3]/Q
                         net (fo=2, routed)           1.544     7.221    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    10.736 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.736    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.357ns (82.037%)  route 0.297ns (17.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  led_reg[3]/Q
                         net (fo=2, routed)           0.297     1.975    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.191 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.191    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.367ns (80.362%)  route 0.334ns (19.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  led_reg[6]/Q
                         net (fo=2, routed)           0.334     2.010    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.236 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.236    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.355ns (79.090%)  route 0.358ns (20.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  led_reg[0]/Q
                         net (fo=2, routed)           0.358     2.036    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.250 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.250    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.380ns (80.362%)  route 0.337ns (19.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  led_reg[2]/Q
                         net (fo=2, routed)           0.337     2.016    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.254 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.254    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.348ns (78.162%)  route 0.377ns (21.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.595     1.539    clk_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     1.680 r  led_reg[1]/Q
                         net (fo=2, routed)           0.377     2.056    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.263 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.263    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.379ns (79.504%)  route 0.356ns (20.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  led_reg[5]/Q
                         net (fo=2, routed)           0.356     2.033    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.272 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.272    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.403ns (80.770%)  route 0.334ns (19.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  led_reg[4]/Q
                         net (fo=2, routed)           0.334     2.010    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.272 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.272    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.394ns (79.268%)  route 0.365ns (20.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  led_reg[7]/Q
                         net (fo=2, routed)           0.365     2.040    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.293 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.293    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.429ns (68.456%)  route 0.658ns (31.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.565     1.509    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X13Y42         FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.128     1.637 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           0.658     2.295    tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.301     3.596 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.596    tx
    P16                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulseB
                            (input port)
  Destination:            dupl_pulseB_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.495ns (26.086%)  route 4.236ns (73.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  pulseB (IN)
                         net (fo=0)                   0.000     0.000    pulseB
    B1                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  pulseB_IBUF_inst/O
                         net (fo=1, routed)           4.236     5.731    pulseB_IBUF
    SLICE_X6Y48          FDCE                                         r  dupl_pulseB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.518     4.923    clk_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  dupl_pulseB_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.634ns (35.245%)  route 3.002ns (64.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.738    reset_cond/rst_n_IBUF
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.124     3.862 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.774     4.636    reset_cond/in0
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 1.634ns (37.127%)  route 2.767ns (62.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.738    reset_cond/rst_n_IBUF
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.124     3.862 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     4.401    reset_cond/in0
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 1.634ns (37.127%)  route 2.767ns (62.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.738    reset_cond/rst_n_IBUF
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.124     3.862 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     4.401    reset_cond/in0
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 1.634ns (37.127%)  route 2.767ns (62.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.738    reset_cond/rst_n_IBUF
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.124     3.862 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     4.401    reset_cond/in0
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 pulseA
                            (input port)
  Destination:            dupl_pulseA_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.798ns  (logic 1.512ns (39.801%)  route 2.286ns (60.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  pulseA (IN)
                         net (fo=0)                   0.000     0.000    pulseA
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  pulseA_IBUF_inst/O
                         net (fo=1, routed)           2.286     3.798    pulseA_IBUF
    SLICE_X6Y45          FDCE                                         r  dupl_pulseA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.517     4.922    clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  dupl_pulseA_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulseA
                            (input port)
  Destination:            dupl_pulseA_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.279ns (22.988%)  route 0.935ns (77.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  pulseA (IN)
                         net (fo=0)                   0.000     0.000    pulseA
    T10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  pulseA_IBUF_inst/O
                         net (fo=1, routed)           0.935     1.215    pulseA_IBUF
    SLICE_X6Y45          FDCE                                         r  dupl_pulseA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  dupl_pulseA_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.322ns (21.546%)  route 1.174ns (78.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.268    reset_cond/rst_n_IBUF
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.313 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.496    reset_cond/in0
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.322ns (21.546%)  route 1.174ns (78.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.268    reset_cond/rst_n_IBUF
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.313 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.496    reset_cond/in0
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.322ns (21.546%)  route 1.174ns (78.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.268    reset_cond/rst_n_IBUF
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.313 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.496    reset_cond/in0
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.322ns (20.084%)  route 1.283ns (79.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.268    reset_cond/rst_n_IBUF
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.313 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.293     1.605    reset_cond/in0
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 pulseB
                            (input port)
  Destination:            dupl_pulseB_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.193ns  (logic 0.263ns (11.982%)  route 1.930ns (88.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  pulseB (IN)
                         net (fo=0)                   0.000     0.000    pulseB
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  pulseB_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.193    pulseB_IBUF
    SLICE_X6Y48          FDCE                                         r  dupl_pulseB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.865     2.055    clk_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  dupl_pulseB_reg/C





