<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='yac.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: yac
    <br/>
    Created: Mar  2, 2014
    <br/>
    Updated: Mar 30, 2014
    <br/>
    SVN Updated: Mar 30, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     CORDIC is the acronym for COordinate Rotation DIgital Computer and allows a hardware efficient calculation of various functions like
 - atan, sin, cos
 - atanh, sinh, cosh,
 - division, multiplication.
     <br/>
     Hardware efficient means, that only shifting, additions and substractions in combination with table-lookup is required. This makes it suitable for a realization in digital hardware. Good introductions can be found in [1][2][3][4].
     <br/>
     <img src="usercontent,img,1394663683" alt="IP core block symbol (png"/>
     <br/>
     The following six CORDIC modes are supported:
     <br/>
     - trigonometric rotation
     <br/>
     - trigonometric vectoring
     <br/>
     - linear rotation
     <br/>
     - linear vectoring
     <br/>
     - hyperbolic rotation
     <br/>
     - hyperbolic vectoring
     <br/>
     <br/>
     Furthermore, the CORDIC algorithm is implemented for iterative processing which means, that the IP-core is
started with a set of input data and after a specific amount of clock cycles, the result is
available. No parallel data can be processed.
     <br/>
     In addition to an IP-core written in VHDL, a bit-accurate C-model is provided. This C-model can be compiled as mex for a usage with Octave or Matlab. Therefore, this C-model allows a bit-accurate analysis of the CORDIC performance on a higher level.
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - C-model implementation is done
     <br/>
     - RTL model implementation is done
     <br/>
     - RTL model is verified against C-model
     <br/>
    </p>
   </div>
   <div id="d_Open issues and future steps">
    <h2>
     
     
     Open issues and future steps
    </h2>
    <p id="p_Open issues and future steps">
     The next steps are
     <br/>
     - Add YAC to a FPGA based System-on-Chip to prove FPGA feasibility
     <br/>
     - Circuit optimizations
     <br/>
     - Numerical optimizations
     <br/>
     and the future plans are
     <br/>
     - Hyperbolic range extension
     <br/>
     - Floating point CORDIC
     <br/>
    </p>
   </div>
   <div id="d_Bibliography">
    <h2>
     
     
     Bibliography
    </h2>
    <p id="p_Bibliography">
     [1] Andraka, Ray; A survey of CORDIC algorithms for FPGA based computers, 1989
     <br/>
     [2] Hu, Yu Hen; CORDIC-Based VLSI Architectures for Digital Signal Processing, 1992
     <br/>
     [3] CORDIC on wikibook:
     
      http://en.wikibooks.org/wiki/Digital_Circuits/CORDIC
     
     <br/>
     [4] CORDIC on wikipedia:
     
      http://en.wikipedia.org/wiki/CORDIC
     
     <br/>
     [5] David, Herbert; Meyr, Heinricht; CORDIC Algorithms and Architectures 
    http://www.eecs.berkeley.edu/newton/Classes/EE290sp99/lectures/ee290aSp996_1/cordic_chap24.pdf
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
