
---------- Begin Simulation Statistics ----------
final_tick                               805417583571500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829720                       # Number of bytes of host memory used
host_op_rate                                   110303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   185.04                       # Real time elapsed on the host
host_tick_rate                               39532396                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      20409937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007315                       # Number of seconds simulated
sim_ticks                                  7314901500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     72.22%     72.22% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        95842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        195825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1845338                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          213                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603656                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       411030                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1845338                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1434308                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603839                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              86                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013721                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028179                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          235                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602501                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2375176                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         8073                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409919                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14624658                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.395583                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.972009                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11720837     80.14%     80.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       236411      1.62%     81.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        13191      0.09%     81.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       169872      1.16%     83.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        16391      0.11%     83.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        24584      0.17%     83.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        29754      0.20%     83.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        38442      0.26%     83.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2375176     16.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14624658                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            7                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520333                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752360     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520333     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137216      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409919                       # Class of committed instruction
system.switch_cpus.commit.refs                4657549                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.462978                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.462978                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11027368                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20420861                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           647629                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2794050                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            267                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        156622                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521859                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1701                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137481                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603839                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822899                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13801431                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            74                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10008522                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          299                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             534                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177982                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       823936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411116                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.684120                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14625955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.396389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.899030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11439354     78.21%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           394711      2.70%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1181      0.01%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           134629      0.92%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           333010      2.28%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            37871      0.26%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4401      0.03%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           171622      1.17%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2109176     14.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14625955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          298                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602757                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.395453                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659418                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137481                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2269                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522377                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137739                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20418054                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4521937                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          425                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20415178                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        857280                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            267                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        857308                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          198                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2022                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          522                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24761196                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414545                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.697452                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17269734                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.395410                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414715                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36033892                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674379                       # number of integer regfile writes
system.switch_cpus.ipc                       0.683537                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.683537                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          147      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15755879     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4522060     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137521      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415607                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              414534                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020305                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          414480     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             23      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            31      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20829994                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55871745                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20426119                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20418054                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415607                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         8028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           46                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        12544                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14625955                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.395848                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.406725                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10012313     68.46%     68.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       759013      5.19%     73.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       390188      2.67%     76.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       434319      2.97%     79.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       577961      3.95%     83.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       754558      5.16%     88.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       805882      5.51%     93.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       480433      3.28%     97.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       411288      2.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14625955                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.395483                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822944                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    49                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          128                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           29                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865367                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14629782                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          862313                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697321                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          45199                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           747057                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       10108215                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           592                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58928566                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20419680                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23708124                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2851189                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            267                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10165110                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10650                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36043346                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1108739                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             32667474                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40837405                       # The number of ROB writes
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        19464                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          19464                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              99977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           39                       # Transaction distribution
system.membus.trans_dist::CleanEvict            95803                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99977                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       295808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       295808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 295808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6401408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6401408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6401408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99983                       # Request fanout histogram
system.membus.reqLayer2.occupancy           220641500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          530847750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7314901500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           82                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          197642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6585344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6588160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           95895                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           198793                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.097911                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.297195                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 179329     90.21%     90.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19464      9.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             198793                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102403500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154273500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             63000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         2914                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2914                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         2914                       # number of overall hits
system.l2.overall_hits::total                    2914                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        99936                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99984                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        99936                       # number of overall misses
system.l2.overall_misses::total                 99984                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3206000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7581225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7584431000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3206000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7581225000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7584431000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102850                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102850                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.971667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971681                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.971667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971681                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75860.800913                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75856.447032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75860.800913                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75856.447032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  39                       # number of writebacks
system.l2.writebacks::total                        39                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        99936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99978                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        99936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99978                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6581875000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6584661000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6581875000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6584661000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.971667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971622                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.971667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971622                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65860.900977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65861.099442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65860.900977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65861.099442                       # average overall mshr miss latency
system.l2.replacements                          95895                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           43                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               43                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        19411                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19411                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       307500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        307500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        51250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        51250                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        41250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3206000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3206000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72863.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2786000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2786000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        99930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           99934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7580917500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7580917500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.971666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.971667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75862.278595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75859.242100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        99930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        99930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6581627500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6581627500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.971666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.971628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65862.378665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65862.378665                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3996.887705                       # Cycle average of tags in use
system.l2.tags.total_refs                      178146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95895                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.857719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              805410268670500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.274278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.057038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.198247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.635428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3994.722715                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.975274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975803                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2740                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    509445                       # Number of tag accesses
system.l2.tags.data_accesses                   509445                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6395840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6398912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        99935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           39                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 39                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             34997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       367469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    874357638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             874777603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       367469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           384968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         341221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               341221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         341221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            34997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       367469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    874357638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            875118824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     99901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              201798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         39                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       39                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    606071750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  499715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2480003000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6064.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24814.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    84210                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   39                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.511888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.296511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.412677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4582     29.13%     29.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4903     31.17%     60.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          640      4.07%     64.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          230      1.46%     65.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          476      3.03%     68.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          174      1.11%     69.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          182      1.16%     71.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          313      1.99%     73.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4230     26.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15730                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                6396352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6398528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       874.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    874.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7314762500                       # Total gap between requests
system.mem_ctrls.avgGap                      73135.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6393664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 367469.062980547315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 874060163.352849006653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        99935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           39                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1058000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2478945000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25190.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24805.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             51850680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             27555495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           385824180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     577146960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2987225220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        293218080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4322820615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.960878                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    730085000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    244140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6340666000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             60482940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             32139855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           327768840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     577146960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2796934710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        453582240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4248055545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.739952                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1120518750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    244140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5950232250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7314891000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822847                       # number of overall hits
system.cpu.icache.overall_hits::total          822857                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3859000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3859000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3859000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3859000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822899                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822899                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74211.538462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74211.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71462.962963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3269000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3269000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3269000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3269000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822857                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3859000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3859000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74211.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3269000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3269000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000307                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000289                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645866                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3891068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3891069                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3891068                       # number of overall hits
system.cpu.dcache.overall_hits::total         3891069                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       767783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         767787                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       767783                       # number of overall misses
system.cpu.dcache.overall_misses::total        767787                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47930668000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47930668000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47930668000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47930668000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658856                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.164801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.164802                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.164801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.164802                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62427.362940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62427.037707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62427.362940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62427.037707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          607                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.705882                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.dcache.writebacks::total                43                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       664933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       664933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       664933                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       664933                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102850                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7766101500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7766101500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7766101500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7766101500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75509.008264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75509.008264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75509.008264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75509.008264                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3753860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3753861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       767775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        767779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47930273500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47930273500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521640                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.169800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.169801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62427.499593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62427.174356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       664931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       664931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7765785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7765785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75510.336043                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75510.336043                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       394500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       394500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49312.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49312.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       316500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       316500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        52750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        52750                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805417583571500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.009235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3685077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101829                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.188875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.009235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          835                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420565                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420565                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               805438257012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70359                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829856                       # Number of bytes of host memory used
host_op_rate                                   143600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   568.52                       # Real time elapsed on the host
host_tick_rate                               36363892                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      81639053                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020673                       # Number of seconds simulated
sim_ticks                                 20673440500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       274631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        549266                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5400742                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          624                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7811371                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233225                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5400742                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4167517                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7811861                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             208                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          374                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39040576                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083886                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          624                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807342                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7066092                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        26769                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61229116                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     41342557                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.481019                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.034870                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     32585399     78.82%     78.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       695029      1.68%     80.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        47072      0.11%     80.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       569337      1.38%     81.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        55850      0.14%     82.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        97508      0.24%     82.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        91634      0.22%     82.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       134636      0.33%     82.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7066092     17.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     41342557                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61229072                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13560940                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           44      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47256406     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13560940     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411726      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61229116                       # Class of committed instruction
system.switch_cpus.commit.refs               13972666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61229116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.378229                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.378229                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30650018                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61265671                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1941279                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8331414                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            720                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        423450                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13565966                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4859                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              412530                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7811861                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2469057                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              38876581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30029688                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1440                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.188935                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2469572                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233433                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.726287                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     41346881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.482000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.958539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31764038     76.82%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1128606      2.73%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             2872      0.01%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           429148      1.04%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1110032      2.68%     83.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           132551      0.32%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            15206      0.04%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           455279      1.10%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6309149     15.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     41346881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts          777                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7808155                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.481282                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13978804                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             412530                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           11148                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13567774                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       413410                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61255733                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13566274                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1272                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61246379                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        983801                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            720                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        983944                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          680                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         6833                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1685                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          104                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74929171                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61244473                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.692781                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51909504                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.481236                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61244901                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108103896                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53023827                       # number of integer regfile writes
system.switch_cpus.ipc                       0.725569                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.725569                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          404      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47267907     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13566696     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412646      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61247653                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1240032                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020246                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1239828     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            118      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            86      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62487281                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    165082378                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61244473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61282470                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61255733                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61247653                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        26630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          161                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        41236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     41346881                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.481313                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.453980                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     27504181     66.52%     66.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2263706      5.47%     72.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1207395      2.92%     74.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1280216      3.10%     78.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1806804      4.37%     82.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2123029      5.13%     87.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2436646      5.89%     93.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1532960      3.71%     97.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1191944      2.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     41346881                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.481313                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2469061                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          872                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          202                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13567774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       413410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29596587                       # number of misc regfile reads
system.switch_cpus.numCycles                 41346881                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1002477                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71090986                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143526                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2238673                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       29468843                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           798                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176793438                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61261481                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71126771                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8451174                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            720                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29653837                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            35802                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    108135973                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3576135                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             95532350                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122516113                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        55885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615382                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          55885                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20673440500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             274607                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          156                       # Transaction distribution
system.membus.trans_dist::CleanEvict           274475                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        274607                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       823901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       823901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17586624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17586624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17586624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            274635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  274635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              274635                       # Request fanout histogram
system.membus.reqLayer2.occupancy           614352000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1458449250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20673440500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20673440500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20673440500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20673440500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            307664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          351                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          582019                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              29                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             4                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307660                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       923067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                923075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19704576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19704832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          274681                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           582374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.294538                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 526489     90.40%     90.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55885      9.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             582374                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307886000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         461533500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20673440500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        33058                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33058                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        33058                       # number of overall hits
system.l2.overall_hits::total                   33058                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       274631                       # number of demand (read+write) misses
system.l2.demand_misses::total                 274635                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       274631                       # number of overall misses
system.l2.overall_misses::total                274635                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20888534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20888902500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       368000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20888534500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20888902500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       307689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307693                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307693                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.892560                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892562                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.892560                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892562                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        92000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76060.366455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76060.598613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        92000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76060.366455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76060.598613                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 156                       # number of writebacks
system.l2.writebacks::total                       156                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       274631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            274635                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       274631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           274635                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18142224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18142552500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18142224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18142552500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.892560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.892560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892562                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        82000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66060.366455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66060.598613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        82000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66060.366455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66060.598613                       # average overall mshr miss latency
system.l2.replacements                         274681                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          195                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              195                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          195                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        55835                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         55835                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.965517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        44000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        44000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.965517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        34000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        34000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       368000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       368000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        92000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        92000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       328000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       328000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        82000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        82000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        33057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       274603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          274603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20887302500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20887302500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       307660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.892553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76063.635503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76063.635503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       274603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       274603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18141272500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18141272500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.892553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66063.635503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66063.635503                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20673440500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      566716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    278777                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.032865                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.580604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.034139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4095.385256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2541                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1505445                       # Number of tag accesses
system.l2.tags.data_accesses                  1505445                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20673440500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17576384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17576640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         9984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       274631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              274635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        12383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    850191530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850203913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        12383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            12383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         482938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               482938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         482938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        12383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    850191530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            850686851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    274450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              554364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      274635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        156                       # Number of write requests accepted
system.mem_ctrls.readBursts                    274635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1724628250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1372270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6870640750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6283.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25033.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   230317                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                274635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  213331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    397.967011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.006001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.463765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13189     29.88%     29.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13789     31.24%     61.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1822      4.13%     65.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          607      1.38%     66.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1419      3.22%     69.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          464      1.05%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          450      1.02%     71.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          888      2.01%     73.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11508     26.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44136                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               17565056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17576640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20673437500                       # Total gap between requests
system.mem_ctrls.avgGap                      75233.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17564800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 12383.038033751565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 849631197.090779304504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       274631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          156                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       160250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6870480500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     40062.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25017.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            134974560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             71736885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1036085400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1631869200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8161232640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1065984000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12101882685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.383100                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2681252500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    690300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17301888000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            180163620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             95759235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           923516160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1631869200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7723652190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1434472800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11989433205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.943779                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3566291750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    690300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16416848750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27988331500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3291900                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3291910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3291900                       # number of overall hits
system.cpu.icache.overall_hits::total         3291910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             58                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            58                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4237000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4237000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4237000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4237000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3291956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3291968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3291956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3291968                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75660.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73051.724138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75660.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73051.724138                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3643000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3643000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79195.652174                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79195.652174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79195.652174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79195.652174                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3291900                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3291910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            58                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4237000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4237000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3291956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3291968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75660.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73051.724138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3643000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3643000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79195.652174                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79195.652174                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001505                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3291958                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          68582.458333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6583984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6583984                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15634632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15634633                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15634632                       # number of overall hits
system.cpu.dcache.overall_hits::total        15634633                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3001152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3001156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3001152                       # number of overall misses
system.cpu.dcache.overall_misses::total       3001156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 180322535499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 180322535499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 180322535499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 180322535499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18635784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18635789                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18635784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18635789                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.161042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.161043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.161042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.161043                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60084.439408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60084.359327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60084.439408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60084.359327                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2537                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                83                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.566265                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          238                       # number of writebacks
system.cpu.dcache.writebacks::total               238                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2590613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2590613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2590613                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2590613                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       410539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       410539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       410539                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29463315500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29463315500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29463315500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29463315500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71767.397251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71767.397251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71767.397251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71767.397251                       # average overall mshr miss latency
system.cpu.dcache.replacements                 409518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15085733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15085734                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3001109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3001113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 180320641000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 180320641000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18086842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18086847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.165928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60084.669034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60084.588951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2590604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2590604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       410505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       410505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29461797500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29461797500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71769.643488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71769.643488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1894499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1894499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44058.116279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44058.116279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           34                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1518000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1518000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44647.058824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44647.058824                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805438257012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.035518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16045175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.082907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.035518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37682120                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37682120                       # Number of data accesses

---------- End Simulation Statistics   ----------
