--- Testing vdivps (packed single-precision division) ---
Test 1: 256-bit register-register
Expected: Expected: 5.000000 5.000000 6.000000 5.000000 5.000000 4.000000 3.500000 2.000000 
Result:   Result: 5.000000 5.000000 6.000000 5.000000 5.000000 4.000000 3.500000 2.000000 
--- MXCSR State After Operation ---
MXCSR: 0x00001F80
  [ ] DAZ - Denormals Are Zero: 0
  [ ] FTZ - Flush To Zero: 0
Flags: I:0 D:0 Z:0 O:0 U:0 P:0
[PASS] Test 1: 256-bit register-register

Test 2: 128-bit register-register
Expected: Expected: 10.000000 10.000000 10.000000 10.000000 
Result:   Result: 10.000000 10.000000 10.000000 10.000000 
--- MXCSR State After Operation ---
MXCSR: 0x00001F80
  [ ] DAZ - Denormals Are Zero: 0
  [ ] FTZ - Flush To Zero: 0
Flags: I:0 D:0 Z:0 O:0 U:0 P:0
[PASS] Test 2: 128-bit register-register

Test 3: Boundary values
Expected: Expected: inf -inf nan inf nan 0.000000 nan 0.000000 
Result:   Result: inf -inf nan inf -nan 0.000000 -nan 0.000000 
--- MXCSR State After Operation ---
MXCSR: 0x00001F85
  [ ] DAZ - Denormals Are Zero: 0
  [ ] FTZ - Flush To Zero: 0
Flags: I:1 D:0 Z:1 O:0 U:0 P:0
[PASS] Boundary values output check
[PASS] Test 3: Boundary values (expected flags detected)

--- Test Summary ---
Total tests: 3
Passed tests: 3
Failed tests: 0
All vdivps tests passed!
