Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:51:02 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga005.fm.intel.com (fmsmga005.fm.intel.com [10.253.24.32])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 5ED655804F9
	for <like.xu@linux.intel.com>; Thu,  6 Dec 2018 09:24:33 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by fmsmga005-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Dec 2018 09:24:33 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3ApbzLIhFcU1ZQKn84vhgTvZ1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ76p867bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJSSJBDIOy?=
 =?us-ascii?q?YYgBAeUPMulXrZXyqVQToxumBwSiBuzixiJGi3Pqw6I6yP8sER3E0QE6A94CrH?=
 =?us-ascii?q?rZodfzOawPUe611q7IzTDbYv1K2Dfy9IjIfQo7of6RQLl+c9TeyU8yGAzblFWQ?=
 =?us-ascii?q?sovlPzWI3ekKqWib7vZvVeK1hG49tg59uDivydkqiobUmI0V0EvE9SJ/wIsuId?=
 =?us-ascii?q?24SUh7bsS+EJtXrS2aMJF2Qsw7TmxupS00yaUGtIalcCQWy5kr3QPTZ+GEfoSS?=
 =?us-ascii?q?/B7uWuacLS1liH9nYL6zmhW//Ey6xuHiSsW530xGojdFn9TIrHwByh7e5taBR/?=
 =?us-ascii?q?Bg5EmuwyyP2BrW6uxcIUA7i67bK5k5z740l5oTqljDHjTslEX5iq+Wa18o+u+y?=
 =?us-ascii?q?6+Toernmp5mcOJFoigzmLKgihs+yDf4lPgQTXGWX4/qw2bPj8EHjXblHjOU6kq?=
 =?us-ascii?q?zDv5DbIcQbqLS5AwhQ0os78hawETKm0MkBkXYaMl1FZgyIj4zwN17VJ/D4EPG/?=
 =?us-ascii?q?jEiynzdwwPzGOrzhApbTIXTZn7bhYK5w60pdyAo10NBe6IhYCrAHIPLvREDxsM?=
 =?us-ascii?q?bUAQM+Mwyx2OvnDtJ91oURWWKJH6+VKqTSsUWH5u43OemDeJcVuCrhK/gi//Pu?=
 =?us-ascii?q?iX45mVwDcqWz0poXdWu1HvBnI0WffHrtjc0NEWYMvgoiUuPqjEeOXiJUZ3a3DO?=
 =?us-ascii?q?oB4ComAtemEZvbXdLqx7iAxzugWJtRYG9AFxaLC3ivcoyFX/IFbmWVOtNglTof?=
 =?us-ascii?q?EqGsTpJk2RywuQup9rx8M+CB/yQZsY7khsF44vCWmRws+DgxFcmEzmyWU0lymW?=
 =?us-ascii?q?UHQSJw27pw9ldgwFWO2rQtnvpDCNZI7OlIWAppCZmJ9+FmBsq6fwvQctqNTB7y?=
 =?us-ascii?q?Wti6DCt3S9sgz9IKZ255GtOrlBeF2DClVew7jbuOUaY1+aLVxXS5B8t7x3vcz6?=
 =?us-ascii?q?4nxw08Q8BPPHeqwK5y8QTeHZXOlW2dlqCjb6Na2zTCojTQhVGStV1VBVYjGZ7O?=
 =?us-ascii?q?WmoSMw6P9Yz0?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CBAAAUWwlcmBHrdtBkHgEGBwaBVAYLA?=
 =?us-ascii?q?YEwgTmBFhODeoh4izCBYAglfJZmgV8SAQEYAxGHVyI3Bg0BAwEBAQEBAQIBEwE?=
 =?us-ascii?q?BAQEBCAsLBhsOIwyCNgUCAxoBBoJbAQEBAQIBAQIgHQEBBAopAQICAQECBgEBC?=
 =?us-ascii?q?hgCAhEHCgQCAgMBMAEFARwGDQYCAQEBgxwBgXkIAQEDmjw8ih1wgS+CdgEBBYJ?=
 =?us-ascii?q?DhGEIEnmJeIEcgVc/gREnDIIqNYQ8gQSCRYJXiTQDhkg2hTmKcwcCgiAEhGCKP?=
 =?us-ascii?q?AYYgVyIBjaHHiyYOQIEAgQFAgUPIYE7gXdNMEOCbAmCEokBhV5TgQeIQ4F3AQE?=
X-IPAS-Result: =?us-ascii?q?A0CBAAAUWwlcmBHrdtBkHgEGBwaBVAYLAYEwgTmBFhODeoh?=
 =?us-ascii?q?4izCBYAglfJZmgV8SAQEYAxGHVyI3Bg0BAwEBAQEBAQIBEwEBAQEBCAsLBhsOI?=
 =?us-ascii?q?wyCNgUCAxoBBoJbAQEBAQIBAQIgHQEBBAopAQICAQECBgEBChgCAhEHCgQCAgM?=
 =?us-ascii?q?BMAEFARwGDQYCAQEBgxwBgXkIAQEDmjw8ih1wgS+CdgEBBYJDhGEIEnmJeIEcg?=
 =?us-ascii?q?Vc/gREnDIIqNYQ8gQSCRYJXiTQDhkg2hTmKcwcCgiAEhGCKPAYYgVyIBjaHHiy?=
 =?us-ascii?q?YOQIEAgQFAgUPIYE7gXdNMEOCbAmCEokBhV5TgQeIQ4F3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,323,1539673200"; 
   d="scan'208";a="55835158"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 06 Dec 2018 09:24:20 -0800
Received: from localhost ([::1]:42236 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUxNr-0004Yy-3T
	for like.xu@linux.intel.com; Thu, 06 Dec 2018 12:24:19 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:32865)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gUxNc-0004YA-N8
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 12:24:09 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gUxNX-0003xO-Nr
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 12:24:04 -0500
Received: from mail-ot1-x343.google.com ([2607:f8b0:4864:20::343]:34502)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gUxNX-0003ww-E8
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 12:23:59 -0500
Received: by mail-ot1-x343.google.com with SMTP id t5so1155550otk.1
	for <qemu-devel@nongnu.org>; Thu, 06 Dec 2018 09:23:59 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=subject:to:cc:references:from:openpgp:message-id:date:user-agent
	:mime-version:in-reply-to:content-language:content-transfer-encoding;
	bh=7d/3Moj8+W7+FlM6RV0WLiLyrGq6bfn7D9SQZAuWMgE=;
	b=W3GNBvO4ATTR4vPiDBLV+FsWYTrYPSM6Vxd21zNjwfnmnnvDqrLRTfCzHPyvf9yjdW
	AxbKO0Ym8+gs5fSNylC2llLHX/YpXQYthtRRLDTqa/zjb4S5ckhM+RUOzawIxhUBTuhJ
	MZRKpPKpeiDcA/Cz1YiQF107mwll+5MFXrgD0=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
	:date:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=7d/3Moj8+W7+FlM6RV0WLiLyrGq6bfn7D9SQZAuWMgE=;
	b=dW2C6ujwXPV5x39L2ZOWVG3dDzbLEP3yiNT6lOkVPz9DhKWb62Qqj2Oil8LxASe/lt
	E6tTGCQM3EL4QD960gCaARg+B2JpOVN5RbcapfO34KJn+Rd2b4znrQoJ/f6sMLVMNlaM
	JxYsPGHaV9tDEtXFANrnJ2y3fuh/apNgeah7+RltAKIvZAcqmJC95fb6JAPZgYhjeyXq
	vEKUSvfY7OPd5Myk65MWB2ucOxj8ROgLCoVS0+/9BdtBSdm0zrYLhJhu07hSX2XEPcuQ
	3MITpEyjJuMPVt9aWgN3Le/j5/K4R9znowjQwDJWRGjpq8cur+p7nFU4eHK9cF1OmYrc
	p5QQ==
X-Gm-Message-State: AA+aEWZiSXtxkJJ2KVvGcyi6EiUqjUrx0XF0uYHfcm6zxfuAHep2E2Gi
	7nE43P6KlX9IUjQtGS0WohW+6h+5pGLOTQ==
X-Google-Smtp-Source: AFSGD/U/UurhOahOV9MkwmOjYmgTcQLM3nZDHNiWK6DhaZKsRU9Iza7TFT3B9nkqNoWVfPw4p/LaFA==
X-Received: by 2002:a9d:2067:: with SMTP id n94mr19433555ota.53.1544117037623; 
	Thu, 06 Dec 2018 09:23:57 -0800 (PST)
Received: from cloudburst.twiddle.net (172.189-204-159.bestel.com.mx.
	[189.204.159.172])
	by smtp.gmail.com with ESMTPSA id z7sm334257otm.63.2018.12.06.09.23.56
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Thu, 06 Dec 2018 09:23:56 -0800 (PST)
To: Peter Maydell <peter.maydell@linaro.org>
References: <20181203203839.757-1-richard.henderson@linaro.org>
	<20181203203839.757-6-richard.henderson@linaro.org>
	<CAFEAcA973PazwfLxUpAbbLUkYoGcTq=QrWCUDmmx7VgK8C2LJQ@mail.gmail.com>
From: Richard Henderson <richard.henderson@linaro.org>
Openpgp: preference=signencrypt
Message-ID: <b974bade-cfb2-7740-757a-8781a61c1f8b@linaro.org>
Date: Thu, 6 Dec 2018 11:23:54 -0600
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.1
MIME-Version: 1.0
In-Reply-To: <CAFEAcA973PazwfLxUpAbbLUkYoGcTq=QrWCUDmmx7VgK8C2LJQ@mail.gmail.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::343
Subject: Re: [Qemu-devel] [PATCH v2 05/10] target/arm: Introduce
 arm_hcr_el2_eff
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 12/6/18 6:09 AM, Peter Maydell wrote:
> On Mon, 3 Dec 2018 at 20:38, Richard Henderson
> <richard.henderson@linaro.org> wrote:
>>
>> Replace arm_hcr_el2_{fmo,imo,amo} with a more general routine
>> that also takes SCR_EL3.NS (aka arm_is_secure_below_el3) into
>> account, as documented for the plethora of bits in HCR_EL2.
>>
>> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
>> ---
>>  target/arm/cpu.h          | 67 +++++++++------------------------------
>>  hw/intc/arm_gicv3_cpuif.c | 21 ++++++------
>>  target/arm/helper.c       | 65 +++++++++++++++++++++++++++++++------
>>  3 files changed, 82 insertions(+), 71 deletions(-)
>>
>> diff --git a/target/arm/cpu.h b/target/arm/cpu.h
>> index 20d97b66de..e871b946c8 100644
>> --- a/target/arm/cpu.h
>> +++ b/target/arm/cpu.h
>> @@ -1722,6 +1722,14 @@ static inline bool arm_is_secure(CPUARMState *env)
>>  }
>>  #endif
>>
>> +/**
>> + * arm_hcr_el2_eff(): Return the effective value of HCR_EL2.
>> + * E.g. when in secure state, fields in HCR_EL2 are suppressed,
>> + * "for all purposes other than a direct read or write access of HCR_EL2."
>> + * Not included here are RW, VI, VF.
>> + */
>> +uint64_t arm_hcr_el2_eff(CPUARMState *env);
> 
> This comment says the not-included bits are RW, VI, VF...
> 
>> +/*
>> + * Return the effective value of HCR_EL2.
>> + * Bits that are not included here:
>> + * RW       (read from SCR_EL3.RW as needed)
>> + */
> 
> ...but this comment only lists RW. Which is correct ?
> 
> Also, if VI, VF are in the list shouldn't VSE be too ?

VI and VF were on the list when I first wrote the patch, then one of the
target-arm.next patches rearranged how those bits are handled.

So correct is that they are *not* excluded.

>> +    } else if (ret & HCR_TGE) {
>> +        if (ret & HCR_E2H) {
>> +            ret &= ~(HCR_TTLBOS | HCR_TTLBIS | HCR_TOCU | HCR_TICAB |
>> +                     HCR_TID4 | HCR_ID | HCR_CD | HCR_TDZ | HCR_TPU |
>> +                     HCR_TPCP | HCR_TID2 | HCR_TID1 | HCR_TID0 | HCR_TWE |
>> +                     HCR_TWI | HCR_DC | HCR_BSU_MASK | HCR_FB | HCR_AMO |
>> +                     HCR_IMO | HCR_FMO | HCR_VM);
> 
> 
> This list should also in theory include HCR_MIOCNCE, but the
> QEMU implementation of that bit is going to be RAZ/WI anyway.

Even if we do RAZ/WI, it's probably better to match the docs and exclude it
here.  Fixed.

> 
> HCR_TID1 is in the "ignore if TGE==1" group, not the "ignore if
> {E2H, TGE} == {1,1}" group.

Fixed.

> 
> Maybe we should be also setting HCR_ATA here ? We could perhaps
> leave that til we implement ARMv8.5-MemTag and understand it better.

This list was created with the ARMv8.4 document.
Perhaps a comment to that effect while v8.5 is still in flight?

> 
>> +        } else {
>> +            ret &= ~(HCR_PTW | HCR_FB | HCR_TID1 | HCR_TID3 | HCR_TSC |
>> +                     HCR_TACR | HCR_TSW | HCR_TTLB | HCR_TVM | HCR_HCD |
>> +                     HCR_TRVM | HCR_TLOR);
> 
> Shouldn't these bits be being cleared regardless of E2H, rather
> than only in the TGE==1 E2H==0 case ?

Fixed.

> Missing HCR_SWIO ?

Fixed.

> The list of bits cleared if TGE && E2H is highest-first, but this
> list is lowest-first...

Both lists now lowest first.


r~

