// Seed: 1917380332
module module_0 (
    output wor id_0,
    input uwire id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4
    , id_17,
    input wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output tri id_12,
    output wor id_13,
    input wor id_14,
    input uwire id_15
);
  wire id_18;
  wire ["" : -1 'b0] id_19;
  wire id_20;
  final $unsigned(55);
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    output wire id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri id_9,
    input wand id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13,
    output wor id_14,
    output wand id_15,
    input supply1 id_16,
    input tri0 id_17,
    output supply0 id_18
);
  assign id_4 = id_17 ? id_0 && -1 : id_17;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_0,
      id_3,
      id_17,
      id_11,
      id_15,
      id_3,
      id_14,
      id_15,
      id_18,
      id_6,
      id_11,
      id_10
  );
endmodule
