// Seed: 3576823468
module module_0 (
    input logic id_0,
    input integer id_1
    , id_3,
    input id_2
);
  logic id_4, id_5;
endmodule
module module_1 (
    input id_0,
    input id_1
    , id_3,
    output reg id_2
);
  assign id_2 = id_3;
  assign id_2 = id_1;
  initial id_2 <= id_3;
  logic id_4;
endmodule
