var group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a =
[
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_s", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#struct_a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#a79389a99c7ac532f25af613d77e19519", null ],
      [ "__pad0__", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#a132636bfa6bc8e992f3cde523f160ddf", null ]
    ] ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_SEL_LSB", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#ga7acfd7153f62827486d0259c59d4069e", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_SEL_MSB", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#ga8cf40f7d875d620bce78431b30fb2c2e", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_SEL_WIDTH", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#ga378df9070f685150b1ab7dc64b2191d0", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_SEL_SET_MSK", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#ga5687022274abc20205021d198f5cb8e7", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_SEL_CLR_MSK", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#gaea69f405f95c4a0c815368428740667e", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_SEL_RESET", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#ga76c6d48f9de0175e663704e7ba4e1914", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_SEL_GET", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#gac41929980bcf15808b4b15c5bfaa0f7d", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_SEL_SET", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#ga24f75c773e0341c71bb02309fc2f2ae0", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_OFST", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#ga782069ff92fa456c587121606ec8d9bf", null ],
    [ "ALT_SYSMGR_PINMUX_NANDUSEFPGA_t", "group___a_l_t___s_y_s_m_g_r___p_i_n_m_u_x___n_a_n_d_u_s_e_f_p_g_a.html#ga75d2b1e1c42b224eb836952f4d4ffff3", null ]
];